<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Max Delay Analysis
</title>
<text>SmartTime Version 12.900.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)</text>
<text>Date: Thu Apr 23 03:44:30 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>FFT_Accel_system</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell>7.487</cell>
 <cell>133.565</cell>
 <cell>10.000</cell>
 <cell>100.000</cell>
 <cell>-0.596</cell>
 <cell>15.446</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1</cell>
 <cell>3.429</cell>
 <cell>291.630</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>N/A</cell>
 <cell>16.865</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>10.483</cell>
</row>
<row>
 <cell>GMII_RX_CLK</cell>
 <cell>1.980</cell>
 <cell>505.051</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>-0.332</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>9.182</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain FFT_Accel_system_sb_0/CCC_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</cell>
 <cell>6.790</cell>
 <cell>2.513</cell>
 <cell>13.603</cell>
 <cell>16.116</cell>
 <cell>0.298</cell>
 <cell>7.487</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>FFT_AHB_Wrapper_0/smpl_read:EN</cell>
 <cell>6.573</cell>
 <cell>2.680</cell>
 <cell>13.386</cell>
 <cell>16.066</cell>
 <cell>0.363</cell>
 <cell>7.320</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig[0]:D</cell>
 <cell>6.633</cell>
 <cell>2.685</cell>
 <cell>13.446</cell>
 <cell>16.131</cell>
 <cell>0.298</cell>
 <cell>7.315</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig[1]:D</cell>
 <cell>6.591</cell>
 <cell>2.736</cell>
 <cell>13.404</cell>
 <cell>16.140</cell>
 <cell>0.298</cell>
 <cell>7.264</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>FFT_AHB_Wrapper_0/abs_val_read:EN</cell>
 <cell>6.470</cell>
 <cell>2.767</cell>
 <cell>13.283</cell>
 <cell>16.050</cell>
 <cell>0.363</cell>
 <cell>7.233</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.116</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.603</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>4.809</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>5.041</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>5.235</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>5.566</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.861</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>6.313</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>6.559</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>6.813</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[14]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.587</cell>
 <cell>8.400</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[14]:B</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.757</cell>
 <cell>9.157</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/PREGATEDHADDR[14]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>9.259</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_sx[0]:B</cell>
 <cell>net</cell>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/M0GATEDHADDR[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.257</cell>
 <cell>9.516</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_sx[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>9.854</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[0]:A</cell>
 <cell>net</cell>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_sx_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>9.963</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>10.080</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIP3621[2]:C</cell>
 <cell>net</cell>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/xhdl1221[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.739</cell>
 <cell>10.819</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBLite_C0_0/CoreAHBLite_C0_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIP3621[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>10.907</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/g0_5:B</cell>
 <cell>net</cell>
 <cell>N_249_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>11.202</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/g0_5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>11.290</cell>
 <cell>40</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11_5_ns[3]:A</cell>
 <cell>net</cell>
 <cell>FFT_AHB_Wrapper_0/HADDR_S_sig_3[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.997</cell>
 <cell>12.287</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11_5_ns[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>12.524</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11[3]:A</cell>
 <cell>net</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/N_285</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.903</cell>
 <cell>13.427</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/p_AHB_Reg_Read.HRDATA_sig_11[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>13.515</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</cell>
 <cell>net</cell>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig_11[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>13.603</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.603</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>14.809</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>15.041</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>15.236</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>15.569</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>15.864</cell>
 <cell>92</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig[3]:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.550</cell>
 <cell>16.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/HRDATA_sig[3]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.298</cell>
 <cell>16.116</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.116</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDINT</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</cell>
 <cell>5.175</cell>
 <cell></cell>
 <cell>5.175</cell>
 <cell></cell>
 <cell>0.836</cell>
 <cell>-0.596</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USB_UART_TXD</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RXD_F2H_SCP</cell>
 <cell>5.010</cell>
 <cell></cell>
 <cell>5.010</cell>
 <cell></cell>
 <cell>0.537</cell>
 <cell>-1.060</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Board_Buttons[0]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO8A_F2H_GPIN</cell>
 <cell>4.038</cell>
 <cell></cell>
 <cell>4.038</cell>
 <cell></cell>
 <cell>0.717</cell>
 <cell>-1.852</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Board_Buttons[1]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN</cell>
 <cell>3.904</cell>
 <cell></cell>
 <cell>3.904</cell>
 <cell></cell>
 <cell>0.664</cell>
 <cell>-2.039</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.175</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MDINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.501</cell>
 <cell>1.501</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MDINT_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.031</cell>
 <cell>1.532</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>1.635</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST_RNO:A</cell>
 <cell>net</cell>
 <cell>MDINT_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.231</cell>
 <cell>3.866</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.984</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MDINT_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.709</cell>
 <cell>4.693</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>4.927</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/F2H_INTERRUPT_net[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>5.175</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.175</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.664</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.225</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.321</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>-</cell>
 <cell>0.836</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>USB_UART_RXD</cell>
 <cell>8.633</cell>
 <cell></cell>
 <cell>15.446</cell>
 <cell></cell>
 <cell>15.446</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_AHB_Wrapper_0/INT_sig:CLK</cell>
 <cell>Board_LEDs[1]</cell>
 <cell>8.838</cell>
 <cell></cell>
 <cell>15.291</cell>
 <cell></cell>
 <cell>15.291</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>ETH_NRESET</cell>
 <cell>7.242</cell>
 <cell></cell>
 <cell>13.646</cell>
 <cell></cell>
 <cell>13.646</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: USB_UART_RXD</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>15.446</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>4.809</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>5.041</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>5.235</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>5.566</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.861</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>6.313</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>6.559</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>6.813</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_MGPIO27B_H2F_A</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.673</cell>
 <cell>8.486</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB_UART_RXD_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>USB_UART_RXD_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.189</cell>
 <cell>11.675</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB_UART_RXD_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>12.063</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB_UART_RXD_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>USB_UART_RXD_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>12.268</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB_UART_RXD_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.178</cell>
 <cell>15.446</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB_UART_RXD</cell>
 <cell>net</cell>
 <cell>USB_UART_RXD</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>15.446</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.446</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USB_UART_RXD</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/val_B_sig[6]:ALn</cell>
 <cell>2.896</cell>
 <cell>6.708</cell>
 <cell>9.311</cell>
 <cell>16.019</cell>
 <cell>0.415</cell>
 <cell>3.292</cell>
 <cell>-0.019</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/valid_pipe[2]:ALn</cell>
 <cell>2.896</cell>
 <cell>6.708</cell>
 <cell>9.311</cell>
 <cell>16.019</cell>
 <cell>0.415</cell>
 <cell>3.292</cell>
 <cell>-0.019</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_0[3]:ALn</cell>
 <cell>2.893</cell>
 <cell>6.708</cell>
 <cell>9.308</cell>
 <cell>16.016</cell>
 <cell>0.415</cell>
 <cell>3.292</cell>
 <cell>-0.016</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_2[3]:ALn</cell>
 <cell>2.893</cell>
 <cell>6.708</cell>
 <cell>9.308</cell>
 <cell>16.016</cell>
 <cell>0.415</cell>
 <cell>3.292</cell>
 <cell>-0.016</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_3[4]:ALn</cell>
 <cell>2.893</cell>
 <cell>6.708</cell>
 <cell>9.308</cell>
 <cell>16.016</cell>
 <cell>0.415</cell>
 <cell>3.292</cell>
 <cell>-0.016</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/val_B_sig[6]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.019</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.311</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.708</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>4.809</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>5.041</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>5.235</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.319</cell>
 <cell>5.554</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.849</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>6.415</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>6.517</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>7.792</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>8.051</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>8.388</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>8.683</cell>
 <cell>92</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/val_B_sig[6]:ALn</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIJTLD/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.628</cell>
 <cell>9.311</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.311</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>14.809</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>15.041</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>15.236</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>15.569</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>15.864</cell>
 <cell>92</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/val_B_sig[6]:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>16.434</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/Alpha_Max_plus_Beta_Min_0/val_B_sig[6]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>16.019</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.019</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FFT_Accel_system_sb_0/CCC_0/GL1</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[2]</cell>
 <cell>10.103</cell>
 <cell></cell>
 <cell>16.865</cell>
 <cell></cell>
 <cell>16.865</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[0]</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell>16.762</cell>
 <cell></cell>
 <cell>16.762</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TX_EN</cell>
 <cell>9.724</cell>
 <cell></cell>
 <cell>16.486</cell>
 <cell></cell>
 <cell>16.486</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TX_ER</cell>
 <cell>9.710</cell>
 <cell></cell>
 <cell>16.472</cell>
 <cell></cell>
 <cell>16.472</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[3]</cell>
 <cell>9.643</cell>
 <cell></cell>
 <cell>16.405</cell>
 <cell></cell>
 <cell>16.405</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GMII_TXD[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>16.865</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.800</cell>
 <cell>4.800</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>5.036</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>5.230</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>5.567</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>5.862</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>6.311</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>6.539</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/GTX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.223</cell>
 <cell>6.762</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:TXDF[2]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>3.261</cell>
 <cell>10.023</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[2]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>GMII_TXD_c[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.963</cell>
 <cell>13.986</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[2]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>14.374</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[2]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>GMII_TXD_obuf[2]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>14.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[2]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.247</cell>
 <cell>16.865</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_TXD[2]</cell>
 <cell>net</cell>
 <cell>GMII_TXD[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.865</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.865</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.800</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_TXD[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain GMII_RX_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin GMII_RX_CLK_ibuf/U0/U_IOPAD:PAD</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GMII_RX_ER</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</cell>
 <cell>4.616</cell>
 <cell></cell>
 <cell>4.616</cell>
 <cell></cell>
 <cell>-0.669</cell>
 <cell>-0.332</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GMII_RXD[4]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[4]</cell>
 <cell>4.475</cell>
 <cell></cell>
 <cell>4.475</cell>
 <cell></cell>
 <cell>-0.605</cell>
 <cell>-0.409</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GMII_RXD[3]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[3]</cell>
 <cell>4.498</cell>
 <cell></cell>
 <cell>4.498</cell>
 <cell></cell>
 <cell>-0.730</cell>
 <cell>-0.511</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GMII_RXD[0]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[0]</cell>
 <cell>4.289</cell>
 <cell></cell>
 <cell>4.289</cell>
 <cell></cell>
 <cell>-0.548</cell>
 <cell>-0.538</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GMII_RXD[2]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[2]</cell>
 <cell>4.322</cell>
 <cell></cell>
 <cell>4.322</cell>
 <cell></cell>
 <cell>-0.628</cell>
 <cell>-0.585</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GMII_RX_ER</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_ER</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_RX_ER_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GMII_RX_ER</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_RX_ER_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.647</cell>
 <cell>1.647</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_RX_ER_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_ER_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>1.752</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GMII_RX_ER_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.163</cell>
 <cell>1.915</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B</cell>
 <cell>net</cell>
 <cell>GMII_RX_ER_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.180</cell>
 <cell>4.095</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>4.359</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/RX_ERRF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.257</cell>
 <cell>4.616</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GMII_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.452</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_CLK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.177</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.221</cell>
 <cell>N/C</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_CLKPF</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/RX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.207</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>-</cell>
 <cell>-0.669</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDINT</cell>
 <cell>Board_LEDs[0]</cell>
 <cell>9.182</cell>
 <cell></cell>
 <cell>9.182</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Board_LEDs[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MDINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.651</cell>
 <cell>1.651</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MDINT_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>1.697</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>1.819</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MDINT_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.727</cell>
 <cell>4.546</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>4.934</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Board_LEDs_obuf[0]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.773</cell>
 <cell>5.707</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.475</cell>
 <cell>9.182</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_LEDs[0]</cell>
 <cell>net</cell>
 <cell>Board_LEDs[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.182</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_LEDs[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
