
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.917185                       # Number of seconds simulated
sim_ticks                                1917185456500                       # Number of ticks simulated
final_tick                               1917185456500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 525971                       # Simulator instruction rate (inst/s)
host_op_rate                                   768391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2016767626                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826244                       # Number of bytes of host memory used
host_seconds                                   950.62                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         8273920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       399045632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          407319552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      8273920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8273920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    182464256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182464256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            32320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1558772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1591092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        712751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             712751                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4315660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          208141383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             212457042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4315660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4315660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        95172982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95172982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        95172982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4315660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         208141383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            307630024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1591092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     712751                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6364368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2851004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              383769152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23550400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               164011840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               407319552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182464256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 367975                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                288288                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       877317                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            359086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            426549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            754309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            328811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            326420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            331447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            373143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            341751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            269123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            258564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           309496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           355823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           336445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           355660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           379388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           490378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            159674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            174455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            153895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            138915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            168445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            168262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            144399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            139218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           146318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           151501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           174562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232764                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1917113053500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6364368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2851004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1500215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1498323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1498286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1498199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  98206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 101468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 110374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 113817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 131560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 135233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 135152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 134507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 134512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 134626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 134766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 134773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 134654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 134671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 134500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 125631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 122200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1642402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.524309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.625796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.038472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47626      2.90%      2.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46502      2.83%      5.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1220181     74.29%     80.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10495      0.64%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       180026     10.96%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3543      0.22%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51827      3.16%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1868      0.11%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80334      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1642402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       134424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.567071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.061833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    581.322371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       134420    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        134424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       134424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.064192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.988574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.651844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24286     18.07%     18.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1840      1.37%     19.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13047      9.71%     29.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4702      3.50%     32.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            86528     64.37%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2752      2.05%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.08%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               54      0.04%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1034      0.77%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               61      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        134424                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 163313807000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            275746175750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                29981965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27235.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45985.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       200.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    212.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4929938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1986738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     832137.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6470059680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3530290500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25283824800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8228018880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         125221203120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         504068699070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         708145609500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1380947705550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            720.299576                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1174569808250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64019020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  678596410500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5946499440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3244617750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             21488040600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8378179920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         125221203120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         435429091305                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         768355791750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1368063423885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            713.579161                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1275402657750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64019020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  577763561000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                37843290                       # Number of BP lookups
system.cpu.branchPred.condPredicted          37843290                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2243222                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33071034                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                33057643                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959508                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  726482                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2631                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       3834370913                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3834370913                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.predictedBranches                 33784125                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2243222                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements          55279081                       # number of replacements
system.cpu.dcache.tags.tagsinuse             3.999998                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           240703250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          55279085                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.354328                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1392500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     3.999998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351264522                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351264522                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    182867864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       182867864                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     57828218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       57828218                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         7168                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7168                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     240696082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        240696082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    240703250                       # number of overall hits
system.cpu.dcache.overall_hits::total       240703250                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     43062486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43062486                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     12210485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     12210485                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         9216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         9216                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data     55272971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       55272971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     55282187                       # number of overall misses
system.cpu.dcache.overall_misses::total      55282187                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 661562776000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 661562776000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 222534396000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 222534396000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 884097172000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 884097172000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 884097172000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 884097172000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.190601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.190601                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.174339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174339                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.562500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.562500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.186753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.186753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.186773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.186773                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15362.856106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15362.856106                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18224.861338                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18224.861338                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15995.108568                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15995.108568                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15992.442050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15992.442050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6209                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.764045                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     36255084                       # number of writebacks
system.cpu.dcache.writebacks::total          36255084                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     43062486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     43062486                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     12210485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     12210485                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         6114                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         6114                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     55272971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     55272971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     55279085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     55279085                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 618500290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 618500290000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 210323911000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 210323911000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    448081000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    448081000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 828824201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 828824201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 829272282000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 829272282000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.190601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.174339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.174339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.373169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.373169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.186753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.186753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.186763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.186763                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14362.856106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14362.856106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17224.861338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17224.861338                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 73287.700360                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73287.700360                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14995.108568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14995.108568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15001.555869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15001.555869                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           5406302                       # number of replacements
system.cpu.icache.tags.tagsinuse             3.999998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           681991554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5406306                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.147420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           2539500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     3.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         692804166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        692804166                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    681991554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       681991554                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     681991554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        681991554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    681991554                       # number of overall hits
system.cpu.icache.overall_hits::total       681991554                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      5406306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5406306                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      5406306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5406306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      5406306                       # number of overall misses
system.cpu.icache.overall_misses::total       5406306                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  75340594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  75340594000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  75340594000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  75340594000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  75340594000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  75340594000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007865                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007865                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007865                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007865                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007865                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007865                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13935.688065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13935.688065                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13935.688065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13935.688065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13935.688065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13935.688065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      5406302                       # number of writebacks
system.cpu.icache.writebacks::total           5406302                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      5406306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5406306                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      5406306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5406306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      5406306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5406306                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  69934288000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  69934288000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  69934288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  69934288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  69934288000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  69934288000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007865                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007865                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007865                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007865                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12935.688065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12935.688065                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12935.688065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12935.688065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12935.688065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12935.688065                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1646589                       # number of replacements
system.l2.tags.tagsinuse                  1021.399837                       # Cycle average of tags in use
system.l2.tags.total_refs                   107409974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1647611                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     65.191343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5131609500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      402.345570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         21.451877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        597.602389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.392916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.020949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.583596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 135228870                       # Number of tag accesses
system.l2.tags.data_accesses                135228870                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     36255084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         36255084                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5406302                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5406302                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data           11709527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              11709527                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         5373986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5373986                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       42010786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          42010786                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               5373986                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              53720313                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59094299                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              5373986                       # number of overall hits
system.l2.overall_hits::cpu.data             53720313                       # number of overall hits
system.l2.overall_hits::total                59094299                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           500958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              500958                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         32320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32320                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1057814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1057814                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               32320                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1558772                       # number of demand (read+write) misses
system.l2.demand_misses::total                1591092                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              32320                       # number of overall misses
system.l2.overall_misses::cpu.data            1558772                       # number of overall misses
system.l2.overall_misses::total               1591092                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  53704558500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53704558500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   3332035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3332035500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 102284565500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 102284565500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    3332035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  155989124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     159321159500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   3332035500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 155989124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    159321159500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     36255084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     36255084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5406302                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5406302                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       12210485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12210485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      5406306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5406306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     43068600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      43068600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           5406306                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          55279085                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60685391                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          5406306                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         55279085                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60685391                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.041027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.041027                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.005978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005978                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.024561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024561                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.005978                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.028198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026219                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.005978                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.028198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026219                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 107203.714683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107203.714683                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 103095.157797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103095.157797                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 96694.282265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96694.282265                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 103095.157797                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100071.802675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100133.216370                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 103095.157797                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100071.802675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100133.216370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               712751                       # number of writebacks
system.l2.writebacks::total                    712751                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        44305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         44305                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       500958                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         500958                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        32320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32320                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1057814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1057814                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          32320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1558772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1591092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         32320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1558772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1591092                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  48694978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48694978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   3008835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3008835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  91706425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  91706425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   3008835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 140401404000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 143410239500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   3008835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 140401404000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 143410239500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.041027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.005978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.024561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024561                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.005978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.028198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026219                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.005978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.028198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026219                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 97203.714683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97203.714683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 93095.157797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93095.157797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86694.282265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86694.282265                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 93095.157797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 90071.802675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90133.216370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 93095.157797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 90071.802675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90133.216370                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1090134                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       712751                       # Transaction distribution
system.membus.trans_dist::CleanEvict           877317                       # Transaction distribution
system.membus.trans_dist::ReadExReq            500958                       # Transaction distribution
system.membus.trans_dist::ReadExResp           500958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1090134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4772252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4772252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4772252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    589783808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    589783808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               589783808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3181160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3181160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3181160                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14917789500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27767771500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    121370774                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     60685383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         100826                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       100826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          48474906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36967835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5406302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19957835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12210485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12210485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5406306                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     43068600                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     16218914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    165837251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             182056165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2768027648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  23432747264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26200774912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1646589                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         62331980                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62231154     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 100826      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           62331980                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       227330931000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       24328377000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      248755882500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
