
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -319.69

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.70

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.70

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.00   36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.00    0.02   36.06 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.84    7.29   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.84    0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.36   data arrival time
-----------------------------------------------------------------------------
                                 34.97   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.48   28.15   41.84   41.84 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.15    0.11   41.95 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.78   77.26   68.51  110.46 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.26    0.05  110.51 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.79   35.10  145.61 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.79    0.00  145.61 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.71   14.46   29.57  175.18 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.47    0.14  175.32 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.45   21.19  196.51 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.46    0.16  196.67 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.15   20.31  216.98 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.15    0.01  216.99 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.11   11.09   24.13  241.12 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  241.13 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.01    9.74   28.54  269.67 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.74    0.03  269.70 ^ resp_msg[13] (out)
                                269.70   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.70   data arrival time
-----------------------------------------------------------------------------
                                -21.70   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.48   28.15   41.84   41.84 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.15    0.11   41.95 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.78   77.26   68.51  110.46 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.26    0.05  110.51 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.79   35.10  145.61 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.79    0.00  145.61 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.71   14.46   29.57  175.18 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.47    0.14  175.32 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.45   21.19  196.51 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.46    0.16  196.67 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.15   20.31  216.98 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.15    0.01  216.99 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.11   11.09   24.13  241.12 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  241.13 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.01    9.74   28.54  269.67 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.74    0.03  269.70 ^ resp_msg[13] (out)
                                269.70   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.70   data arrival time
-----------------------------------------------------------------------------
                                -21.70   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
228.15638732910156

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7130

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.509180068969727

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8033

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.40   42.40 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.96  109.35 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.82  147.17 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.84  165.01 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.44  185.45 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.34  205.79 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.46  223.25 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.02  250.26 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.28  276.54 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.76  287.30 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.63  312.93 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.93 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.93   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -312.93   data arrival time
---------------------------------------------------------
         -13.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.31   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.36 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.36   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.36   data arrival time
---------------------------------------------------------
          34.97   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.6985

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.6984

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.045429

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
