Analysis & Synthesis report for hdvb0
Mon Jan 24 10:09:04 2005
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (No Restructuring Performed)
  5. Registers Protected by SYN_PRESERVE, DONT_TOUCH
  6. General Register Statistics
  7. WYSIWYG Cells
  8. Hierarchy
  9. State Machine - hd_framegen:mod5|video_sm:video|v_state
 10. State Machine - hd_framegen:mod5|video_sm:video|h_state
 11. Analysis & Synthesis Resource Utilization by Entity
 12. Analysis & Synthesis Equations
 13. Analysis & Synthesis Source Files Read
 14. Analysis & Synthesis Resource Usage Summary
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Jan 24 10:09:03 2005        ;
; Quartus II Version            ; 4.1 Build 208 09/10/2004 SP 2 SJ Web Edition ;
; Revision Name                 ; hdvb0                                        ;
; Top-level Entity Name         ; hdvb0                                        ;
; Family                        ; Cyclone II                                   ;
; Total combinational functions ; 1299                                         ;
; Total registers               ; 644                                          ;
; Total pins                    ; 160                                          ;
; Total memory bits             ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP2C20F484C6 ;               ;
; Family name                                                        ; Cyclone II   ; Stratix       ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Disk space/compilation speed tradeoff                              ; Normal       ; Normal        ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; Top-level entity name                                              ; hdvb0        ; hdvb0         ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; DSP Block Balancing                                                ; Auto         ; Auto          ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone II                               ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
+--------------------------------------------------------------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|txda[7]~reg0                                                                                                                                                         ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~reg0                                                                                                  ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|A[11]                                                                                               ;
; 2:1                ; 8 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |hdvb0|spi:mod1|data_out[7]                                                                                                                                                 ;
; 2:1                ; 9 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |hdvb0|spi:mod1|address[7]                                                                                                                                                  ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[11]                                                                                     ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|linecount[7]                                                                                        ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|smpte_259:mod3|scramtx:u2|iregA[0]                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |hdvb0|tx292data_ina[1]                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|a_crc[5]                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|f_crc[15]                                                                                      ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|chroma_crc[11]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|video[7]                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|luma_out[0]                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|chroma_out[9]                                                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|chroma_out[8]                                                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|luma_out[2]                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|video_sm:video|load_val[6]                                                                                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|chroma_out[0]                                                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|chroma_out[7]                                                                                                             ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|chroma_out[2]                                                                                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[6]                                                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[5]                                                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[8]                                                                                    ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|ddio_outa[8]~15 ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb0|smpte_259:mod3|scramtx:u2|iregB[1]                                                                                                                                   ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|B[0]                                                                                                ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|B[10]                                                                                               ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|crc_ranges~50                                                                                  ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|fdata_in[2]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~19                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|active_crc_range                                                                               ;
; 12:1               ; 12 bits   ; 96 LEs        ; 84 LEs               ; 12 LEs                 ; No         ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edhcount[11]                                                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|Mux~8                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by SYN_PRESERVE, DONT_TOUCH                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------+
; Register Name                                                                                                                                                          ; Protected by syn_preserve ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------+
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[3]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[3]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[4]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[4]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[5]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[5]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[6]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[6]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[7]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[7]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[8]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[8]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[9]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[9]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[10] ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[10] ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[1]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[1]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_L[2]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|output_cell_H[2]  ; yes                       ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[11]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[10]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[9]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[8]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[7]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[6]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[5]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[4]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[3]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[2]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[21]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[20]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[19]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[18]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[17]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[16]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[15]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[14]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[13]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[12]       ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[0]        ; no                        ; yes                                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[1]        ; no                        ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 446   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 95    ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 288   ;
; Number of synthesis-generated cells                    ; 1655  ;
; Number of WYSIWYG LUTs                                 ; 241   ;
; Number of synthesis-generated LUTs                     ; 1058  ;
; Number of WYSIWYG registers                            ; 47    ;
; Number of synthesis-generated registers                ; 597   ;
; Number of cells with combinational logic only          ; 1299  ;
; Number of cells with registers only                    ; 644   ;
; Number of cells with combinational logic and registers ; 0     ;
+--------------------------------------------------------+-------+


+-----------+
; Hierarchy ;
+-----------+
hdvb0
 |-- spi:mod1
      |-- lpm_counter:bitcount_rtl_0
           |-- cntr_1i7:auto_generated
 |-- channelregs:mod2
 |-- smpte_259:mod3
      |-- scramtx:u2
 |-- sd_framegen:mod4
      |-- sdsdi_generator:sdi
           |-- edh:error_detection_and_handling
           |-- sd_framegenerator:sdi_frame
 |-- hd_framegen:mod5
      |-- hd_framegenerator:hdframe
      |-- video_sm:video
           |-- color_lut:color
                |-- lpm_counter:cnt_rtl_1
                     |-- cntr_t78:auto_generated
           |-- state_counter:counter
 |-- smpte_292:mod6
      |-- scram20_top:scram20_top_inst
           |-- altera_ddr_input22:altera_ddr_input_inst
                |-- altddio_in:altddio_in_component
                     |-- ddio_in_va9:auto_generated
           |-- altera_ddr_output11:altera_ddr_output_inst
                |-- altddio_out:altddio_out_component
                     |-- ddio_out_igb:auto_generated
           |-- scram20:scram20_inst


+----------------------------------------------------------------+
; State Machine - hd_framegen:mod5|video_sm:video|v_state        ;
+------------+------------+------------+------------+------------+
; Name       ; v_state~32 ; v_state~31 ; v_state~30 ; v_state~29 ;
+------------+------------+------------+------------+------------+
; v_state.v0 ; 0          ; 0          ; 0          ; 0          ;
; v_state.v1 ; 0          ; 0          ; 1          ; 1          ;
; v_state.v2 ; 0          ; 1          ; 0          ; 1          ;
; v_state.v3 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - hd_framegen:mod5|video_sm:video|h_state                                                                                                                 ;
+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; h_state~43 ; h_state~42 ; h_state~41 ; h_state~40 ; h_state~39 ; h_state~38 ; h_state~37 ; h_state~36 ; h_state~35 ; h_state~34 ; h_state~33 ; h_state~32 ;
+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; h_state.h0  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; h_state.h1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; h_state.h2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; h_state.h3  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; h_state.h4  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h5  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h6  ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h7  ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h8  ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h9  ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h10 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h11 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hdvb0                                                ; 1299 (59)         ; 644 (31)     ; 0           ; 0            ; 0       ; 0         ; 160  ; 0            ; |hdvb0                                                                                                                                                      ;
;    |channelregs:mod2|                                 ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|channelregs:mod2                                                                                                                                     ;
;    |hd_framegen:mod5|                                 ; 390 (0)           ; 180 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5                                                                                                                                     ;
;       |hd_framegenerator:hdframe|                     ; 265 (265)         ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe                                                                                                           ;
;       |video_sm:video|                                ; 125 (26)          ; 76 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video                                                                                                                      ;
;          |color_lut:color|                            ; 59 (27)           ; 46 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|color_lut:color                                                                                                      ;
;             |lpm_counter:cnt_rtl_1|                   ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1                                                                                ;
;                |cntr_t78:auto_generated|              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1|cntr_t78:auto_generated                                                        ;
;          |state_counter:counter|                      ; 40 (40)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|state_counter:counter                                                                                                ;
;    |sd_framegen:mod4|                                 ; 649 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4                                                                                                                                     ;
;       |sdsdi_generator:sdi|                           ; 649 (6)           ; 106 (9)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi                                                                                                                 ;
;          |edh:error_detection_and_handling|           ; 494 (494)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling                                                                                ;
;          |sd_framegenerator:sdi_frame|                ; 149 (149)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame                                                                                     ;
;    |smpte_259:mod3|                                   ; 36 (0)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_259:mod3                                                                                                                                       ;
;       |scramtx:u2|                                    ; 36 (36)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_259:mod3|scramtx:u2                                                                                                                            ;
;    |smpte_292:mod6|                                   ; 104 (0)           ; 222 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6                                                                                                                                       ;
;       |scram20_top:scram20_top_inst|                  ; 104 (19)          ; 222 (82)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst                                                                                                          ;
;          |altera_ddr_input22:altera_ddr_input_inst|   ; 19 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst                                                                 ;
;             |altddio_in:altddio_in_component|         ; 19 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component                                 ;
;                |ddio_in_va9:auto_generated|           ; 19 (19)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated      ;
;          |altera_ddr_output11:altera_ddr_output_inst| ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst                                                               ;
;             |altddio_out:altddio_out_component|       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component                             ;
;                |ddio_out_igb:auto_generated|          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated ;
;          |scram20:scram20_inst|                       ; 66 (66)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst                                                                                     ;
;    |spi:mod1|                                         ; 42 (37)           ; 42 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|spi:mod1                                                                                                                                             ;
;       |lpm_counter:bitcount_rtl_0|                    ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|spi:mod1|lpm_counter:bitcount_rtl_0                                                                                                                  ;
;          |cntr_1i7:auto_generated|                    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|spi:mod1|lpm_counter:bitcount_rtl_0|cntr_1i7:auto_generated                                                                                          ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.map.eqn.


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                       ;
+----------------------------------------------------------------------------+-----------------+
; File Name                                                                  ; Used in Netlist ;
+----------------------------------------------------------------------------+-----------------+
; state_counter_db.vhd                                                       ; yes             ;
; pack_reverse_bit_order.vhd                                                 ; yes             ;
; video_sm_db.vhd                                                            ; yes             ;
; color_lut_db.vhd                                                           ; yes             ;
; hd_framegen.vhd                                                            ; yes             ;
; hdsd_generator.vhd                                                         ; yes             ;
; sd_framegen.vhd                                                            ; yes             ;
; sdsdi_generator.vhd                                                        ; yes             ;
; tpgen_dk.vhd                                                               ; yes             ;
; channelregs.vhd                                                            ; yes             ;
; edh.vhd                                                                    ; yes             ;
; SCRAMTX.VHD                                                                ; yes             ;
; scramtx20.vhd                                                              ; yes             ;
; scramtx20_top.vhd                                                          ; yes             ;
; smpte_292.vhd                                                              ; yes             ;
; smpte_core.vhd                                                             ; yes             ;
; spi.vhd                                                                    ; yes             ;
; hdvb0.vhd                                                                  ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf   ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/aglobal41.inc    ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_in_va9.tdf                    ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf  ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/ddio_out_igb.tdf                   ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf  ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_constant.inc ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/cntr_1i7.tdf                       ; yes             ;
; F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/db/cntr_t78.tdf                       ; yes             ;
+----------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+--------------------------------------------+---------+
; Resource                                   ; Usage   ;
+--------------------------------------------+---------+
; Total combinational functions              ; 1299    ;
; Logic element usage by number of inputs    ;         ;
;     -- 4 input functions                   ; 659     ;
;     -- 3 input functions                   ; 320     ;
;     -- <=2 input functions                 ; 320     ;
;         -- Combinational cells for routing ; 0       ;
; Logic elements by mode                     ;         ;
;     -- normal mode                         ; 1091    ;
;     -- arithmetic mode                     ; 208     ;
; Total registers                            ; 644     ;
; I/O pins                                   ; 160     ;
; Maximum fan-out node                       ; txclka2 ;
; Maximum fan-out                            ; 420     ;
; Total fan-out                              ; 6083    ;
; Average fan-out                            ; 2.89    ;
+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jan 24 10:08:01 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0
Info: Found 2 design units, including 1 entities, in source file state_counter_db.vhd
    Info: Found design unit 1: state_counter-Behavioral
    Info: Found entity 1: state_counter
Info: Found 2 design units, including 0 entities, in source file pack_reverse_bit_order.vhd
    Info: Found design unit 1: pack_reverse_bit_order
    Info: Found design unit 2: pack_reverse_bit_order-body
Info: Found 2 design units, including 0 entities, in source file crc.vhd
    Info: Found design unit 1: pack_crc
    Info: Found design unit 2: pack_crc-body
Info: Found 2 design units, including 1 entities, in source file video_sm_db.vhd
    Info: Found design unit 1: video_sm-Behavioral
    Info: Found entity 1: video_sm
Info: Found 2 design units, including 1 entities, in source file color_lut_db.vhd
    Info: Found design unit 1: color_lut-Behavioral
    Info: Found entity 1: color_lut
Info: Found 2 design units, including 1 entities, in source file hd_framegen.vhd
    Info: Found design unit 1: hd_framegenerator-behavioral
    Info: Found entity 1: hd_framegenerator
Info: Found 2 design units, including 1 entities, in source file hdsd_generator.vhd
    Info: Found design unit 1: hd_framegen-Behavioral
    Info: Found entity 1: hd_framegen
Info: Found 2 design units, including 1 entities, in source file grey_292.vhd
    Info: Found design unit 1: grey_292-a_grey_292
    Info: Found entity 1: grey_292
Info: Found 2 design units, including 1 entities, in source file sd_framegen.vhd
    Info: Found design unit 1: sd_framegenerator-Behavioral
    Info: Found entity 1: sd_framegenerator
Info: Found 2 design units, including 1 entities, in source file sdsdi_generator.vhd
    Info: Found design unit 1: sdsdi_generator-Behavioral
    Info: Found entity 1: sdsdi_generator
Info: Found 2 design units, including 1 entities, in source file tpgen_dk.vhd
    Info: Found design unit 1: sd_framegen-Behavioral
    Info: Found entity 1: sd_framegen
Info: Found 2 design units, including 1 entities, in source file autorate.vhd
    Info: Found design unit 1: autorate-a
    Info: Found entity 1: autorate
Info: Found 2 design units, including 1 entities, in source file channelregs.vhd
    Info: Found design unit 1: channelregs-a
    Info: Found entity 1: channelregs
Info: Found 2 design units, including 1 entities, in source file crc292check.vhd
    Info: Found design unit 1: crc292check-a
    Info: Found entity 1: crc292check
Info: Found 2 design units, including 1 entities, in source file DSCRAMRX.VHD
    Info: Found design unit 1: dscramrx-structural
    Info: Found entity 1: dscramrx
Info: Found 2 design units, including 1 entities, in source file dscramrx20.vhd
    Info: Found design unit 1: dscram20-structural
    Info: Found entity 1: dscram20
Info: Found 6 design units, including 3 entities, in source file dscramrx20_top.vhd
    Info: Found design unit 1: dscram20_top-behavior
    Info: Found design unit 2: altera_ddr_input10-SYN
    Info: Found design unit 3: altera_ddr_output22-SYN
    Info: Found entity 1: dscram20_top
    Info: Found entity 2: altera_ddr_input10
    Info: Found entity 3: altera_ddr_output22
Info: Found 2 design units, including 1 entities, in source file edh.vhd
    Info: Found design unit 1: edh-a
    Info: Found entity 1: edh
Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/eg1.vhd is missing
Info: Found 2 design units, including 1 entities, in source file eg1_292.vhd
    Info: Found design unit 1: eg1_292-a_eg1_292
    Info: Found entity 1: eg1_292
Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/grey.vhd is missing
Info: Found 2 design units, including 1 entities, in source file line_buff.vhd
    Info: Found design unit 1: line_buff-SYN
    Info: Found entity 1: line_buff
Info: Found 2 design units, including 1 entities, in source file pll1.vhd
    Info: Found design unit 1: pll1-SYN
    Info: Found entity 1: pll1
Info: Found 2 design units, including 1 entities, in source file pll2.vhd
    Info: Found design unit 1: pll2-SYN
    Info: Found entity 1: pll2
Info: Found 3 design units, including 1 entities, in source file port_SEL.VHD
    Info: Found design unit 1: port_select
    Info: Found design unit 2: port_sel-arch1
    Info: Found entity 1: port_sel
Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/rp178.vhd is missing
Info: Found 2 design units, including 1 entities, in source file rp198.vhd
    Info: Found design unit 1: rp198-a_rp198
    Info: Found entity 1: rp198
Info: Found 2 design units, including 1 entities, in source file SCRAMTX.VHD
    Info: Found design unit 1: scramtx-archscram
    Info: Found entity 1: scramtx
Info: Found 2 design units, including 1 entities, in source file scramtx20.vhd
    Info: Found design unit 1: scram20-archscram
    Info: Found entity 1: scram20
Info: Found 6 design units, including 3 entities, in source file scramtx20_top.vhd
    Info: Found design unit 1: scram20_top-behavior
    Info: Found design unit 2: altera_ddr_input22-SYN
    Info: Found design unit 3: altera_ddr_output11-SYN
    Info: Found entity 1: scram20_top
    Info: Found entity 2: altera_ddr_input22
    Info: Found entity 3: altera_ddr_output11
Info: Found 2 design units, including 1 entities, in source file smpte_292.vhd
    Info: Found design unit 1: smpte_292-structure
    Info: Found entity 1: smpte_292
Info: Found 2 design units, including 1 entities, in source file smpte_core.vhd
    Info: Found design unit 1: smpte_259-a
    Info: Found entity 1: smpte_259
Info: Found 2 design units, including 1 entities, in source file spi.vhd
    Info: Found design unit 1: spi-a
    Info: Found entity 1: spi
Info: Found 2 design units, including 1 entities, in source file upconvert.vhd
    Info: Found design unit 1: upconvert-a
    Info: Found entity 1: upconvert
Info: Found 2 design units, including 1 entities, in source file video_detect.vhd
    Info: Found design unit 1: video_detect-a
    Info: Found entity 1: video_detect
Info: Found 2 design units, including 1 entities, in source file hdvb0.vhd
    Info: Found design unit 1: hdvb0-a
    Info: Found entity 1: hdvb0
Warning: VHDL Signal Declaration warning at hdvb0.vhd(244): used implicit default value for signal read_data1 because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(248): used implicit default value for signal rxdata_outa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(254): used implicit default value for signal tpdatab because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(265): used implicit default value for signal rx292data_outa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(268): used implicit default value for signal y_crc_errorsa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(268): used implicit default value for signal c_crc_errorsa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(275): used implicit default value for signal video_type_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(280): used implicit default value for signal acrc_errors_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(280): used implicit default value for signal fcrc_errors_a because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(284): used implicit default value for signal next_freqa because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(285): used implicit default value for signal c1 because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: VHDL Signal Declaration warning at hdvb0.vhd(288): ignored default value for signal hdformat
Warning: VHDL Signal Declaration warning at hdvb0.vhd(289): used explicit default value for signal pattern because signal was never assigned a value
Info: VHDL Case Statement information at spi.vhd(106): OTHERS choice is never selected
Warning: VHDL Process Statement warning at channelregs.vhd(84): signal or variable txsrcreg may not be assigned a new value in every possible path through the Process Statement. Signal or variable txsrcreg holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning: Tied undriven net  <auto>~467 at  to GND or VCC
Warning: Tied undriven net  <auto>~468 at  to GND or VCC
Warning: Tied undriven net  <auto>~467 at  to GND or VCC
Warning: Tied undriven net  <auto>~468 at  to GND or VCC
Warning: VHDL Process Statement warning at sd_framegen.vhd(42): signal asl is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at sd_framegen.vhd(44): signal asl is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at edh.vhd(135): signal or variable reset_crc may not be assigned a new value in every possible path through the Process Statement. Signal or variable reset_crc holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(84): ignored default value for signal y
Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(85): ignored default value for signal cb
Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(86): ignored default value for signal cr
Warning: VHDL Signal Declaration warning at video_sm_db.vhd(70): used explicit default value for signal timeout because signal was never assigned a value
Info: VHDL Case Statement information at video_sm_db.vhd(255): OTHERS choice is never selected
Warning: VHDL Process Statement warning at state_counter_db.vhd(27): signal load_val is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at color_lut_db.vhd(66): signal reset is in statement, but is not in sensitivity list
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf
    Info: Found entity 1: altddio_in
Info: Found 1 design units, including 1 entities, in source file db/ddio_in_va9.tdf
    Info: Found entity 1: ddio_in_va9
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf
    Info: Found entity 1: altddio_out
Info: Found 1 design units, including 1 entities, in source file db/ddio_out_igb.tdf
    Info: Found entity 1: ddio_out_igb
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|bypass_int with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|ten_twenty_sync with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|oe_cell is not specified -- using unspecified power-up level
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|oe_cell with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|bypassl with stuck data_in port to stuck value GND
Warning: Reduced register smpte_259:mod3|scramtx:u2|svsen with stuck data_in port to stuck value GND
Warning: Reduced register smpte_259:mod3|scramtx:u2|scden with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_259:mod3|scramtx:u2|DVB_enl is not specified -- using unspecified power-up level
Warning: Reduced register smpte_259:mod3|scramtx:u2|DVB_enl with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_259:mod3|scramtx:u2|trs_filtl with stuck data_in port to stuck value GND
Warning: Reduced register smpte_259:mod3|scramtx:u2|bypassl with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|statusreg[2] with stuck data_in port to stuck value GND
Info: Ignored 12 buffer(s)
    Info: Ignored 12 SOFT buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cb[0] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[8], power-up level changed
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cb[6] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[7], power-up level changed
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cb[4] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[7], power-up level changed
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[7] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[7], power-up level changed
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|y[0] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[7]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|y[2] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[3], power-up level changed
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cb[3] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[9], power-up level changed
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[9] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[9]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[8] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[8]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[4] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cr[5]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|y[1] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[4]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[0] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|y[4]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[6] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[7]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[2] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[7]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cb[2] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[5]
    Info: Duplicate register hd_framegen:mod5|video_sm:video|color_lut:color|cr[3] merged to single register hd_framegen:mod5|video_sm:video|color_lut:color|cb[5]
    Info: Duplicate register sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|video[0] merged to single register sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|video[1]
Warning: LATCH primitive sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|reset_crc is permanently enabled
Warning: Reduced register hd_framegen:mod5|video_sm:video|load_val[10] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[31] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[23] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[15] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[7] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[31] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[23] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[15] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[7] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|statusreg[7] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[30] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[22] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[14] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[6] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[30] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[22] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[14] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[6] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|statusreg[6] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[29] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[21] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[13] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[5] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[29] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[21] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[13] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[5] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|statusreg[5] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[28] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[20] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[12] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[4] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[28] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[20] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[12] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[4] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|statusreg[4] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[27] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[19] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[11] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[3] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[27] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[19] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[11] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[3] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|statusreg[3] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[26] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[18] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[10] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[2] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[26] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[18] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[10] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[2] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[25] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[17] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[9] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[1] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[25] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[17] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[9] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[1] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[24] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[16] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[8] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ccrcreg[0] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[24] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[16] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[8] with stuck data_in port to stuck value GND
Warning: Reduced register channelregs:mod2|Ycrcreg[0] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[10] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[11] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[12] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[13] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[14] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[15] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[16] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[17] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[18] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[19] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[0] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[1] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[2] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[3] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[4] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[5] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[6] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[7] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[8] with stuck data_in port to stuck value GND
Warning: Reduced register lrx292data_outa[9] with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[0] merged to single register sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|data_out[1]
    Info: Duplicate register sd_framegen:mod4|sdsdi_generator:sdi|video_out[0] merged to single register sd_framegen:mod4|sdsdi_generator:sdi|video_out[1]
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: spi:mod1|bitcount[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: hd_framegen:mod5|video_sm:video|color_lut:color|cnt[0]~0
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file db/cntr_1i7.tdf
    Info: Found entity 1: cntr_1i7
Info: Found 1 design units, including 1 entities, in source file db/cntr_t78.tdf
    Info: Found entity 1: cntr_t78
Info: State machine |hdvb0|hd_framegen:mod5|video_sm:video|v_state contains 4 states and 0 state bits
Info: State machine |hdvb0|hd_framegen:mod5|video_sm:video|h_state contains 12 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |hdvb0|hd_framegen:mod5|video_sm:video|v_state
Info: Encoding result for state machine |hdvb0|hd_framegen:mod5|video_sm:video|v_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|v_state~32
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|v_state~31
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|v_state~30
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|v_state~29
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|v_state.v0 uses code string 0000
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|v_state.v1 uses code string 0011
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|v_state.v2 uses code string 0101
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|v_state.v3 uses code string 1001
Info: Selected Auto state machine encoding method for state machine |hdvb0|hd_framegen:mod5|video_sm:video|h_state
Info: Encoding result for state machine |hdvb0|hd_framegen:mod5|video_sm:video|h_state
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~43
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~42
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~41
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~40
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~39
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~38
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~37
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~36
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~35
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~34
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~33
        Info: Encoded state bit hd_framegen:mod5|video_sm:video|h_state~32
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h0 uses code string 000000000000
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h1 uses code string 000000000011
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h2 uses code string 000000000101
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h3 uses code string 000000001001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h4 uses code string 000000010001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h5 uses code string 000000100001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h6 uses code string 000001000001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h7 uses code string 000010000001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h8 uses code string 000100000001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h9 uses code string 001000000001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h10 uses code string 010000000001
    Info: State |hdvb0|hd_framegen:mod5|video_sm:video|h_state.h11 uses code string 100000000001
Warning: Feature Netlist Optimizations is not available with your current license
Info: WYSIWYG I/O primitives converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[3] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[4] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[5] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[6] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[7] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[8] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[9] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[10] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[1] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated|dataout[2] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[11] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[10] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[9] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[8] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[7] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[6] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[5] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[4] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[3] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[2] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[21] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[20] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[19] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[18] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[17] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[16] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[15] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[14] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[13] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[12] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[0] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|ddio_ina[1] converted to equivalent logic
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[0] with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated|input_cell_h[1] with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_upper10_int1 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_lower10_int1 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_upper10_int2 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_lower10_int2 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_upper10_int3 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_upper10_int4 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_lower10_int3 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|trs_filtl_upper10 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|trs_filt_lower10_int4 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|trs_filtl_lower10 with stuck data_in port to stuck value GND
Warning: Reduced register hd_framegen:mod5|video_sm:video|v_state~32 with stuck data_in port to stuck value GND
Warning: Converted TRI buffer to OR gate or removed OPNDRN
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[7] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[6] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[5] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[4] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[3] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[2] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[1] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[0] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[9] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_259:mod3|scramtx:u2|data_out[8] that feeds logic to an OR gate
Warning: Reduced register hd_framegen:mod5|video_sm:video|h_state~42 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register hd_framegen:mod5|video_sm:video|load_val[6] merged to single register hd_framegen:mod5|video_sm:video|load_val[7]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Converted presettable and clearable register to equivalent circuits with latches. Registers will power-up to an undefined state, and DEVCLRn will place the registers in an undefined state.
Warning: Reduced register hd_framegen:mod5|video_sm:video|h_state~43 with stuck data_in port to stuck value GND
Warning: Reduced register hd_framegen:mod5|video_sm:video|load_val[3] with stuck data_in port to stuck value GND
Warning: TRI or OPNDRN buffers permanently disabled
    Warning: Node cd_mutea~1
    Warning: Node cd_muteb~1
    Warning: Node ifclk~1
    Warning: Node pa7_flagd_slcs~1
    Warning: Node fd[15]~31
    Warning: Node fd[14]~29
    Warning: Node fd[13]~27
    Warning: Node fd[12]~25
    Warning: Node fd[11]~23
    Warning: Node fd[10]~21
    Warning: Node fd[9]~19
    Warning: Node fd[8]~17
    Warning: Node fd[7]~15
    Warning: Node fd[6]~13
    Warning: Node fd[5]~11
    Warning: Node fd[4]~9
    Warning: Node fd[3]~7
    Warning: Node fd[2]~5
    Warning: Node fd[1]~3
    Warning: Node fd[0]~1
Warning: Output pins are stuck at VCC or GND
    Warning: Pin txdb[7] stuck at GND
    Warning: Pin txdb[6] stuck at GND
    Warning: Pin txdb[5] stuck at GND
    Warning: Pin txdb[4] stuck at GND
    Warning: Pin txdb[3] stuck at GND
    Warning: Pin txdb[2] stuck at GND
    Warning: Pin txdb[1] stuck at GND
    Warning: Pin txdb[0] stuck at GND
    Warning: Pin txctb[1] stuck at GND
    Warning: Pin txctb[0] stuck at GND
    Warning: Pin sd_hdb stuck at GND
    Warning: Pin rclkenb stuck at GND
    Warning: Pin lpenb stuck at GND
    Warning: Pin ulca stuck at VCC
    Warning: Pin ulcb stuck at VCC
    Warning: Pin inselb stuck at GND
    Warning: Pin spdselb stuck at GND
    Warning: Pin ldtden stuck at GND
    Warning: Pin fclka_p stuck at GND
    Warning: Pin fclka_n stuck at GND
    Warning: Pin fclkb_p stuck at GND
    Warning: Pin fclkb_n stuck at GND
    Warning: Pin prxda[9] stuck at GND
    Warning: Pin prxda[8] stuck at GND
    Warning: Pin prxda[7] stuck at GND
    Warning: Pin prxda[6] stuck at GND
    Warning: Pin prxda[5] stuck at GND
    Warning: Pin prxda[4] stuck at GND
    Warning: Pin prxda[3] stuck at GND
    Warning: Pin prxda[2] stuck at GND
    Warning: Pin prxda[1] stuck at GND
    Warning: Pin prxda[0] stuck at GND
    Warning: Pin prxdb[9] stuck at GND
    Warning: Pin prxdb[8] stuck at GND
    Warning: Pin prxdb[7] stuck at GND
    Warning: Pin prxdb[6] stuck at GND
    Warning: Pin prxdb[5] stuck at GND
    Warning: Pin prxdb[4] stuck at GND
    Warning: Pin prxdb[3] stuck at GND
    Warning: Pin prxdb[2] stuck at GND
    Warning: Pin prxdb[1] stuck at GND
    Warning: Pin prxdb[0] stuck at GND
    Warning: Pin prxclka stuck at GND
    Warning: Pin prxclkb stuck at GND
    Warning: Pin led270b stuck at GND
    Warning: Pin led360b stuck at GND
    Warning: Pin led540b stuck at GND
    Warning: Pin led7425b stuck at GND
    Warning: Pin ledlfib stuck at GND
    Warning: Pin ledcdb stuck at GND
    Warning: Pin led2 stuck at GND
    Warning: Pin rdy[1] stuck at GND
    Warning: Pin rdy[0] stuck at GND
Warning: Design contains 46 input pin(s) that do not drive logic
    Warning: No output dependent on input pin rxclka_p
    Warning: No output dependent on input pin rxclkb_p
    Warning: No output dependent on input pin rxclka_n
    Warning: No output dependent on input pin rxclkb_n
    Warning: No output dependent on input pin cd_muteb2
    Warning: No output dependent on input pin rxda[7]
    Warning: No output dependent on input pin rxda[6]
    Warning: No output dependent on input pin rxda[5]
    Warning: No output dependent on input pin rxda[4]
    Warning: No output dependent on input pin rxda[3]
    Warning: No output dependent on input pin rxda[2]
    Warning: No output dependent on input pin rxda[1]
    Warning: No output dependent on input pin rxda[0]
    Warning: No output dependent on input pin rxdb[7]
    Warning: No output dependent on input pin rxdb[6]
    Warning: No output dependent on input pin rxdb[5]
    Warning: No output dependent on input pin rxdb[4]
    Warning: No output dependent on input pin rxdb[3]
    Warning: No output dependent on input pin rxdb[2]
    Warning: No output dependent on input pin rxdb[1]
    Warning: No output dependent on input pin rxdb[0]
    Warning: No output dependent on input pin rxsta[2]
    Warning: No output dependent on input pin rxsta[1]
    Warning: No output dependent on input pin rxsta[0]
    Warning: No output dependent on input pin rxstb[2]
    Warning: No output dependent on input pin rxstb[1]
    Warning: No output dependent on input pin rxstb[0]
    Warning: No output dependent on input pin lfib
    Warning: No output dependent on input pin txerra
    Warning: No output dependent on input pin txerrb
    Warning: No output dependent on input pin ptxdb[9]
    Warning: No output dependent on input pin ptxdb[8]
    Warning: No output dependent on input pin ptxdb[7]
    Warning: No output dependent on input pin ptxdb[6]
    Warning: No output dependent on input pin ptxdb[5]
    Warning: No output dependent on input pin ptxdb[4]
    Warning: No output dependent on input pin ptxdb[3]
    Warning: No output dependent on input pin ptxdb[2]
    Warning: No output dependent on input pin ptxdb[1]
    Warning: No output dependent on input pin ptxdb[0]
    Warning: No output dependent on input pin ptxclka
    Warning: No output dependent on input pin ptxclkb
    Warning: No output dependent on input pin clkout
    Warning: No output dependent on input pin ctl[2]
    Warning: No output dependent on input pin ctl[1]
    Warning: No output dependent on input pin ctl[0]
Info: Implemented 1748 device resources after synthesis - the final resource count might be different
    Info: Implemented 63 input pins
    Info: Implemented 77 output pins
    Info: Implemented 20 bidirectional pins
    Info: Implemented 1588 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 281 warnings
    Info: Processing ended: Mon Jan 24 10:09:03 2005
    Info: Elapsed time: 00:01:02


