0.6
2019.1
May 24 2019
15:06:07
D:/Projects/Vivado/Assignment_2/Assignment_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/alu_control_tb.v,1734310103,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/imm_gen_tb.v,,alu_control_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/alu_tb.v,1734298413,verilog,,,,alu_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/control_unit_tb.v,1734310217,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/alu_control_tb.v,,control_unit_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/imm_gen_tb.v,1734308509,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/alu_tb.v,,imm_gen_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/pc_tb.v,1734296269,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/regfile_tb.v,,pc_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/regfile_tb.v,1734311130,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/control_unit_tb.v,,regfile_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/riscv_tb.v,1734656865,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/pc_tb.v,,riscv_tb,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd,1734433935,vhdl,,,,xbip_multadd_0,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/EX_MEM.v,1734551967,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/ID_EX.v,,EX_MEM,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/ID_EX.v,1734551995,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/IF_ID.v,1734551980,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/riscv_tb.v,,IF_ID,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/MEM_WB.v,1734643616,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/EX_MEM.v,,MEM_WB,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/alu.v,1734299583,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/alu_control.v,,alu,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/alu_control.v,1734310521,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/control_unit.v,,alu_control,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/branch_predictor.v,1734654579,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_2x1_5bit.v,,branch_predictor,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/control_unit.v,1734310532,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/data_mem.v,,control_unit,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/data_mem.v,1734437862,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/hazard_detection_unit.v,,data_mem,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/forwarding_unit.v,1734648700,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_3x1.v,,forwarding_unit,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/hazard_detection_unit.v,1734652090,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/imm_gen.v,,hazard_detection_unit,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/imm_gen.v,1734305987,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/instr_mem.v,,imm_gen,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/instr_mem.v,1734654846,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux.v,,instr_mem,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux.v,1732754106,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/pc.v,,mux,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_2x1_5bit.v,1734653850,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_2x1_8bit.v,,mux_2x1_5bit,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_2x1_8bit.v,1734655833,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/riscv_tb.v,,mux_2x1_8bit,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_3x1.v,1734647798,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/branch_predictor.v,,mux_3x1,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/pc.v,1734649050,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/regfile.v,,pc,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/regfile.v,1734544820,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/sum.v,,regfile,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/riscv.v,1734659249,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/forwarding_unit.v,,riscv,,,,,,,,
D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/sum.v,1734296307,verilog,,D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/riscv.v,,sum,,,,,,,,
