
Spectre (R) Circuit Simulator
Version 21.1.0.751.isr19 64bit -- 22 May 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: oj23092   Host: it075679.wks.bris.ac.uk   HostID: DE89F087   PID: 894344
Memory  available: 9.7455 GB  physical: 14.0528 GB
Linux   : Rocky Linux release 8.9 (Green Obsidian)
CPU Type: Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
        Socket: Processors [Frequency] (Hyperthreaded Processor)
        0:       0 [3200.0] (  6 ),  1 [3200.0] (  7 ),  2 [3200.0] (  8 )
                 3 [3200.0] (  9 ),  4 [4299.8] ( 10 ),  5 [3200.0] ( 11 )
        
System load averages (1min, 5min, 15min) : 14.9 %, 9.8 %, 6.5 %
Hyperthreading is enabled
HPC is enabled


Simulating `input.scs' on it075679.wks.bris.ac.uk at 3:05:34 PM, Mon Mar 11, 2024 (process id: 894344).
Current working directory: /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_invParam/adexl/results/data/Interactive.1/9/lab2024:tb_invParam:1/netlist
Command line:
     \
        /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/bin/spectre  \
        -64 input.scs +escchars +log ../psf/spectre.out -format psfbin  \
        +rtsf -raw ../psf +aps +mt +lqtimeout 900 -maxw 5 -maxn 5  \
        +param /eda/cadence/ams/4.10/spectre/ams_range.lmts -env ade  \
        -ahdllibdir  \
        /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_invParam/adexl/results/data/Interactive.1/sharedData/Job0/ahdl/input.ahdlSimDB  \
        +logstatus

Licensing Information:
[15:05:34.289682] Configured Lic search path (21.01-s002): 5280@ls-dc2-fen-p1.services.bris.ac.uk:5280@ls-dc2-fen-p0.services.bris.ac.uk

Licensing Information:
[15:05:37.197875] Periodic Lic check successful

Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libphilips_o_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /home/oj23092/VLSI_Design_Lab/Sim/lab2024/tb_invParam/adexl/results/data/Interactive.1/9/lab2024:tb_invParam:1/netlist/input.scs
Reading file:  /eda/cadence/ams/4.10/spectre/ams_range.lmts

Warning from spectre during read of parameter soft limits file `/eda/cadence/ams/4.10/spectre/ams_range.lmts', during circuit read-in.
    WARNING (SPECTRE-8360): line 1511: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1512: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1513: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1514: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1515: `ac' is an undefined primitive device.
        Further occurrences of this warning will be suppressed.

Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/soac.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/res.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/bip.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/cap.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/esddiode.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/ind.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/cmos53.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/processOption.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/process.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/soac.va

Warning from spectre during AHDL read-in.
    WARNING (VACOMP-2435): The environment variable CDS_AHDLCMI_ENABLE is no longer supported. Therefore, the simulator will use the default compiled C code flow.

Reading link:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/constants.vams
Reading link:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading file:  /eda/cadence/ams/4.10/spectre/c35/processOption/C35B4C3.scs
Time for NDB Parsing: CPU = 251.166 ms, elapsed = 3.78457 s.
Time accumulated: CPU = 624.757 ms, elapsed = 3.78458 s.
Peak resident memory used = 165 Mbytes.

TCP: opening server port it075679.wks.bris.ac.uk:50885
Existing shared object for module modn_ahdl is up to date.
Installed compiled interface for modn_ahdl.
Existing shared object for module modp_ahdl is up to date.
Installed compiled interface for modp_ahdl.
Time for Elaboration: CPU = 29.548 ms, elapsed = 32.6612 ms.
Time accumulated: CPU = 654.687 ms, elapsed = 3.81762 s.
Peak resident memory used = 172 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 3.227 ms, elapsed = 4.25291 ms.
Time accumulated: CPU = 658.282 ms, elapsed = 3.82224 s.
Peak resident memory used = 174 Mbytes.

Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/mdl/lib/64bit/libSpectreEH_sh.so ...

Warning from spectre during initial setup.
    WARNING (SPECTRE-16460): SOAC_cvarm_vspsub:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vspsub:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvarm_vbs:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vbs:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvarm_vgb:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vgb:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvart_vspsub:Specified subcircuit master `cvart' was not found.
    WARNING (SPECTRE-16462): SOAC_cvart_vspsub:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvart_vbs:Specified subcircuit master `cvart' was not found.
        Further occurrences of this warning will be suppressed.
    WARNING (SPECTRE-16462): SOAC_cvart_vbs:Error in specification of subcircuit master. Assert is ignored.
        Further occurrences of this warning will be suppressed.
Notice from spectre during initial setup.
    Ignorevaref=yes is ignored since all nodes are connected to Verilog-A modules.
Notice from spectre during topology check.
    Only one connection to the following 2 nodes:
        I0.MN0.psub!
        I0.MP0.psub!
Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 85
           homotopy = 5
              limit = delta
         compatible = spice2
               gmin = 1e-12
             rforce = 1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
     enable_pre_ver = yes
      ignorezerovar = yes
               save = allpub
             reltol = 0.0001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 5
            bsim3v3 2     
          capacitor 1     
          modn_ahdl 1     
          modp_ahdl 1     
            vsource 2     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 1     

Design checks inventory:
          paramtest 2     
             assert 175   


Notice from spectre during initial setup.
    APS enabled.
    72 warnings suppressed.

Time for parsing: CPU = 18.648 ms, elapsed = 1.90857 s.
Time accumulated: CPU = 677.295 ms, elapsed = 5.73119 s.
Peak resident memory used = 179 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

Notice from spectre during transient analysis `tran'.
    No checklimit analysis defined for asserts. A default checklimit analysis 'SpectreChecklimitAnal' has been created with all asserts enabled.


************************************************
Transient Analysis `tran': time = (0 s -> 10 ns)
************************************************

Warning from spectre during check, during IC analysis, during transient analysis `tran'.
    WARNING (CMI-2943): Parameter checks have been ignored because the valid value for parameter 'trise' could not be found in 'C0'.

DC simulation time: CPU = 708 us, elapsed = 728.846 us.

Opening the PSF file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 10 ns
    step = 10 ps
    maxstep = 100 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-06
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 85 C
    tnom = 27 C
    tempeffects = all
    errpreset = conservative
    method = gear2only
    lteratio = 10
    relref = alllocal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   2       (current)
                 save   5       (voltage)

    tran: time = 252.3 ps    (2.52 %), step = 6.794 ps    (67.9 m%)
    tran: time = 758.6 ps    (7.59 %), step = 92.44 ps     (924 m%)
    tran: time = 1.254 ns    (12.5 %), step = 9.699 ps      (97 m%)
    tran: time = 1.765 ns    (17.6 %), step = 58.19 ps     (582 m%)
    tran: time = 2.253 ns    (22.5 %), step = 6.741 ps    (67.4 m%)
    tran: time = 2.763 ns    (27.6 %), step = 95.82 ps     (958 m%)
    tran: time = 3.255 ns    (32.6 %), step = 8.96 ps     (89.6 m%)
    tran: time = 3.787 ns    (37.9 %), step = 64.94 ps     (649 m%)
    tran: time = 4.253 ns    (42.5 %), step = 6.749 ps    (67.5 m%)
    tran: time = 4.77 ns     (47.7 %), step = 98.44 ps     (984 m%)
    tran: time = 5.255 ns    (52.6 %), step = 8.825 ps    (88.3 m%)
    tran: time = 5.797 ns      (58 %), step = 68.2 ps      (682 m%)
    tran: time = 6.253 ns    (62.5 %), step = 6.749 ps    (67.5 m%)
    tran: time = 6.77 ns     (67.7 %), step = 98.45 ps     (985 m%)
    tran: time = 7.255 ns    (72.6 %), step = 8.825 ps    (88.2 m%)
    tran: time = 7.797 ns      (78 %), step = 68.2 ps      (682 m%)
    tran: time = 8.253 ns    (82.5 %), step = 6.749 ps    (67.5 m%)
    tran: time = 8.77 ns     (87.7 %), step = 98.45 ps     (985 m%)
    tran: time = 9.255 ns    (92.6 %), step = 8.825 ps    (88.2 m%)
    tran: time = 9.797 ns      (98 %), step = 68.2 ps      (682 m%)
Number of accepted tran steps =             856

Maximum value achieved for any signal of each quantity: 
V: V(net3) = 3.367 V
I: I(V0:p) = 453.2 uA

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
   -   Non-default settings that could significantly slow down simulation
          errpreset = conservative, default moderate
          reltol = 10e-06, default 100e-06 (conservative)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (7.5 %)       1 (5.9 %)       2 (11.5 %)      3 (3.0 %)
         4 (3.9 %)       5 (11.0 %)      6 (1.2 %)       7 (5.2 %)
         8 (4.1 %)      10 (1.1 %)      11 (3.0 %)      
        Total: 58.3%
Initial condition solution time: CPU = 820 us, elapsed = 845.909 us.
Intrinsic tran analysis time:    CPU = 51.912 ms, elapsed = 56.4489 ms.
Total time required for tran analysis `tran': CPU = 114.975 ms, elapsed = 149.973 ms, util. = 76.7%.
Time accumulated: CPU = 804.944 ms, elapsed = 5.89738 s.
Peak resident memory used = 188 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[15:05:40.037907] Cdslmd servers:5280@ls-dc2-fen-p1.services.bris.ac.uk:5280@ls-dc2-fen-p0.services.bris.ac.uk
[15:05:40.038026] Feature usage summary:
[15:05:40.038027] Virtuoso_Multi_mode_Simulation


Aggregate audit (3:05:40 PM, Mon Mar 11, 2024):
Time used: CPU = 831 ms, elapsed = 5.95 s, util. = 14%.
Time spent in licensing: elapsed = 3.24 s, percentage of total = 54.5%.
Peak memory used = 190 Mbytes.
Simulation started at: 3:05:34 PM, Mon Mar 11, 2024, ended at: 3:05:40 PM, Mon Mar 11, 2024, with elapsed time (wall clock): 5.95 s.
spectre completes with 0 errors, 17 warnings, and 9 notices.
