// Seed: 886073782
module module_0 (
    input  wand id_0,
    input  wand id_1,
    output wire id_2,
    input  tri  id_3,
    output wand id_4,
    input  wand id_5,
    output tri0 id_6
);
  wire id_8;
  assign module_1.id_10 = 0;
  wire id_9;
  parameter id_10 = (1);
endmodule
module module_1 #(
    parameter id_45 = 32'd59
) (
    input tri1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    output tri id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri id_10,
    output wire id_11,
    output wor id_12,
    input wire id_13,
    output supply0 id_14,
    output tri1 id_15,
    input wire id_16,
    input wand id_17,
    output wand id_18,
    input wand id_19,
    input supply0 id_20,
    output supply1 id_21,
    input wand id_22,
    output logic id_23,
    input wand id_24,
    input tri id_25,
    input tri id_26,
    input supply0 id_27,
    output wor id_28,
    input tri id_29
    , id_50,
    input wor id_30,
    input uwire id_31,
    input uwire id_32
    , id_51,
    input wand id_33,
    input tri0 id_34,
    output wor id_35,
    input supply1 id_36,
    output tri0 id_37,
    output supply0 id_38,
    input supply0 id_39,
    input wire id_40,
    input supply1 id_41,
    output uwire id_42,
    input supply1 id_43,
    input wand id_44,
    input tri1 _id_45,
    output uwire id_46,
    output wire id_47,
    input uwire id_48
);
  assign id_51[id_45] = -1;
  always begin : LABEL_0
    id_23 <= id_39;
  end
  module_0 modCall_1 (
      id_34,
      id_36,
      id_11,
      id_30,
      id_28,
      id_10,
      id_42
  );
  assign id_46 = (id_26);
  logic id_52;
  ;
endmodule
