git clone --depth 1 --no-tags https://github.com/ramasatyasai/RTL_Design_verification.git f:/verilog_sva_gh_scraper/data/full_repos/620431024
git clone --depth 1 --no-tags https://github.com/jiegec/try-firtool.git f:/verilog_sva_gh_scraper/data/full_repos/623479840
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/caravel_mgmt_Soc_debug_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/623470831
git clone --depth 1 --no-tags https://github.com/qixiao1224/ee4840project.git f:/verilog_sva_gh_scraper/data/full_repos/623574421
git clone --depth 1 --no-tags https://github.com/melisayildirimy/fbu-cpu-rtl-tasarimi.git f:/verilog_sva_gh_scraper/data/full_repos/627659946
git clone --depth 1 --no-tags https://github.com/mamedov-ma/RT_lab.git f:/verilog_sva_gh_scraper/data/full_repos/625833672
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_prj.git f:/verilog_sva_gh_scraper/data/full_repos/625800750
git clone --depth 1 --no-tags https://github.com/Rohit-kademani/UART.git f:/verilog_sva_gh_scraper/data/full_repos/626057795
git clone --depth 1 --no-tags https://github.com/Shreyast27/code1.git f:/verilog_sva_gh_scraper/data/full_repos/625907687
git clone --depth 1 --no-tags https://github.com/wel97459/fv1000.git f:/verilog_sva_gh_scraper/data/full_repos/620125249
git clone --depth 1 --no-tags https://github.com/t4rcisio/AOCII.git f:/verilog_sva_gh_scraper/data/full_repos/620071032
git clone --depth 1 --no-tags https://github.com/h1dk/axi_stream.git f:/verilog_sva_gh_scraper/data/full_repos/619378524
git clone --depth 1 --no-tags https://github.com/Ray-1026/Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/619948151
git clone --depth 1 --no-tags https://github.com/oktememre38/user_proj_uart.git f:/verilog_sva_gh_scraper/data/full_repos/621002113
git clone --depth 1 --no-tags https://github.com/Anupam-k15/AES.git f:/verilog_sva_gh_scraper/data/full_repos/620813528
git clone --depth 1 --no-tags https://github.com/vaishnavi-parihar/verilog-for-image-enhancement-applications.git f:/verilog_sva_gh_scraper/data/full_repos/622961659
git clone --depth 1 --no-tags https://github.com/Chris44442/DE10-Nano.git f:/verilog_sva_gh_scraper/data/full_repos/624585997
git clone --depth 1 --no-tags https://github.com/Kurasavella/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/624144730
git clone --depth 1 --no-tags https://github.com/D0745867/multi_precision_FLP.git f:/verilog_sva_gh_scraper/data/full_repos/619932478
git clone --depth 1 --no-tags https://github.com/mccnick/CPRE-281.git f:/verilog_sva_gh_scraper/data/full_repos/620123284
git clone --depth 1 --no-tags https://github.com/Jams1001/IE0621.git f:/verilog_sva_gh_scraper/data/full_repos/620122133
git clone --depth 1 --no-tags https://github.com/robinned/RISCV-MCU.git f:/verilog_sva_gh_scraper/data/full_repos/621464943
git clone --depth 1 --no-tags https://github.com/imhcyx/axi_id_killer.git f:/verilog_sva_gh_scraper/data/full_repos/621205527
git clone --depth 1 --no-tags https://github.com/brady-ryan/basys3_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/621463116
git clone --depth 1 --no-tags https://github.com/eryko2002/Digital_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/620990347
git clone --depth 1 --no-tags https://github.com/Davis-NG/ece243.git f:/verilog_sva_gh_scraper/data/full_repos/621180592
git clone --depth 1 --no-tags https://github.com/D0745867/2017_ICDC.git f:/verilog_sva_gh_scraper/data/full_repos/619468592
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/ZET_PC_HDMI_ATLAS.git f:/verilog_sva_gh_scraper/data/full_repos/620953379
git clone --depth 1 --no-tags https://github.com/namratayadav07/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/625961322
git clone --depth 1 --no-tags https://github.com/itvchi/TangNano9K_examples.git f:/verilog_sva_gh_scraper/data/full_repos/625874230
git clone --depth 1 --no-tags https://github.com/santosh2407/Implementation-of-16-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/625325882
git clone --depth 1 --no-tags https://github.com/Sahiti004/digital-electronics-project.git f:/verilog_sva_gh_scraper/data/full_repos/625557480
git clone --depth 1 --no-tags https://github.com/Deepushah/Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/625644218
git clone --depth 1 --no-tags https://github.com/Adisfador/Dma.git f:/verilog_sva_gh_scraper/data/full_repos/626660809
git clone --depth 1 --no-tags https://github.com/kobe892021/Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/626793091
git clone --depth 1 --no-tags https://github.com/dlmiles/tt03-dlmiles-spinalhdl-uart.git f:/verilog_sva_gh_scraper/data/full_repos/627150878
git clone --depth 1 --no-tags https://github.com/humbertpa/practica2respaldo.git f:/verilog_sva_gh_scraper/data/full_repos/622005808
git clone --depth 1 --no-tags https://github.com/geekboi777/Single_Cycle_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/622906369
git clone --depth 1 --no-tags https://github.com/lerntuspel/ZyloZinger.git f:/verilog_sva_gh_scraper/data/full_repos/620492106
git clone --depth 1 --no-tags https://github.com/ualtinbas/CS303_Logic-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/623656975
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-antonio_rangel.git f:/verilog_sva_gh_scraper/data/full_repos/627252104
git clone --depth 1 --no-tags https://github.com/aswaniar/inverter1.git f:/verilog_sva_gh_scraper/data/full_repos/627321535
git clone --depth 1 --no-tags https://github.com/alokvishwa10/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/625156438
git clone --depth 1 --no-tags https://github.com/gitbheeds/EE477-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/623155655
git clone --depth 1 --no-tags https://github.com/JorgeVelazquez55/p2_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/624555475
git clone --depth 1 --no-tags https://github.com/clysto/icesugar-boilerplate.git f:/verilog_sva_gh_scraper/data/full_repos/625505226
git clone --depth 1 --no-tags https://github.com/Esayanubn/Computer-Organization-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/625566034
git clone --depth 1 --no-tags https://github.com/Edgar100800/2023-1.git f:/verilog_sva_gh_scraper/data/full_repos/620109568
git clone --depth 1 --no-tags https://github.com/Diphalder/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/620406835
git clone --depth 1 --no-tags https://github.com/SaintAleksei/FPGA-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/619552099
git clone --depth 1 --no-tags https://github.com/ShnapDozer/FPGA_LABS.git f:/verilog_sva_gh_scraper/data/full_repos/619891945
git clone --depth 1 --no-tags https://github.com/RChuIII/ELEC-3500-Egg-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/619817031
git clone --depth 1 --no-tags https://github.com/Berea3/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/620491888
git clone --depth 1 --no-tags https://github.com/swrong2403/test_01.git f:/verilog_sva_gh_scraper/data/full_repos/621200267
git clone --depth 1 --no-tags https://github.com/matialmar7/uart.git f:/verilog_sva_gh_scraper/data/full_repos/622376211
git clone --depth 1 --no-tags https://github.com/SushGuha/vortex.git f:/verilog_sva_gh_scraper/data/full_repos/622613543
git clone --depth 1 --no-tags https://github.com/Carter6666/4_1_Interview_question.git f:/verilog_sva_gh_scraper/data/full_repos/622457196
git clone --depth 1 --no-tags https://github.com/ishper08/asic_led_out.git f:/verilog_sva_gh_scraper/data/full_repos/622816712
git clone --depth 1 --no-tags https://github.com/jiax0105/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/627478698
git clone --depth 1 --no-tags https://github.com/pragati21code/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/627550405
git clone --depth 1 --no-tags https://github.com/hamasoon/SNUHSD2023Spring.git f:/verilog_sva_gh_scraper/data/full_repos/623462069
git clone --depth 1 --no-tags https://github.com/GuangshengZhong/CAIC.git f:/verilog_sva_gh_scraper/data/full_repos/624761976
git clone --depth 1 --no-tags https://github.com/OzanAkgon/CiftYolluRam.git f:/verilog_sva_gh_scraper/data/full_repos/624824601
git clone --depth 1 --no-tags https://github.com/tallenintegsys/bidirectional_test.git f:/verilog_sva_gh_scraper/data/full_repos/625283197
git clone --depth 1 --no-tags https://github.com/RoundShee/PocketLedFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/625412029
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/ROM_SingleAddress.git f:/verilog_sva_gh_scraper/data/full_repos/625184216
git clone --depth 1 --no-tags https://github.com/taotao-muscle/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/625174945
git clone --depth 1 --no-tags https://github.com/Filipgerm/Digital-System-Hardware-Engineering.git f:/verilog_sva_gh_scraper/data/full_repos/623339744
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/627386093
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-CosmicGuerilla_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/623531918
git clone --depth 1 --no-tags https://github.com/BenEf97/ChipChallengeTalBen.git f:/verilog_sva_gh_scraper/data/full_repos/621221122
git clone --depth 1 --no-tags https://github.com/Patrick941/VerilogLFSR.git f:/verilog_sva_gh_scraper/data/full_repos/625040625
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/full_adder_in_7_segment.git f:/verilog_sva_gh_scraper/data/full_repos/620240354
git clone --depth 1 --no-tags https://github.com/Uviveknarayan/Pipelined-MIPS-Processor-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/620334342
git clone --depth 1 --no-tags https://github.com/daquintero/porf.git f:/verilog_sva_gh_scraper/data/full_repos/621380914
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group03.git f:/verilog_sva_gh_scraper/data/full_repos/621221941
git clone --depth 1 --no-tags https://github.com/TonyRangel/DM_Rangel_Avila_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/621166898
git clone --depth 1 --no-tags https://github.com/dawidogg/ITU-Computer-Organization-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/620863979
git clone --depth 1 --no-tags https://github.com/Fearse/5-In-a-Row.git f:/verilog_sva_gh_scraper/data/full_repos/621489379
git clone --depth 1 --no-tags https://github.com/curious-tux/Simple_Spi_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/622226061
git clone --depth 1 --no-tags https://github.com/eymay/WallaceMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/622245559
git clone --depth 1 --no-tags https://github.com/Rishi-T/SCRISC-16.git f:/verilog_sva_gh_scraper/data/full_repos/623435438
git clone --depth 1 --no-tags https://github.com/MYarosLove/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/625265826
git clone --depth 1 --no-tags https://github.com/WongChaoya/i2c_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/625147458
git clone --depth 1 --no-tags https://github.com/MelonLord1009/8_bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/625101390
git clone --depth 1 --no-tags https://github.com/arefin-abeed-216485435/HateVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/624750261
git clone --depth 1 --no-tags https://github.com/asmwriter/18632_lab2_checkpoint1_v1.git f:/verilog_sva_gh_scraper/data/full_repos/624931570
git clone --depth 1 --no-tags https://github.com/murattokez/RV32I-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/624141009
git clone --depth 1 --no-tags https://github.com/Bandaanusha/Scalable-Systolic-Array-Multiplier-Optimized-by-Sparse-Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/626769041
git clone --depth 1 --no-tags https://github.com/Binh-Diep/encrypt-aes.git f:/verilog_sva_gh_scraper/data/full_repos/623062071
git clone --depth 1 --no-tags https://github.com/malwanaf/half_adder.git f:/verilog_sva_gh_scraper/data/full_repos/623515815
git clone --depth 1 --no-tags https://github.com/kaushikadit/coa.git f:/verilog_sva_gh_scraper/data/full_repos/623615180
git clone --depth 1 --no-tags https://github.com/Prakashhh707/IMAGE_PROCESSING_USING_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/623191225
git clone --depth 1 --no-tags https://github.com/WongChaoya/LCD160--.git f:/verilog_sva_gh_scraper/data/full_repos/623990931
git clone --depth 1 --no-tags https://github.com/iremnuy/EncoderMultiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/627326985
git clone --depth 1 --no-tags https://github.com/Jawadibrahim98/VerliogCoure.git f:/verilog_sva_gh_scraper/data/full_repos/624013794
git clone --depth 1 --no-tags https://github.com/aarushigupta27/Image-Security-with-DES-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/625184826
git clone --depth 1 --no-tags https://github.com/LilibetK/MT-3TB4-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/624178978
git clone --depth 1 --no-tags https://github.com/jianlingg/ad_da.git f:/verilog_sva_gh_scraper/data/full_repos/624364111
git clone --depth 1 --no-tags https://github.com/TraviPatty03/StopWatch.git f:/verilog_sva_gh_scraper/data/full_repos/626649928
