Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Thu Jul 10 19:53:09 2025
| Host              : CANOPUS637 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file layerX_timing_summary_routed.rpt -pb layerX_timing_summary_routed.pb -rpx layerX_timing_summary_routed.rpx -warn_on_violation
| Design            : layerX
| Device            : xcvu29p-fsga2577
| Speed File        : -2L  PRODUCTION 1.33 05-09-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (25)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  183          inf        0.000                      0                  183           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.654ns  (logic 1.268ns (27.246%)  route 3.386ns (72.754%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          1.002     4.654    m[15]_i_1_n_0
    SLICE_X119Y352       FDCE                                         r  m_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 1.268ns (30.196%)  route 2.931ns (69.804%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          0.547     4.199    m[15]_i_1_n_0
    SLICE_X117Y352       FDCE                                         r  m_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.166ns  (logic 1.268ns (30.435%)  route 2.898ns (69.565%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          0.514     4.166    m[15]_i_1_n_0
    SLICE_X117Y352       FDCE                                         r  m_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.125ns  (logic 1.268ns (30.742%)  route 2.857ns (69.258%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          0.473     4.125    m[15]_i_1_n_0
    SLICE_X117Y353       FDCE                                         r  m_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.124ns  (logic 1.268ns (30.749%)  route 2.856ns (69.251%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          0.472     4.124    m[15]_i_1_n_0
    SLICE_X117Y353       FDCE                                         r  m_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            n_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 1.171ns (29.077%)  route 2.856ns (70.923%))
  Logic Levels:           11  (CARRY8=3 FDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.306     3.139    update_adder3
    SLICE_X118Y346       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.282 r  n[15]_i_6/O
                         net (fo=1, routed)           0.122     3.404    n[15]_i_6_n_0
    SLICE_X119Y346       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.455 r  n[15]_i_1/O
                         net (fo=16, routed)          0.572     4.027    n[15]_i_1_n_0
    SLICE_X118Y338       FDCE                                         r  n_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            n_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 1.171ns (29.077%)  route 2.856ns (70.923%))
  Logic Levels:           11  (CARRY8=3 FDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.306     3.139    update_adder3
    SLICE_X118Y346       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.282 r  n[15]_i_6/O
                         net (fo=1, routed)           0.122     3.404    n[15]_i_6_n_0
    SLICE_X119Y346       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.455 r  n[15]_i_1/O
                         net (fo=16, routed)          0.572     4.027    n[15]_i_1_n_0
    SLICE_X118Y338       FDCE                                         r  n_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 1.268ns (31.520%)  route 2.755ns (68.480%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          0.371     4.023    m[15]_i_1_n_0
    SLICE_X119Y353       FDCE                                         r  m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 1.268ns (31.520%)  route 2.755ns (68.480%))
  Logic Levels:           12  (CARRY8=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.409     3.242    update_adder3
    SLICE_X118Y347       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.330 r  m[15]_i_7/O
                         net (fo=1, routed)           0.071     3.401    m[15]_i_7_n_0
    SLICE_X118Y347       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.551 r  m[15]_i_4/O
                         net (fo=1, routed)           0.048     3.599    m[15]_i_4_n_0
    SLICE_X118Y347       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.652 r  m[15]_i_1/O
                         net (fo=16, routed)          0.371     4.023    m[15]_i_1_n_0
    SLICE_X119Y353       FDCE                                         r  m_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            n_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.022ns  (logic 1.171ns (29.113%)  route 2.851ns (70.887%))
  Logic Levels:           11  (CARRY8=3 FDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[3]/C
    SLICE_X117Y341       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  k_reg[3]/Q
                         net (fo=10, routed)          0.303     0.382    k_reg_n_0_[3]
    SLICE_X120Y341       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     0.505 r  k[6]_i_2/O
                         net (fo=10, routed)          0.107     0.612    k[6]_i_2_n_0
    SLICE_X120Y342       LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     0.686 r  k[10]_i_2/O
                         net (fo=10, routed)          0.241     0.927    k[10]_i_2_n_0
    SLICE_X118Y342       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.051 r  k[15]_i_57/O
                         net (fo=2, routed)           0.926     1.977    k[15]_i_57_n_0
    SLICE_X119Y342       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     2.100 r  k[15]_i_39/O
                         net (fo=1, routed)           0.011     2.111    k[15]_i_39_n_0
    SLICE_X119Y342       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.266 r  k_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.292    k_reg[15]_i_29_n_0
    SLICE_X119Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.368 f  k_reg[15]_i_7/O[1]
                         net (fo=2, routed)           0.226     2.594    k2[19]
    SLICE_X118Y342       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.719 r  k[15]_i_11/O
                         net (fo=1, routed)           0.016     2.735    k[15]_i_11_n_0
    SLICE_X118Y342       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[2])
                                                      0.098     2.833 r  k_reg[15]_i_4/CO[2]
                         net (fo=18, routed)          0.306     3.139    update_adder3
    SLICE_X118Y346       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.282 r  n[15]_i_6/O
                         net (fo=1, routed)           0.122     3.404    n[15]_i_6_n_0
    SLICE_X119Y346       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.455 r  n[15]_i_1/O
                         net (fo=16, routed)          0.567     4.022    n[15]_i_1_n_0
    SLICE_X119Y338       FDCE                                         r  n_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            k_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y341       FDCE                         0.000     0.000 r  k_reg[4]/C
    SLICE_X117Y341       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  k_reg[4]/Q
                         net (fo=7, routed)           0.027     0.066    k_reg_n_0_[4]
    SLICE_X117Y341       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.081 r  k[4]_i_1/O
                         net (fo=1, routed)           0.015     0.096    k[4]_i_1_n_0
    SLICE_X117Y341       FDCE                                         r  k_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y347       FDCE                         0.000     0.000 r  t_reg[13]/C
    SLICE_X119Y347       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  t_reg[13]/Q
                         net (fo=7, routed)           0.027     0.066    t_reg_n_0_[13]
    SLICE_X119Y347       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.080 r  t[13]_i_1/O
                         net (fo=1, routed)           0.016     0.096    t[13]_i_1_n_0
    SLICE_X119Y347       FDCE                                         r  t_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            k_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y341       FDCE                         0.000     0.000 r  k_reg[2]/C
    SLICE_X120Y341       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  k_reg[2]/Q
                         net (fo=11, routed)          0.029     0.068    k_reg_n_0_[2]
    SLICE_X120Y341       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.082 r  k[2]_i_1/O
                         net (fo=1, routed)           0.016     0.098    k[2]_i_1_n_0
    SLICE_X120Y341       FDCE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.206%)  route 0.045ns (45.794%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y351       FDCE                         0.000     0.000 r  m_reg[13]/C
    SLICE_X119Y351       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  m_reg[13]/Q
                         net (fo=9, routed)           0.029     0.068    m_reg_n_0_[13]
    SLICE_X119Y351       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.082 r  m[13]_i_1/O
                         net (fo=1, routed)           0.016     0.098    m[13]_i_1_n_0
    SLICE_X119Y351       FDCE                                         r  m_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.054ns (54.345%)  route 0.045ns (45.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y352       FDCE                         0.000     0.000 r  m_reg[4]/C
    SLICE_X119Y352       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  m_reg[4]/Q
                         net (fo=5, routed)           0.030     0.069    m_reg_n_0_[4]
    SLICE_X119Y352       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.084 r  m[4]_i_1/O
                         net (fo=1, routed)           0.015     0.099    m[4]_i_1_n_0
    SLICE_X119Y352       FDCE                                         r  m_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.286%)  route 0.048ns (47.714%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y351       FDCE                         0.000     0.000 r  m_reg[14]/C
    SLICE_X119Y351       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  m_reg[14]/Q
                         net (fo=6, routed)           0.031     0.070    m_reg_n_0_[14]
    SLICE_X119Y351       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.084 r  m[14]_i_1/O
                         net (fo=1, routed)           0.017     0.101    m[14]_i_1_n_0
    SLICE_X119Y351       FDCE                                         r  m_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.054ns (52.396%)  route 0.049ns (47.604%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y347       FDCE                         0.000     0.000 r  t_reg[8]/C
    SLICE_X119Y347       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  t_reg[8]/Q
                         net (fo=11, routed)          0.034     0.073    t_reg_n_0_[8]
    SLICE_X119Y347       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.088 r  t[8]_i_1/O
                         net (fo=1, routed)           0.015     0.103    t[8]_i_1_n_0
    SLICE_X119Y347       FDCE                                         r  t_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.053ns (51.350%)  route 0.050ns (48.650%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y353       FDCE                         0.000     0.000 r  m_reg[2]/C
    SLICE_X119Y353       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  m_reg[2]/Q
                         net (fo=8, routed)           0.033     0.072    m_reg_n_0_[2]
    SLICE_X119Y353       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.086 r  m[2]_i_1/O
                         net (fo=1, routed)           0.017     0.103    m[2]_i_1_n_0
    SLICE_X119Y353       FDCE                                         r  m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            k_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.054ns (52.195%)  route 0.049ns (47.805%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y342       FDCE                         0.000     0.000 r  k_reg[6]/C
    SLICE_X120Y342       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  k_reg[6]/Q
                         net (fo=12, routed)          0.032     0.071    k_reg_n_0_[6]
    SLICE_X120Y342       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.086 r  k[6]_i_1/O
                         net (fo=1, routed)           0.017     0.103    k[6]_i_1_n_0
    SLICE_X120Y342       FDCE                                         r  k_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            k_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.052ns (50.226%)  route 0.052ns (49.773%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y343       FDCE                         0.000     0.000 r  k_reg[10]/C
    SLICE_X118Y343       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  k_reg[10]/Q
                         net (fo=12, routed)          0.031     0.069    k_reg_n_0_[10]
    SLICE_X118Y343       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     0.083 r  k[10]_i_1/O
                         net (fo=1, routed)           0.021     0.104    k[10]_i_1_n_0
    SLICE_X118Y343       FDCE                                         r  k_reg[10]/D
  -------------------------------------------------------------------    -------------------





