// Seed: 1901337509
module module_0;
  wire id_1 = id_1;
  assign module_2.id_5 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    input uwire id_7
    , id_14,
    input uwire id_8,
    output supply0 id_9,
    input wand id_10,
    input tri id_11,
    output wand id_12
);
  always @(negedge id_8) begin : LABEL_0
    id_0 = -1;
  end
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_3 = 32'd30,
    parameter id_4 = 32'd97
) (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri sample,
    input wor _id_4,
    input wor module_2
);
  logic [id_3 : id_4] \id_7 ;
  module_0 modCall_1 ();
endmodule
