<?xml version="1.0"?>
<Compat Version="1" Minor="3">
	<CompatParts>
	</CompatParts>
	<ConfigModes>
	</ConfigModes>
	<PortProps>
		<Port Name="fpga_0_SysACE_MPD_pin[15]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[14]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[13]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[12]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[11]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[10]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[9]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[8]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[7]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPD_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[7]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_N_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[63]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[62]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[61]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[60]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[59]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[58]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[57]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[56]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[55]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[54]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[53]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[52]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[51]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[50]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[49]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[48]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[47]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[46]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[45]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[44]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[43]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[42]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[41]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[40]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[39]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[38]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[37]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[36]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[35]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[34]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[33]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[32]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[31]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[30]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[29]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[28]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[27]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[26]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[25]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[24]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[23]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[22]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[21]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[20]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[19]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[18]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[17]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[16]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[15]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[14]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[13]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[12]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[11]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[10]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[9]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[8]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[7]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQ_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[7]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DQS_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CK_N_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CK_N_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_ODT_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_ODT_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CK_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CK_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPA_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_BA_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_BA_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[7]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_DM_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[12]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[11]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[10]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[9]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[8]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[7]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[6]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[5]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[4]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[3]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[2]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[1]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_A_pin[0]" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_MPIRQ_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_WEN_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_WE_N_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_RS232_Uart_0_RX_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_RAS_N_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_OEN_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CKE_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_CLK_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_RS232_Uart_0_TX_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CS_N_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_sys_rst_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_sys_clk_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_ddr2_sdram_CAS_N_pin" OffChipTerm="NONE"/>
		<Port Name="fpga_0_SysACE_CEN_pin" OffChipTerm="NONE"/>
	</PortProps>
</Compat>

