{"Source Block": ["hdl/library/common/ad_upack.v@72:82@HdlIdDef", "  output reg [O_W*UNIT_W-1:0] odata = 'h0,\n  output reg                  ovalid = 'b0\n);\n\n// Width of shift reg is integer multiple of output data width\nlocalparam SH_W = ((I_W/O_W)+1)*O_W;\nlocalparam STEP = I_W % O_W;\n\nlocalparam LATENCY = 1; // Minimum input latency from iready to ivalid \n\ninteger i;\n"], "Clone Blocks": [["hdl/library/common/ad_upack.v@75:85", "\n// Width of shift reg is integer multiple of output data width\nlocalparam SH_W = ((I_W/O_W)+1)*O_W;\nlocalparam STEP = I_W % O_W;\n\nlocalparam LATENCY = 1; // Minimum input latency from iready to ivalid \n\ninteger i;\n\nreg [SH_W*UNIT_W-1:0] idata_sh;\nreg [SH_W*UNIT_W-1:0] idata_d = 'h0;\n"]], "Diff Content": {"Delete": [[77, "localparam SH_W = ((I_W/O_W)+1)*O_W;\n"]], "Add": []}}