

================================================================
== Vitis HLS Report for 'divide_Pipeline_SHIFT6'
================================================================
* Date:           Thu Dec 19 08:55:48 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       69|  76.500 ns|  0.587 us|    9|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SHIFT   |        7|       67|         4|          4|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 7 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp_i9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i9_i"   --->   Operation 10 'read' 'cmp_i9_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sh_prom2_i_i_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom2_i_i_cast_cast"   --->   Operation 11 'read' 'sh_prom2_i_i_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sh_prom_i_i_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom_i_i_cast_cast"   --->   Operation 12 'read' 'sh_prom_i_i_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln238_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln238"   --->   Operation 13 'read' 'zext_ln238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sh_prom2_i_i_cast_cast_cast = sext i8 %sh_prom2_i_i_cast_cast_read"   --->   Operation 14 'sext' 'sh_prom2_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sh_prom2_i_i_cast_cast_cast_cast = zext i32 %sh_prom2_i_i_cast_cast_cast"   --->   Operation 15 'zext' 'sh_prom2_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sh_prom_i_i_cast_cast_cast = sext i8 %sh_prom_i_i_cast_cast_read"   --->   Operation 16 'sext' 'sh_prom_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sh_prom_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_cast_cast_cast"   --->   Operation 17 'zext' 'sh_prom_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln238_cast = zext i6 %zext_ln238_read"   --->   Operation 18 'zext' 'zext_ln238_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %zext_ln238_cast, i7 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 0, i128 %k_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_4 = load i6 %x" [./bignum.h:238]   --->   Operation 23 'load' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_4, i32 5" [./bignum.h:238]   --->   Operation 25 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %tmp_6, void %.split, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub" [./bignum.h:238]   --->   Operation 27 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i7 %j"   --->   Operation 28 'load' 'j_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_40 = trunc i7 %j_load"   --->   Operation 29 'trunc' 'empty_40' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./bignum.h:235]   --->   Operation 30 'specloopname' 'specloopname_ln235' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln240 = icmp_eq  i7 %j_load, i7 0" [./bignum.h:240]   --->   Operation 31 'icmp' 'icmp_ln240' <Predicate = (!tmp_6)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub" [./bignum.h:240]   --->   Operation 32 'br' 'br_ln240' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln241 = add i5 %empty_40, i5 31" [./bignum.h:241]   --->   Operation 33 'add' 'add_ln241' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i5 %add_ln241"   --->   Operation 34 'zext' 'zext_ln1691' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln1691" [./bignum.h:67]   --->   Operation 35 'getelementptr' 'r_addr' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 36 'load' 'r_load' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (1.48ns)   --->   "%icmp_ln240_2 = icmp_eq  i7 %j_load, i7 1" [./bignum.h:240]   --->   Operation 37 'icmp' 'icmp_ln240_2' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln241_2 = add i7 %j_load, i7 126" [./bignum.h:241]   --->   Operation 38 'add' 'add_ln241_2' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i7 %add_ln241_2" [./bignum.h:0]   --->   Operation 39 'zext' 'zext_ln0' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i64 %r, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 40 'getelementptr' 'r_addr_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%k_V_9 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 41 'load' 'k_V_9' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%x_5 = add i6 %x_4, i6 2" [./bignum.h:238]   --->   Operation 42 'add' 'x_5' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln241 = store i7 %add_ln241_2, i7 %j" [./bignum.h:241]   --->   Operation 43 'store' 'store_ln241' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln238 = store i6 %x_5, i6 %x" [./bignum.h:238]   --->   Operation 44 'store' 'store_ln238' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 45 'load' 'r_load' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%k_V_9 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 46 'load' 'k_V_9' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%k_V_load = load i128 %k_V"   --->   Operation 47 'load' 'k_V_load' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_load, i32 64, i32 127"   --->   Operation 48 'partselect' 'tmp' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp, i64 %r_load"   --->   Operation 49 'bitconcatenate' 'or_ln' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%lshr_ln1691 = lshr i128 %or_ln, i128 %sh_prom_i_i_cast_cast_cast_cast"   --->   Operation 50 'lshr' 'lshr_ln1691' <Predicate = (!tmp_6 & !icmp_ln240 & cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%shl_ln1691 = shl i128 %or_ln, i128 %sh_prom2_i_i_cast_cast_cast_cast"   --->   Operation 51 'shl' 'shl_ln1691' <Predicate = (!tmp_6 & !icmp_ln240 & !cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%trunc_ln1691 = trunc i128 %lshr_ln1691"   --->   Operation 52 'trunc' 'trunc_ln1691' <Predicate = (!tmp_6 & !icmp_ln240 & cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%trunc_ln1691_1 = trunc i128 %shl_ln1691"   --->   Operation 53 'trunc' 'trunc_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln1691 = select i1 %cmp_i9_i_read, i64 %trunc_ln1691, i64 %trunc_ln1691_1"   --->   Operation 54 'select' 'select_ln1691' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln1543_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %r_load, i64 %k_V_9"   --->   Operation 55 'bitconcatenate' 'or_ln1543_2' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%lshr_ln1691_1 = lshr i128 %or_ln1543_2, i128 %sh_prom_i_i_cast_cast_cast_cast"   --->   Operation 56 'lshr' 'lshr_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%shl_ln1691_1 = shl i128 %or_ln1543_2, i128 %sh_prom2_i_i_cast_cast_cast_cast"   --->   Operation 57 'shl' 'shl_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & !cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%trunc_ln1691_2 = trunc i128 %lshr_ln1691_1"   --->   Operation 58 'trunc' 'trunc_ln1691_2' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%trunc_ln1691_3 = trunc i128 %shl_ln1691_1"   --->   Operation 59 'trunc' 'trunc_ln1691_3' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & !cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln1691_1 = select i1 %cmp_i9_i_read, i64 %trunc_ln1691_2, i64 %trunc_ln1691_3"   --->   Operation 60 'select' 'select_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%phitmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %k_V_9, i64 0" [./bignum.h:67]   --->   Operation 61 'bitconcatenate' 'phitmp1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln67 = store i128 %phitmp1, i128 %k_V" [./bignum.h:67]   --->   Operation 62 'store' 'store_ln67' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %select_ln1691, i5 %r_addr" [./bignum.h:60]   --->   Operation 63 'store' 'store_ln60' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240_2, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub" [./bignum.h:240]   --->   Operation 64 'br' 'br_ln240' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %select_ln1691_1, i5 %r_addr_1" [./bignum.h:60]   --->   Operation 65 'store' 'store_ln60' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln240_2) | (icmp_ln240) | (tmp_6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('add_ln241_2', ./bignum.h:241) [51]  (1.87 ns)
	'getelementptr' operation ('r_addr_1', ./bignum.h:67) [53]  (0 ns)
	'load' operation ('k.V', ./bignum.h:67) on array 'r' [54]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('k.V', ./bignum.h:67) on array 'r' [54]  (3.25 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1691_1') [56]  (0 ns)
	'select' operation ('select_ln1691_1') [60]  (4.89 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'select_ln1691_1' on array 'r' [61]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
