Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: glib_gbt_example_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "glib_gbt_example_design.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "glib_gbt_example_design"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : glib_gbt_example_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram" "../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram" "../../core_sources/chipscope_icon" "../../core_sources/chipscope_ila" "../../core_sources/chipscope_vio" "../../core_sources/tx_mmcm" "../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\mmcm_inst\xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.vhd" into library work
Parsing entity <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm>.
Parsing architecture <xilinx> of entity <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_bank_package.vhd" into library work
Parsing package <vendor_specific_gbt_bank_package>.
Parsing package body <vendor_specific_gbt_bank_package>.
WARNING:HDLCompiler:797 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_bank_package.vhd" Line 374: Subprogram <speedup> does not conform with its declaration.
INFO:HDLCompiler:1408 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_bank_package.vhd" Line 354. speedup is declared here
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_banks_user_setup.vhd" into library work
Parsing package <gbt_banks_user_setup>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" into library work
Parsing package <gbt_bank_package>.
Parsing package body <gbt_bank_package>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\gbt_tx\tx_dpram\xlx_v6_tx_dpram.vhd" into library work
Parsing entity <xlx_v6_tx_dpram>.
Parsing architecture <xlx_v6_tx_dpram_a> of entity <xlx_v6_tx_dpram>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\gbt_rx\rx_dpram\xlx_v6_rx_dpram.vhd" into library work
Parsing entity <xlx_v6_rx_dpram>.
Parsing architecture <xlx_v6_rx_dpram_a> of entity <xlx_v6_rx_dpram>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_elpeval.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_elpeval>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_elpeval>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_std_double_reset.vhd" into library work
Parsing entity <xlx_v6_gtx_std_double_reset>.
Parsing architecture <behavioral> of entity <xlx_v6_gtx_std_double_reset>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\gbt_tx\xlx_v6_gbt_tx_gearbox_std_dpram.vhd" into library work
Parsing entity <gbt_tx_gearbox_std_dpram>.
Parsing architecture <structural> of entity <gbt_tx_gearbox_std_dpram>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\gbt_rx\xlx_v6_gbt_rx_gearbox_std_dpram.vhd" into library work
Parsing entity <gbt_rx_gearbox_std_dpram>.
Parsing architecture <structural> of entity <gbt_rx_gearbox_std_dpram>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_std_rdwrctrl.vhd" into library work
Parsing entity <gbt_tx_gearbox_std_rdwrctrl>.
Parsing architecture <behabioral> of entity <gbt_tx_gearbox_std_rdwrctrl>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_polydiv.vhd" into library work
Parsing entity <gbt_tx_encoder_gbtframe_polydiv>.
Parsing architecture <behavioral> of entity <gbt_tx_encoder_gbtframe_polydiv>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_std_rdctrl.vhd" into library work
Parsing entity <gbt_rx_gearbox_std_rdctrl>.
Parsing architecture <behavioral> of entity <gbt_rx_gearbox_std_rdctrl>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_syndrom.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_syndrom>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_syndrom>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rs2errcor.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_rs2errcor>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_rs2errcor>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_lmbddet.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_lmbddet>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_lmbddet>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_errlcpoly.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_errlcpoly>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_errlcpoly>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_chnsrch.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_chnsrch>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_chnsrch>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_std.vhd" into library work
Parsing entity <xlx_v6_gtx_std>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_std>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt_tx_sync.vhd" into library work
Parsing entity <xlx_v6_gtx_latopt_tx_sync>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_latopt_tx_sync>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt_rx_sync.vhd" into library work
Parsing entity <xlx_v6_gtx_latopt_rx_sync>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_latopt_rx_sync>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt.vhd" into library work
Parsing entity <xlx_v6_gtx_latopt>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_latopt>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\mgt\mgt_latopt_bitslipctrl.vhd" into library work
Parsing entity <mgt_latopt_bitslipctrl>.
Parsing architecture <structural> of entity <mgt_latopt_bitslipctrl>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler_21bit.vhd" into library work
Parsing entity <gbt_tx_scrambler_21bit>.
Parsing architecture <behavioral> of entity <gbt_tx_scrambler_21bit>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler_16bit.vhd" into library work
Parsing entity <gbt_tx_scrambler_16bit>.
Parsing architecture <behavioral> of entity <gbt_tx_scrambler_16bit>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_std.vhd" into library work
Parsing entity <gbt_tx_gearbox_std>.
Parsing architecture <structural> of entity <gbt_tx_gearbox_std>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_latopt.vhd" into library work
Parsing entity <gbt_tx_gearbox_latopt>.
Parsing architecture <behavioral> of entity <gbt_tx_gearbox_latopt>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd" into library work
Parsing entity <gbt_tx_encoder_gbtframe_rsencode>.
Parsing architecture <structural> of entity <gbt_tx_encoder_gbtframe_rsencode>.
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd" Line 95: Actual for formal port divider_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_intlver.vhd" into library work
Parsing entity <gbt_tx_encoder_gbtframe_intlver>.
Parsing architecture <behavioral> of entity <gbt_tx_encoder_gbtframe_intlver>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_std.vhd" into library work
Parsing entity <gbt_rx_gearbox_std>.
Parsing architecture <structural> of entity <gbt_rx_gearbox_std>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_latopt.vhd" into library work
Parsing entity <gbt_rx_gearbox_latopt>.
Parsing architecture <behavioral> of entity <gbt_rx_gearbox_latopt>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_wraddr.vhd" into library work
Parsing entity <gbt_rx_framealigner_wraddr>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_wraddr>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_rightshift.vhd" into library work
Parsing entity <gbt_rx_framealigner_rightshift>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_rightshift>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_pattsearch.vhd" into library work
Parsing entity <gbt_rx_framealigner_pattsearch>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_pattsearch>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_bscounter.vhd" into library work
Parsing entity <gbt_rx_framealigner_bscounter>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_bscounter>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler_21bit.vhd" into library work
Parsing entity <gbt_rx_descrambler_21bit>.
Parsing architecture <behavioral> of entity <gbt_rx_descrambler_21bit>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler_16bit.vhd" into library work
Parsing entity <gbt_rx_descrambler_16bit>.
Parsing architecture <behavioral> of entity <gbt_rx_descrambler_16bit>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rsdec.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_rsdec>.
Parsing architecture <structural> of entity <gbt_rx_decoder_gbtframe_rsdec>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_deintlver.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_deintlver>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_deintlver>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd" into library work
Parsing entity <mgt_std>.
Parsing architecture <structural> of entity <mgt_std>.
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd" Line 192: Actual for formal port mgtrefclkrx_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd" Line 219: Actual for formal port mgtrefclktx_in is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" into library work
Parsing entity <mgt_latopt>.
Parsing architecture <structural> of entity <mgt_latopt>.
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" Line 343: Actual for formal port gtxrxreset_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" Line 344: Actual for formal port mgtrefclkrx_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" Line 378: Actual for formal port mgtrefclktx_in is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler.vhd" into library work
Parsing entity <gbt_tx_scrambler>.
Parsing architecture <structural> of entity <gbt_tx_scrambler>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_phasemon.vhd" into library work
Parsing entity <gbt_tx_gearbox_phasemon>.
Parsing architecture <Behavioral> of entity <gbt_tx_gearbox_phasemon>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox.vhd" into library work
Parsing entity <gbt_tx_gearbox>.
Parsing architecture <structural> of entity <gbt_tx_gearbox>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder.vhd" into library work
Parsing entity <gbt_tx_encoder>.
Parsing architecture <structural> of entity <gbt_tx_encoder>.
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder.vhd" Line 151: Actual for formal port tx_common_frame_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_status.vhd" into library work
Parsing entity <gbt_rx_status>.
Parsing architecture <behavioral> of entity <gbt_rx_status>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox.vhd" into library work
Parsing entity <gbt_rx_gearbox>.
Parsing architecture <structural> of entity <gbt_rx_gearbox>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner.vhd" into library work
Parsing entity <gbt_rx_framealigner>.
Parsing architecture <structural> of entity <gbt_rx_framealigner>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler.vhd" into library work
Parsing entity <gbt_rx_descrambler>.
Parsing architecture <structural> of entity <gbt_rx_descrambler>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd" into library work
Parsing entity <gbt_rx_decoder>.
Parsing architecture <structural> of entity <gbt_rx_decoder>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\mgt\multi_gigabit_transceivers.vhd" into library work
Parsing entity <multi_gigabit_transceivers>.
Parsing architecture <structural> of entity <multi_gigabit_transceivers>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx.vhd" into library work
Parsing entity <gbt_tx>.
Parsing architecture <structural> of entity <gbt_tx>.
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx.vhd" Line 256: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx.vhd" into library work
Parsing entity <gbt_rx>.
Parsing architecture <structural> of entity <gbt_rx>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_mmcm\xlx_v6_tx_mmcm.vhd" into library work
Parsing entity <xlx_v6_tx_mmcm>.
Parsing architecture <xilinx> of entity <xlx_v6_tx_mmcm>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\xlx_v6_phalgnr_std_mmcm.vhd" into library work
Parsing entity <phaligner_std_pll>.
Parsing architecture <Behavioral> of entity <phaligner_std_pll>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\phaligner_mmcm_controller.vhd" into library work
Parsing entity <phaligner_mmcm_controller>.
Parsing architecture <Behavioral> of entity <phaligner_mmcm_controller>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\rxframeclk_phalgnr\phaligner_phase_computing.vhd" into library work
Parsing entity <phaligner_phase_computing>.
Parsing architecture <Behavioral> of entity <phaligner_phase_computing>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\rxframeclk_phalgnr\phaligner_phase_comparator.vhd" into library work
Parsing entity <phaligner_phase_comparator>.
Parsing architecture <Behavioral> of entity <phaligner_phase_comparator>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank.vhd" into library work
Parsing entity <gbt_bank>.
Parsing architecture <structural> of entity <gbt_bank>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_std_pll.vhd" into library work
Parsing entity <tx_std_pll>.
Parsing architecture <Behavioral> of entity <tx_std_pll>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\rxframeclk_phalgnr\gbt_rx_frameclk_phalgnr.vhd" into library work
Parsing entity <gbt_rx_frameclk_phalgnr>.
Parsing architecture <Behavioral> of entity <gbt_rx_frameclk_phalgnr>.
WARNING:HDLCompiler:946 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\rxframeclk_phalgnr\gbt_rx_frameclk_phalgnr.vhd" Line 126: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_pattern_matchflag.vhd" into library work
Parsing entity <gbt_pattern_matchflag>.
Parsing architecture <structural> of entity <gbt_pattern_matchflag>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_pattern_generator.vhd" into library work
Parsing entity <gbt_pattern_generator>.
Parsing architecture <behavioral> of entity <gbt_pattern_generator>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_pattern_checker.vhd" into library work
Parsing entity <gbt_pattern_checker>.
Parsing architecture <behavioral> of entity <gbt_pattern_checker>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_bank_reset.vhd" into library work
Parsing entity <gbt_bank_reset>.
Parsing architecture <behavioral> of entity <gbt_bank_reset>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_fmc_package_emu.vhd" into library work
Parsing package <glib_fmc_package_emu>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\cdce62005\cdce_synchronizer.vhd" into library work
Parsing entity <cdce_synchronizer>.
Parsing architecture <structural> of entity <cdce_synchronizer>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_reset.vhd" into library work
Parsing entity <xlx_v6_reset>.
Parsing architecture <behavioral> of entity <xlx_v6_reset>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" into library work
Parsing entity <xlx_v6_gbt_example_design>.
Parsing architecture <structural> of entity <xlx_v6_gbt_example_design>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd" into library work
Parsing entity <gbt_tx_frameclk_phalgnr>.
Parsing architecture <Behavioral> of entity <gbt_tx_frameclk_phalgnr>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\chipscope_vio\xlx_v6_chipscope_vio.vhd" into library work
Parsing entity <xlx_v6_chipscope_vio>.
Parsing architecture <xlx_v6_chipscope_vio_a> of entity <xlx_v6_chipscope_vio>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\chipscope_ila\xlx_v6_chipscope_ila.vhd" into library work
Parsing entity <xlx_v6_chipscope_ila>.
Parsing architecture <xlx_v6_chipscope_ila_a> of entity <xlx_v6_chipscope_ila>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\chipscope_icon\xlx_v6_chipscope_icon.vhd" into library work
Parsing entity <xlx_v6_chipscope_icon>.
Parsing architecture <xlx_v6_chipscope_icon_a> of entity <xlx_v6_chipscope_icon>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_user_logic_emu.vhd" into library work
Parsing entity <glib_user_logic_emu>.
Parsing architecture <structural> of entity <glib_user_logic_emu>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd" into library work
Parsing entity <glib_system_core_emu>.
Parsing architecture <structural> of entity <glib_system_core_emu>.
Parsing VHDL file "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" into library work
Parsing entity <glib_gbt_example_design>.
Parsing architecture <structural> of entity <glib_gbt_example_design>.
WARNING:HDLCompiler:701 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 244: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 245: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 246: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 247: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 248: Partially associated formal fmc1_io_pin cannot have actual OPEN

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <glib_gbt_example_design> (architecture <structural>) from library <work>.

Elaborating entity <glib_system_core_emu> (architecture <structural>) from library <work>.

Elaborating entity <xlx_v6_reset> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <cdce_synchronizer> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\cdce62005\cdce_synchronizer.vhd" Line 175. Case statement is complete. others clause is never selected

Elaborating entity <glib_user_logic_emu> (architecture <structural>) from library <work>.

Elaborating entity <gbt_tx_frameclk_phalgnr> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd" Line 63: Using initial value '0' for reset_phaseshift_fsm since it is never assigned

Elaborating entity <phaligner_mmcm_controller> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <tx_std_pll> (architecture <Behavioral>) from library <work>.

Elaborating entity <xlx_v6_tx_mmcm> (architecture <xilinx>) from library <work>.

Elaborating entity <xlx_v6_gbt_example_design> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_pattern_generator> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_bank_reset> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gbt_rx_frameclk_phalgnr> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <gbt_bank> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_scrambler> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_scrambler_21bit> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_tx_encoder> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_encoder_gbtframe_rsencode> (architecture <structural>) from library <work>.

Elaborating entity <gbt_tx_encoder_gbtframe_polydiv> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_tx_encoder_gbtframe_intlver> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_tx_gearbox> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_gearbox_std> (architecture <structural>) from library <work>.

Elaborating entity <gbt_tx_gearbox_std_rdwrctrl> (architecture <behabioral>) from library <work>.

Elaborating entity <gbt_tx_gearbox_std_dpram> (architecture <structural>) from library <work>.

Elaborating entity <xlx_v6_tx_dpram> (architecture <xlx_v6_tx_dpram_a>) from library <work>.

Elaborating entity <gbt_tx_gearbox_phasemon> (architecture <Behavioral>) from library <work>.

Elaborating entity <multi_gigabit_transceivers> (architecture <structural>) with generics from library <work>.

Elaborating entity <mgt_std> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlx_v6_gtx_std> (architecture <RTL>) with generics from library <work>.

Elaborating entity <xlx_v6_gtx_std_double_reset> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_framealigner> (architecture <structural>) from library <work>.

Elaborating entity <gbt_rx_framealigner_wraddr> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_framealigner_pattsearch> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_pattsearch.vhd" Line 284. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_framealigner_bscounter> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_framealigner_rightshift> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_gearbox> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_gearbox_std> (architecture <structural>) from library <work>.

Elaborating entity <gbt_rx_gearbox_std_rdctrl> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_gearbox_std_dpram> (architecture <structural>) from library <work>.

Elaborating entity <xlx_v6_rx_dpram> (architecture <xlx_v6_rx_dpram_a>) from library <work>.

Elaborating entity <gbt_rx_decoder> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_deintlver> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_rsdec> (architecture <structural>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_syndrom> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_lmbddet> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_errlcpoly> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_decoder_gbtframe_chnsrch> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_elpeval> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_decoder_gbtframe_rs2errcor> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 422. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 422. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_descrambler> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_descrambler_21bit> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_status> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gbt_pattern_checker> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_pattern_matchflag> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:634 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" Line 239: Net <to_gbtBank_1_clks_tx_frameClk[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" Line 245: Net <to_gbtBank_1_mgt_mgtCommon_dummy_i> does not have a driver.

Elaborating entity <xlx_v6_chipscope_icon> (architecture <xlx_v6_chipscope_icon_a>) from library <work>.

Elaborating entity <xlx_v6_chipscope_vio> (architecture <xlx_v6_chipscope_vio_a>) from library <work>.

Elaborating entity <xlx_v6_chipscope_ila> (architecture <xlx_v6_chipscope_ila_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glib_gbt_example_design>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal FMC1_LA_P<4:33> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <glib_gbt_example_design> synthesized.

Synthesizing Unit <glib_system_core_emu>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd".
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_CLK_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_CMD_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_BUSY_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_LOCK_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_DONE_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <glib_system_core_emu> synthesized.

Synthesizing Unit <xlx_v6_reset>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_reset.vhd".
        CLK_FREQ = 125000000
    Found 1-bit register for signal <RESET_O>.
    Found 1-bit register for signal <dlyRstCtrl.timer<26>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<25>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<24>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<23>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<22>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<21>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<20>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<19>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<18>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<17>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<16>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<15>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<14>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<13>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<12>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<11>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<10>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<9>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<8>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<7>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<6>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<5>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<4>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<3>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<2>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<1>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<0>>.
    Found 27-bit subtractor for signal <GND_7_o_GND_7_o_sub_2_OUT<26:0>> created at line 124.
    Found 27-bit comparator greater for signal <GND_7_o_dlyRstCtrl.timer[26]_LessThan_1_o> created at line 123
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <xlx_v6_reset> synthesized.

Synthesizing Unit <cdce_synchronizer>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\cdce62005\cdce_synchronizer.vhd".
        PWRDOWN_DELAY = 1000
        SYNC_DELAY = 1000000
    Found 2-bit register for signal <cdce_control.state>.
    Found 20-bit register for signal <cdce_control.timer>.
    Found 1-bit register for signal <SYNC_DONE_O>.
    Found 1-bit register for signal <SYNC_BUSY_O>.
    Found 1-bit register for signal <SYNC_LOCK_O>.
    Found 1-bit register for signal <PWRDOWN_O>.
    Found 1-bit register for signal <fsm_sync>.
    Found finite state machine <FSM_0> for signal <cdce_control.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_from_bufg_mux (rising_edge)                |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_9_o_GND_9_o_sub_6_OUT<19:0>> created at line 160.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cdce_synchronizer> synthesized.

Synthesizing Unit <glib_user_logic_emu>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_user_logic_emu.vhd".
WARNING:Xst:647 - Input <SFP_RX_P<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_RX_N<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_MOD_ABS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_RXLOS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_TXFAULT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_user_logic_emu.vhd" line 347: Output port <TX_GEARBOX_ALIGNED> of the instance <gbtExmplDsgn> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\glib_firmware_emulation\glib_user_logic_emu.vhd" line 347: Output port <TX_GEARBOX_ALIGNEMENT_COMPUTED_O> of the instance <gbtExmplDsgn> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_la_p<4:33>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_la_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_ha_p> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_ha_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_hb_p> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_hb_n> is never assigned. Tied to value Z.
    Found 1-bit register for signal <userCdceLocked_r>.
    Found 30-bit tristate buffer for signal <FMC1_IO_PIN_la_p<4:33>> created at line 152
    Found 34-bit tristate buffer for signal <FMC1_IO_PIN_la_n> created at line 152
    Found 24-bit tristate buffer for signal <FMC1_IO_PIN_ha_p> created at line 152
    Found 24-bit tristate buffer for signal <FMC1_IO_PIN_ha_n> created at line 152
    Found 22-bit tristate buffer for signal <FMC1_IO_PIN_hb_p> created at line 152
    Found 22-bit tristate buffer for signal <FMC1_IO_PIN_hb_n> created at line 152
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <glib_user_logic_emu> synthesized.

Synthesizing Unit <gbt_tx_frameclk_phalgnr>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd".
        SHIFT_CNTER = 10
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd" line 79: Output port <SHIFT_DONE> of the instance <mmc_ctrl_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gbt_tx_frameclk_phalgnr> synthesized.

Synthesizing Unit <phaligner_mmcm_controller>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\phaligner_mmcm_controller.vhd".
        SHIFT_CNTER = 10
    Found 32-bit register for signal <phaseShiftCnter>.
    Found 1-bit register for signal <SHIFT_DONE>.
    Found 1-bit register for signal <phaseshift_r1>.
    Found 1-bit register for signal <phaseshift_r0>.
    Found 1-bit register for signal <PHASE_SHIFT_TO_MMCM>.
    Found 2-bit register for signal <phaseShift_FSM>.
    Found finite state machine <FSM_1> for signal <phaseShift_FSM>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | RX_WORDCLK_I (rising_edge)                     |
    | Power Up State     | s0_waitforphaseshift                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <phaseShiftCnter[31]_GND_20_o_add_1_OUT> created at line 96.
    Found 32-bit comparator greater for signal <n0004> created at line 102
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phaligner_mmcm_controller> synthesized.

Synthesizing Unit <tx_std_pll>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_std_pll.vhd".
    Summary:
	no macro.
Unit <tx_std_pll> synthesized.

Synthesizing Unit <xlx_v6_tx_mmcm>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\tx_mmcm\xlx_v6_tx_mmcm.vhd".
    Summary:
	no macro.
Unit <xlx_v6_tx_mmcm> synthesized.

Synthesizing Unit <xlx_v6_gbt_example_design>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd".
        GBTBANK_RESET_CLK_FREQ = 40000000
WARNING:Xst:647 - Input <FABRIC_CLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 331: Output port <BUSY_O> of the instance <gbtBankRst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 331: Output port <DONE_O> of the instance <gbtBankRst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 433: Output port <DONE_O> of the instance <rxFrmClkPhAlgnr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtCommon_dummy_o> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[1]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_tx_p> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_tx_n> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_ready> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_rxWordClkReady> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[2]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_tx_p> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_tx_n> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_ready> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_rxWordClkReady> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[3]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_tx_p> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_tx_n> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_ready> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_rxWordClkReady> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <MGT_O_mgtLink[4]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 470: Output port <GBT_RX_O[1]_header_lockedFlag> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 613: Output port <RXDATA_ERROR_CNT> of the instance <pattCheck> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_gbt_example_design.vhd" line 613: Output port <RXDATA_WORD_CNT> of the instance <pattCheck> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <to_gbtBank_1_clks_tx_frameClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_clks_rx_frameClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_loopBack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_nbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_diff> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_pstEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_preEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_eqMix> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_txEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_rxEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_loopBack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_nbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_diff> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_pstEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_preEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_eqMix> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_txEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_rxEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_loopBack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_nbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_diff> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_pstEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_preEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_eqMix> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_txEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_rxEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtCommon_dummy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_tx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_tx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_run> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_oddRstEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_txPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_rxPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dWe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_forcErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_errCntRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_tx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_tx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_run> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_oddRstEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_txPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_rxPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dWe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_forcErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_errCntRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_tx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_tx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_run> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_oddRstEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_txPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_rxPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dWe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_forcErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_errCntRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xlx_v6_gbt_example_design> synthesized.

Synthesizing Unit <gbt_pattern_generator>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_pattern_generator.vhd".
    Found 20-bit register for signal <main.commonWordCounter>.
    Found 84-bit register for signal <TX_DATA_O>.
    Found 2-bit register for signal <main.scEcWordCounter>.
    Found 2-bit adder for signal <main.scEcWordCounter[1]_GND_57_o_add_1_OUT> created at line 1241.
    Found 20-bit adder for signal <main.commonWordCounter[19]_GND_57_o_add_4_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <TX_EXTRA_DATA_WIDEBUS_O<31:0>> (without init value) have a constant value of 0 in block <gbt_pattern_generator>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <gbt_pattern_generator> synthesized.

Synthesizing Unit <gbt_bank_reset>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_bank_reset.vhd".
        RX_INIT_FIRST = false
        INITIAL_DELAY = 40000000
        TIME_N = 40000000
        GAP_DELAY = 40000000
    Found 1-bit register for signal <BUSY_O>.
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <gbtResetTx_from_txRstFsm>.
    Found 1-bit register for signal <mgtResetTx_from_txRstFsm>.
    Found 1-bit register for signal <gbtResetRx_from_rxRstFsm>.
    Found 1-bit register for signal <mgtResetRx_from_rxRstFsm>.
    Found 1-bit register for signal <manual_reset_tx_r2>.
    Found 1-bit register for signal <manual_reset_tx_r>.
    Found 1-bit register for signal <manual_reset_rx_r2>.
    Found 1-bit register for signal <manual_reset_rx_r>.
    Found 1-bit register for signal <gbtResetTx_from_generalRstFsm>.
    Found 1-bit register for signal <mgtResetRx_from_generalRstFsm>.
    Found 1-bit register for signal <gbtResetRx_from_generalRstFsm>.
    Found 1-bit register for signal <mgtResetTx_from_generalRstFsm>.
    Found 27-bit register for signal <generalRstCtrlFsm.general_timer>.
    Found 2-bit register for signal <generalRstCtrlFsm.tx_state>.
    Found 2-bit register for signal <generalRstCtrlFsm.rx_state>.
    Found 26-bit register for signal <generalRstCtrlFsm.tx_timer>.
    Found 26-bit register for signal <generalRstCtrlFsm.rx_timer>.
    Found 3-bit register for signal <generalRstCtrlFsm.general_state>.
    Found finite state machine <FSM_2> for signal <generalRstCtrlFsm.tx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | GENERAL_RESET_I (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <generalRstCtrlFsm.rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | GENERAL_RESET_I (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <generalRstCtrlFsm.general_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | GENERAL_RESET_I (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <generalRstCtrlFsm.general_timer[26]_GND_100_o_add_13_OUT> created at line 300.
    Found 26-bit adder for signal <generalRstCtrlFsm.tx_timer[25]_GND_100_o_add_31_OUT> created at line 341.
    Found 26-bit adder for signal <generalRstCtrlFsm.rx_timer[25]_GND_100_o_add_45_OUT> created at line 376.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <gbt_bank_reset> synthesized.

Synthesizing Unit <gbt_rx_frameclk_phalgnr>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\rxframeclk_phalgnr\gbt_rx_frameclk_phalgnr.vhd".
        RX_OPTIMIZATION = 0
        TX_OPTIMIZATION = 0
        WORDCLK_FREQ = 240
        SHIFT_CNTER = 224
        REF_MATCHING = (56,56)
WARNING:Xst:647 - Input <RX_WORDCLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SYNC_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gbt_rx_frameclk_phalgnr> synthesized.

Synthesizing Unit <gbt_bank>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_bank.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <CLKS_I_tx_frameClk<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKS_I_rx_frameClk<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gbt_bank> synthesized.

Synthesizing Unit <gbt_tx>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_tx> synthesized.

Synthesizing Unit <gbt_tx_scrambler>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <TX_EXTRA_DATA_WIDEBUS_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <TX_HEADER_O>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <gbt_tx_scrambler> synthesized.

Synthesizing Unit <gbt_tx_scrambler_21bit>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler_21bit.vhd".
    Found 1-bit register for signal <feedbackRegister<20>>.
    Found 1-bit register for signal <feedbackRegister<19>>.
    Found 1-bit register for signal <feedbackRegister<18>>.
    Found 1-bit register for signal <feedbackRegister<17>>.
    Found 1-bit register for signal <feedbackRegister<16>>.
    Found 1-bit register for signal <feedbackRegister<15>>.
    Found 1-bit register for signal <feedbackRegister<14>>.
    Found 1-bit register for signal <feedbackRegister<13>>.
    Found 1-bit register for signal <feedbackRegister<12>>.
    Found 1-bit register for signal <feedbackRegister<11>>.
    Found 1-bit register for signal <feedbackRegister<10>>.
    Found 1-bit register for signal <feedbackRegister<9>>.
    Found 1-bit register for signal <feedbackRegister<8>>.
    Found 1-bit register for signal <feedbackRegister<7>>.
    Found 1-bit register for signal <feedbackRegister<6>>.
    Found 1-bit register for signal <feedbackRegister<5>>.
    Found 1-bit register for signal <feedbackRegister<4>>.
    Found 1-bit register for signal <feedbackRegister<3>>.
    Found 1-bit register for signal <feedbackRegister<2>>.
    Found 1-bit register for signal <feedbackRegister<1>>.
    Found 1-bit register for signal <feedbackRegister<0>>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <gbt_tx_scrambler_21bit> synthesized.

Synthesizing Unit <gbt_tx_encoder>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <TX_EXTRA_FRAME_WIDEBUS_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_RESET_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_FRAMECLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gbt_tx_encoder> synthesized.

Synthesizing Unit <gbt_tx_encoder_gbtframe_rsencode>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd".
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd" line 93: Output port <QUOTIENT_O> of the instance <polyDivider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gbt_tx_encoder_gbtframe_rsencode> synthesized.

Synthesizing Unit <gbt_tx_encoder_gbtframe_polydiv>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_polydiv.vhd".
WARNING:Xst:647 - Input <DIVISOR_I<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <gbt_tx_encoder_gbtframe_polydiv> synthesized.

Synthesizing Unit <gbt_tx_encoder_gbtframe_intlver>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_intlver.vhd".
    Summary:
	no macro.
Unit <gbt_tx_encoder_gbtframe_intlver> synthesized.

Synthesizing Unit <gbt_tx_gearbox>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <TX_MGT_READY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TX_GEARBOX_READY_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_PHALIGNED_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_PHCOMPUTED_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <gbt_tx_gearbox> synthesized.

Synthesizing Unit <gbt_tx_gearbox_std>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_std.vhd".
    Summary:
	no macro.
Unit <gbt_tx_gearbox_std> synthesized.

Synthesizing Unit <gbt_tx_gearbox_std_rdwrctrl>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_std_rdwrctrl.vhd".
    Found 6-bit register for signal <readAddress>.
    Found 3-bit register for signal <writeAddress>.
    Found 3-bit adder for signal <writeAddress[2]_GND_186_o_add_2_OUT> created at line 127.
    Found 6-bit adder for signal <readAddress[5]_GND_186_o_add_6_OUT> created at line 159.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <gbt_tx_gearbox_std_rdwrctrl> synthesized.

Synthesizing Unit <gbt_tx_gearbox_std_dpram>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\gbt_tx\xlx_v6_gbt_tx_gearbox_std_dpram.vhd".
    Summary:
	no macro.
Unit <gbt_tx_gearbox_std_dpram> synthesized.

Synthesizing Unit <gbt_tx_gearbox_phasemon>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_phasemon.vhd".
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <GOOD_O>.
    Found 32-bit register for signal <matching_founded>.
    Found 32-bit adder for signal <matching_founded[31]_GND_190_o_add_0_OUT> created at line 39.
    Found 32-bit comparator greater for signal <n0002> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <gbt_tx_gearbox_phasemon> synthesized.

Synthesizing Unit <multi_gigabit_transceivers>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\mgt\multi_gigabit_transceivers.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <GBTRX_HEADER_LOCKED_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GBTRX_BITSLIP_NBR_I<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PHASE_ALIGNED_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PHASE_COMPUTING_DONE_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <multi_gigabit_transceivers> synthesized.

Synthesizing Unit <mgt_std>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_loopBack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_diff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_pstEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_preEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_eqMix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_txEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_rxEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_loopBack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_diff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_pstEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_preEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_eqMix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_txEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_rxEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_loopBack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_diff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_pstEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_preEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_eqMix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_txEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_rxEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtCommon_dummy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[1]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_txPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_rxPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_forcErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_errCntRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_txPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_rxPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_forcErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_errCntRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_txPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_rxPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_forcErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_errCntRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <MGT_CLKS_O_tx_wordClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_CLKS_O_rx_wordClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[1]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_drp_dRpDo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_drp_dRpDo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_drp_dRpDo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtCommon_dummy_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rxWordClkReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_drp_dRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_prbs_rxErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rxWordClkReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_drp_dRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_prbs_rxErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rxWordClkReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_drp_dRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_prbs_rxErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mgt_std> synthesized.

Synthesizing Unit <xlx_v6_gtx_std>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_std.vhd".
        GTX_TX_CLK_SOURCE = "TXPLL"
        GTX_POWER_SAVE = "0000110000"
        GBT_BANK_ID = 1
    Summary:
	no macro.
Unit <xlx_v6_gtx_std> synthesized.

Synthesizing Unit <xlx_v6_gtx_std_double_reset>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_std_double_reset.vhd".
    Found 1-bit register for signal <GTXTEST_BIT1_O>.
    Found 1-bit register for signal <GTXTEST_DONE_O>.
    Found 3-bit register for signal <main.state>.
    Found 11-bit register for signal <main.timer>.
    Found finite state machine <FSM_5> for signal <main.state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | PLLLKDET_I (negative)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <main.timer[10]_GND_195_o_add_17_OUT> created at line 144.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xlx_v6_gtx_std_double_reset> synthesized.

Synthesizing Unit <gbt_rx>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_rx> synthesized.

Synthesizing Unit <gbt_rx_framealigner>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner.vhd".
    Summary:
	no macro.
Unit <gbt_rx_framealigner> synthesized.

Synthesizing Unit <gbt_rx_framealigner_wraddr>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_wraddr.vhd".
    Found 6-bit register for signal <psWriteAddress>.
    Found 6-bit register for signal <gbWriteAddress>.
    Found 6-bit adder for signal <psWriteAddress[5]_GND_208_o_add_2_OUT> created at line 153.
    Found 6-bit adder for signal <gbWriteAddress[5]_GND_208_o_add_5_OUT> created at line 174.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <gbt_rx_framealigner_wraddr> synthesized.

Synthesizing Unit <gbt_rx_framealigner_pattsearch>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_pattsearch.vhd".
WARNING:Xst:647 - Input <RX_WRITE_ADDRESS_I<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <falseHeader>.
    Found 5-bit register for signal <consecCorrectHeaders>.
    Found 1-bit register for signal <headerLocked>.
    Found 1-bit register for signal <RX_HEADER_FLAG_O>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <RX_BITSLIP_CMD_O_pre>.
    Found 1-bit register for signal <RX_BITSLIP_CMD_O_now>.
    Found 1-bit register for signal <RX_GB_WRITE_ADDRESS_RST_O_pre>.
    Found 1-bit register for signal <RX_GB_WRITE_ADDRESS_RST_O_now>.
    Found 7-bit register for signal <checkedHeader>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | RX_WORDCLK_I (rising_edge)                     |
    | Reset              | RX_RESET_I_RIGHTSHIFTER_READY_I_OR_106_o (positive)       |
    | Reset type         | asynchronous                                   |
    | Reset State        | unlocked                                       |
    | Power Up State     | unlocked                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <consecCorrectHeaders[4]_GND_210_o_add_7_OUT> created at line 226.
    Found 7-bit adder for signal <checkedHeader[6]_GND_210_o_add_16_OUT> created at line 254.
    Found 3-bit adder for signal <falseHeader[2]_GND_210_o_add_20_OUT> created at line 258.
    Found 5-bit comparator greater for signal <consecCorrectHeaders[4]_PWR_201_o_LessThan_7_o> created at line 225
    Found 7-bit comparator greater for signal <checkedHeader[6]_PWR_201_o_LessThan_16_o> created at line 253
    Found 3-bit comparator greater for signal <falseHeader[2]_PWR_201_o_LessThan_20_o> created at line 257
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gbt_rx_framealigner_pattsearch> synthesized.

Synthesizing Unit <gbt_rx_framealigner_bscounter>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_bscounter.vhd".
    Register <main.count> equivalent to <RX_BITSLIP_NBR_O> has been removed
    Found 1-bit register for signal <RX_BITSLIP_OVERFLOW_CMD_O>.
    Found 5-bit register for signal <RX_BITSLIP_NBR_O>.
    Found 5-bit adder for signal <main.count[4]_GND_211_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <gbt_rx_framealigner_bscounter> synthesized.

Synthesizing Unit <gbt_rx_framealigner_rightshift>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_rightshift.vhd".
    Found 1-bit register for signal <READY_O>.
    Found 1-bit register for signal <rxMgtRdy_r>.
    Found 20-bit register for signal <previousWord>.
    Found 20-bit register for signal <SHIFTED_RX_WORD_O>.
    Found 20-bit 22-to-1 multiplexer for signal <RX_BITSLIP_COUNT_I[4]_RX_WORD_I[18]_wide_mux_0_OUT> created at line 139.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gbt_rx_framealigner_rightshift> synthesized.

Synthesizing Unit <gbt_rx_gearbox>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_rx_gearbox> synthesized.

Synthesizing Unit <gbt_rx_gearbox_std>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_std.vhd".
    Found 1-bit register for signal <READY_O>.
    Found 120-bit register for signal <RX_FRAME_O>.
    Summary:
	inferred 121 D-type flip-flop(s).
Unit <gbt_rx_gearbox_std> synthesized.

Synthesizing Unit <gbt_rx_gearbox_std_rdctrl>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_std_rdctrl.vhd".
    Found 3-bit register for signal <ready_r>.
    Found 1-bit register for signal <READY_O>.
    Found 3-bit register for signal <readAddr.readAddress>.
    Found 3-bit register for signal <READ_ADDRESS_O>.
    Found 3-bit register for signal <readAddr.counter>.
    Found 3-bit adder for signal <readAddr.readAddress[2]_GND_215_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <readAddr.counter[2]_GND_215_o_add_4_OUT> created at line 138.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gbt_rx_gearbox_std_rdctrl> synthesized.

Synthesizing Unit <gbt_rx_gearbox_std_dpram>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\xilinx_v6\gbt_rx\xlx_v6_gbt_rx_gearbox_std_dpram.vhd".
    Summary:
	no macro.
Unit <gbt_rx_gearbox_std_dpram> synthesized.

Synthesizing Unit <gbt_rx_decoder>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <RX_RESET_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_FRAMECLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd" line 174: Output port <ERROR_DETECT_O> of the instance <gbtFrame_gen.reedSolomonDecoder60to119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd" line 181: Output port <ERROR_DETECT_O> of the instance <gbtFrame_gen.reedSolomonDecoder0to50> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gbt_rx_decoder> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_deintlver>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_deintlver.vhd".
    Summary:
	no macro.
Unit <gbt_rx_decoder_gbtframe_deintlver> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_rsdec>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rsdec.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <gbt_rx_decoder_gbtframe_rsdec> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_syndrom>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_syndrom.vhd".
    Summary:
Unit <gbt_rx_decoder_gbtframe_syndrom> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_lmbddet>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_lmbddet.vhd".
    Summary:
Unit <gbt_rx_decoder_gbtframe_lmbddet> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_errlcpoly>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_errlcpoly.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <gbt_rx_decoder_gbtframe_errlcpoly> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_chnsrch>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_chnsrch.vhd".
    Found 16x4-bit Read Only RAM for signal <XX0_O>
    Found 16x4-bit Read Only RAM for signal <XX1_O>
    Summary:
	inferred   2 RAM(s).
	inferred  68 Multiplexer(s).
Unit <gbt_rx_decoder_gbtframe_chnsrch> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_elpeval>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_elpeval.vhd".
    Summary:
Unit <gbt_rx_decoder_gbtframe_elpeval> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_rs2errcor>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rs2errcor.vhd".
    Found 15-bit shifter logical left for signal <n0454> created at line 440
    Found 15-bit shifter logical left for signal <n0453> created at line 440
    Found 15-bit shifter logical left for signal <n0452> created at line 440
    Found 15-bit shifter logical left for signal <n0451> created at line 440
    Found 15-bit shifter logical left for signal <n0458> created at line 440
    Found 15-bit shifter logical left for signal <n0457> created at line 440
    Found 15-bit shifter logical left for signal <n0456> created at line 440
    Found 15-bit shifter logical left for signal <n0455> created at line 440
    Found 15-bit shifter logical left for signal <n0462> created at line 440
    Found 15-bit shifter logical left for signal <n0461> created at line 440
    Found 15-bit shifter logical left for signal <n0460> created at line 440
    Found 15-bit shifter logical left for signal <n0459> created at line 440
    Summary:
	inferred   1 Multiplexer(s).
	inferred  12 Combinational logic shifter(s).
Unit <gbt_rx_decoder_gbtframe_rs2errcor> synthesized.

Synthesizing Unit <gbt_rx_descrambler>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <RX_EXTRA_FRAME_WIDEBUS_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <READY_O>.
    Found 1-bit register for signal <RX_ISDATA_FLAG_O>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <gbt_rx_descrambler> synthesized.

Synthesizing Unit <gbt_rx_descrambler_21bit>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler_21bit.vhd".
    Found 21-bit register for signal <feedbackRegister>.
    Found 21-bit register for signal <RX_DATA_O>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <gbt_rx_descrambler_21bit> synthesized.

Synthesizing Unit <gbt_rx_status>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_status.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <RX_WORDCLK_READY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RX_READY_O>.
    Found 1-bit register for signal <rxDescramblerReady_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <gbt_rx_status> synthesized.

Synthesizing Unit <gbt_pattern_checker>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_pattern_checker.vhd".
    Found 1-bit register for signal <GBTRXREADY_LOST_FLAG_O>.
    Found 1-bit register for signal <RXDATA_ERRORSEEN_FLAG_O>.
    Found 1-bit register for signal <RXEXTRADATA_WIDEBUS_ERRORSEEN_FLAG_O>.
    Found 8-bit register for signal <main.timer>.
    Found 2-bit register for signal <main.previousScEc>.
    Found 2-bit register for signal <main.state>.
    Found 20-bit register for signal <main.previousWord>.
    Found 64-bit register for signal <RXDATA_WORD_CNT_s>.
    Found 64-bit register for signal <RXDATA_ERROR_CNT_s>.
    Found finite state machine <FSM_7> for signal <main.state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | RX_FRAMECLK_I (rising_edge)                    |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <main.timer[7]_GND_261_o_add_4_OUT> created at line 182.
    Found 64-bit adder for signal <RXDATA_WORD_CNT_s[63]_GND_261_o_add_7_OUT> created at line 1241.
    Found 2-bit adder for signal <main.previousScEc[1]_GND_261_o_add_9_OUT> created at line 1241.
    Found 20-bit adder for signal <main.previousWord[19]_GND_261_o_add_11_OUT> created at line 1241.
    Found 64-bit adder for signal <RXDATA_ERROR_CNT_s[63]_GND_261_o_add_28_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <TEST_PATTERN_SEL_I[1]_GND_261_o_Mux_35_o> created at line 189.
    Found 2-bit comparator not equal for signal <n0009> created at line 196
    Found 20-bit comparator not equal for signal <n0013> created at line 198
    Found 20-bit comparator not equal for signal <n0016> created at line 199
    Found 20-bit comparator not equal for signal <n0019> created at line 200
    Found 20-bit comparator not equal for signal <n0022> created at line 201
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gbt_pattern_checker> synthesized.

Synthesizing Unit <gbt_pattern_matchflag>.
    Related source file is "D:\cern\glib\orig\gbt-fpga-4.1.0_orig\example_designs\core_sources\gbt_pattern_matchflag.vhd".
        MATCH_PATTERN = "11111111"
WARNING:Xst:647 - Input <DATA_I<83:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MATCHFLAG_O>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <gbt_pattern_matchflag> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 25
 11-bit adder                                          : 1
 2-bit adder                                           : 2
 20-bit adder                                          : 2
 20-bit subtractor                                     : 1
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 27-bit subtractor                                     : 1
 3-bit adder                                           : 4
 32-bit adder                                          : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 3
 64-bit adder                                          : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 198
 1-bit register                                        : 159
 11-bit register                                       : 1
 120-bit register                                      : 1
 2-bit register                                        : 2
 20-bit register                                       : 5
 21-bit register                                       : 8
 26-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 6
 32-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 3
 64-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
 84-bit register                                       : 1
# Comparators                                          : 11
 2-bit comparator not equal                            : 1
 20-bit comparator not equal                           : 4
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 2
 5-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 216
 1-bit 2-to-1 multiplexer                              : 112
 1-bit 4-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 3
 20-bit 22-to-1 multiplexer                            : 1
 26-bit 2-to-1 multiplexer                             : 2
 27-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 40
 44-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 25
 60-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 24
 15-bit shifter logical left                           : 24
# Tristates                                            : 6
 22-bit tristate buffer                                : 2
 24-bit tristate buffer                                : 2
 30-bit tristate buffer                                : 1
 34-bit tristate buffer                                : 1
# FSMs                                                 : 8
# Xors                                                 : 1862
 1-bit xor10                                           : 4
 1-bit xor12                                           : 34
 1-bit xor14                                           : 4
 1-bit xor15                                           : 38
 1-bit xor17                                           : 2
 1-bit xor18                                           : 32
 1-bit xor19                                           : 6
 1-bit xor2                                            : 1136
 1-bit xor20                                           : 2
 1-bit xor21                                           : 36
 1-bit xor22                                           : 2
 1-bit xor23                                           : 2
 1-bit xor24                                           : 2
 1-bit xor3                                            : 228
 1-bit xor4                                            : 66
 1-bit xor5                                            : 80
 1-bit xor6                                            : 86
 1-bit xor7                                            : 78
 1-bit xor8                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc>.
Reading core <../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc>.
Reading core <../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc>.
Reading core <../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.ngc>.
Reading core <../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.ngc>.
Loading core <xlx_v6_chipscope_ila> for timing and area information for instance <txIla>.
Loading core <xlx_v6_chipscope_ila> for timing and area information for instance <rxIla>.
Loading core <xlx_v6_chipscope_vio> for timing and area information for instance <vio>.
Loading core <xlx_v6_chipscope_icon> for timing and area information for instance <icon>.
Loading core <xlx_v6_tx_dpram> for timing and area information for instance <dpram>.
Loading core <xlx_v6_rx_dpram> for timing and area information for instance <dpram>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1290 - Hierarchical block <txPhaseMon> is unconnected in block <gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_10> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_30> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_0> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_40> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_18> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_38> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_6> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_26> <TX_DATA_O_46> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_11> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_31> <TX_DATA_O_51> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_13> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_33> <TX_DATA_O_53> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_9> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_49> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_14> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_54> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_15> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_35> <TX_DATA_O_55> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_1> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_61> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_16> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_36> <TX_DATA_O_56> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_17> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_57> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_3> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_23> <TX_DATA_O_63> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_32> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_52> <TX_DATA_O_72> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_4> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_24> <TX_DATA_O_64> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_19> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_39> <TX_DATA_O_59> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_5> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_65> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_50> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_70> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_29> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_69> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_7> in Unit <pattGen> is equivalent to the following 3 FFs/Latches, which will be removed : <TX_DATA_O_27> <TX_DATA_O_47> <TX_DATA_O_67> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_28> in Unit <pattGen> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_48> <TX_DATA_O_68> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_42> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_62> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_21> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_41> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_20> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_60> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_25> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_45> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_58> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_78> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_37> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_77> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_34> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_74> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_2> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_22> 
WARNING:Xst:1710 - FF/Latch <TX_HEADER_O_3> (without init value) has a constant value of 0 in block <scrambler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <TX_HEADER_O<3:3>> (without init value) have a constant value of 0 in block <gbt_tx_scrambler>.

Synthesizing (advanced) Unit <gbt_bank_reset>.
The following registers are absorbed into counter <generalRstCtrlFsm.tx_timer>: 1 register on signal <generalRstCtrlFsm.tx_timer>.
The following registers are absorbed into counter <generalRstCtrlFsm.rx_timer>: 1 register on signal <generalRstCtrlFsm.rx_timer>.
Unit <gbt_bank_reset> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_pattern_checker>.
The following registers are absorbed into counter <RXDATA_WORD_CNT_s>: 1 register on signal <RXDATA_WORD_CNT_s>.
The following registers are absorbed into counter <main.timer>: 1 register on signal <main.timer>.
The following registers are absorbed into counter <RXDATA_ERROR_CNT_s>: 1 register on signal <RXDATA_ERROR_CNT_s>.
Unit <gbt_pattern_checker> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_pattern_generator>.
The following registers are absorbed into counter <main.commonWordCounter>: 1 register on signal <main.commonWordCounter>.
The following registers are absorbed into counter <main.scEcWordCounter>: 1 register on signal <main.scEcWordCounter>.
Unit <gbt_pattern_generator> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_decoder_gbtframe_chnsrch>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_XX0_O> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_from_primEncRight> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <XX0_O>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_XX1_O> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_from_primEncLeft> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <XX1_O>         |          |
    -----------------------------------------------------------------------
Unit <gbt_rx_decoder_gbtframe_chnsrch> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_framealigner_bscounter>.
The following registers are absorbed into counter <RX_BITSLIP_NBR_O>: 1 register on signal <RX_BITSLIP_NBR_O>.
Unit <gbt_rx_framealigner_bscounter> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_gearbox_std_rdctrl>.
The following registers are absorbed into counter <readAddr.readAddress>: 1 register on signal <readAddr.readAddress>.
The following registers are absorbed into counter <readAddr.counter>: 1 register on signal <readAddr.counter>.
Unit <gbt_rx_gearbox_std_rdctrl> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_tx_gearbox_std_rdwrctrl>.
The following registers are absorbed into counter <writeAddress>: 1 register on signal <writeAddress>.
Unit <gbt_tx_gearbox_std_rdwrctrl> synthesized (advanced).

Synthesizing (advanced) Unit <phaligner_mmcm_controller>.
The following registers are absorbed into counter <phaseShiftCnter>: 1 register on signal <phaseShiftCnter>.
Unit <phaligner_mmcm_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 13
 11-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 27-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 3
 7-bit adder                                           : 1
# Counters                                             : 12
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 26-bit up counter                                     : 2
 3-bit up counter                                      : 3
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 64-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 725
 Flip-Flops                                            : 725
# Comparators                                          : 11
 2-bit comparator not equal                            : 1
 20-bit comparator not equal                           : 4
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 2
 5-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 204
 1-bit 2-to-1 multiplexer                              : 111
 1-bit 4-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 5
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 22-to-1 multiplexer                            : 1
 27-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 40
 44-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 25
 60-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 24
 15-bit shifter logical left                           : 24
# FSMs                                                 : 8
# Xors                                                 : 1862
 1-bit xor10                                           : 4
 1-bit xor12                                           : 34
 1-bit xor14                                           : 4
 1-bit xor15                                           : 38
 1-bit xor17                                           : 2
 1-bit xor18                                           : 32
 1-bit xor19                                           : 6
 1-bit xor2                                            : 1136
 1-bit xor20                                           : 2
 1-bit xor21                                           : 36
 1-bit xor22                                           : 2
 1-bit xor23                                           : 2
 1-bit xor24                                           : 2
 1-bit xor3                                            : 228
 1-bit xor4                                            : 66
 1-bit xor5                                            : 80
 1-bit xor6                                            : 86
 1-bit xor7                                            : 78
 1-bit xor8                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_10> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_30> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_0> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_40> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_18> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_38> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_6> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_26> <TX_DATA_O_46> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_11> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_31> <TX_DATA_O_51> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_13> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_33> <TX_DATA_O_53> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_9> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_49> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_14> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_54> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_15> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_35> <TX_DATA_O_55> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_1> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_61> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_16> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_36> <TX_DATA_O_56> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_17> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_57> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_3> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_23> <TX_DATA_O_63> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_32> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_52> <TX_DATA_O_72> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_4> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_24> <TX_DATA_O_64> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_19> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_39> <TX_DATA_O_59> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_5> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_65> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_50> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_70> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_29> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_69> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_7> in Unit <gbt_pattern_generator> is equivalent to the following 3 FFs/Latches, which will be removed : <TX_DATA_O_27> <TX_DATA_O_47> <TX_DATA_O_67> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_28> in Unit <gbt_pattern_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <TX_DATA_O_48> <TX_DATA_O_68> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_42> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_62> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_21> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_41> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_20> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_60> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_25> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_45> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_58> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_78> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_37> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_77> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_34> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_74> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_2> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_22> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_82> in Unit <gbt_pattern_generator> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_83> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/doubleReset/FSM_5> on signal <main.state[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 e0_idle         | 000
 e1_1stresethigh | 001
 e2_1stresetlow  | 010
 e3_2stresethigh | 011
 e4_2stresetlow  | 100
 e5_assertdone   | 101
 e6_deassertdone | 110
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_6> on signal <state[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 unlocked       | 000
 toggle_bitslip | 001
 going_lock     | 010
 locked         | 011
 going_unlock   | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/gbtExmplDsgn/pattCheck/FSM_7> on signal <main.state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 s0_idle  | 00
 s1_delay | 01
 s2_test  | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/gbtExmplDsgn/gbtBankRst/FSM_4> on signal <generalRstCtrlFsm.general_state[1:3]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s0_idle                | 000
 s1_firstresetdeassert  | 001
 s2_secondresetdeassert | 010
 s3_thirdresetdeassert  | 011
 s4_fourthresetdeassert | 100
 s5_done                | 101
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/gbtExmplDsgn/gbtBankRst/FSM_2> on signal <generalRstCtrlFsm.tx_state[1:2]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 s0_idle               | 00
 s1_asserttxresets     | 01
 s2_deassertgbttxreset | 11
 s3_deassertmgttxreset | 10
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/gbtExmplDsgn/gbtBankRst/FSM_3> on signal <generalRstCtrlFsm.rx_state[1:2]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 s0_idle               | 00
 s1_assertrxresets     | 01
 s2_deassertmgtrxreset | 11
 s3_deassertgbtrxreset | 10
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/txpll/mmc_ctrl_inst/FSM_1> on signal <phaseShift_FSM[1:2]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 s0_waitforphaseshift | 00
 s1_dophaseshift      | 01
 s3_waitfordone       | 10
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/cdceSync/FSM_0> on signal <cdce_control.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
INFO:Xst:1901 - Instance bufg_mux in unit cdce_synchronizer of type BUFGMUX has been replaced by BUFGCTRL
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Virtex6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    feedbackRegister_20 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_1 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_3 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_5 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_7 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_9 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_11 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_13 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_15 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_17 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_19 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_0 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_2 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_4 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_6 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_8 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_10 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_12 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_14 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_16 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_18 in unit <gbt_tx_scrambler_21bit>

WARNING:Xst:2042 - Unit glib_user_logic_emu: 126 internal tristates are replaced by logic (pull-up yes): FMC1_IO_PIN_ha_n<0>, FMC1_IO_PIN_ha_n<10>, FMC1_IO_PIN_ha_n<11>, FMC1_IO_PIN_ha_n<12>, FMC1_IO_PIN_ha_n<13>, FMC1_IO_PIN_ha_n<14>, FMC1_IO_PIN_ha_n<15>, FMC1_IO_PIN_ha_n<16>, FMC1_IO_PIN_ha_n<17>, FMC1_IO_PIN_ha_n<18>, FMC1_IO_PIN_ha_n<19>, FMC1_IO_PIN_ha_n<1>, FMC1_IO_PIN_ha_n<20>, FMC1_IO_PIN_ha_n<21>, FMC1_IO_PIN_ha_n<22>, FMC1_IO_PIN_ha_n<23>, FMC1_IO_PIN_ha_n<2>, FMC1_IO_PIN_ha_n<3>, FMC1_IO_PIN_ha_n<4>, FMC1_IO_PIN_ha_n<5>, FMC1_IO_PIN_ha_n<6>, FMC1_IO_PIN_ha_n<7>, FMC1_IO_PIN_ha_n<8>, FMC1_IO_PIN_ha_n<9>, FMC1_IO_PIN_ha_p<0>, FMC1_IO_PIN_ha_p<10>, FMC1_IO_PIN_ha_p<11>, FMC1_IO_PIN_ha_p<12>, FMC1_IO_PIN_ha_p<13>, FMC1_IO_PIN_ha_p<14>, FMC1_IO_PIN_ha_p<15>, FMC1_IO_PIN_ha_p<16>, FMC1_IO_PIN_ha_p<17>, FMC1_IO_PIN_ha_p<18>, FMC1_IO_PIN_ha_p<19>, FMC1_IO_PIN_ha_p<1>, FMC1_IO_PIN_ha_p<20>, FMC1_IO_PIN_ha_p<21>, FMC1_IO_PIN_ha_p<22>, FMC1_IO_PIN_ha_p<23>, FMC1_IO_PIN_ha_p<2>, FMC1_IO_PIN_ha_p<3>, FMC1_IO_PIN_ha_p<4>, FMC1_IO_PIN_ha_p<5>, FMC1_IO_PIN_ha_p<6>, FMC1_IO_PIN_ha_p<7>, FMC1_IO_PIN_ha_p<8>, FMC1_IO_PIN_ha_p<9>, FMC1_IO_PIN_hb_n<0>, FMC1_IO_PIN_hb_n<10>, FMC1_IO_PIN_hb_n<11>, FMC1_IO_PIN_hb_n<12>, FMC1_IO_PIN_hb_n<13>, FMC1_IO_PIN_hb_n<14>, FMC1_IO_PIN_hb_n<15>, FMC1_IO_PIN_hb_n<16>, FMC1_IO_PIN_hb_n<17>, FMC1_IO_PIN_hb_n<18>, FMC1_IO_PIN_hb_n<19>, FMC1_IO_PIN_hb_n<1>, FMC1_IO_PIN_hb_n<20>, FMC1_IO_PIN_hb_n<21>, FMC1_IO_PIN_hb_n<2>, FMC1_IO_PIN_hb_n<3>, FMC1_IO_PIN_hb_n<4>, FMC1_IO_PIN_hb_n<5>, FMC1_IO_PIN_hb_n<6>, FMC1_IO_PIN_hb_n<7>, FMC1_IO_PIN_hb_n<8>, FMC1_IO_PIN_hb_n<9>, FMC1_IO_PIN_hb_p<0>, FMC1_IO_PIN_hb_p<10>, FMC1_IO_PIN_hb_p<11>, FMC1_IO_PIN_hb_p<12>, FMC1_IO_PIN_hb_p<13>, FMC1_IO_PIN_hb_p<14>, FMC1_IO_PIN_hb_p<15>, FMC1_IO_PIN_hb_p<16>, FMC1_IO_PIN_hb_p<17>, FMC1_IO_PIN_hb_p<18>, FMC1_IO_PIN_hb_p<19>, FMC1_IO_PIN_hb_p<1>, FMC1_IO_PIN_hb_p<20>, FMC1_IO_PIN_hb_p<21>, FMC1_IO_PIN_hb_p<2>, FMC1_IO_PIN_hb_p<3>, FMC1_IO_PIN_hb_p<4>, FMC1_IO_PIN_hb_p<5>, FMC1_IO_PIN_hb_p<6>, FMC1_IO_PIN_hb_p<7>, FMC1_IO_PIN_hb_p<8>, FMC1_IO_PIN_hb_p<9>, FMC1_IO_PIN_la_n<0>, FMC1_IO_PIN_la_n<10>, FMC1_IO_PIN_la_n<11>, FMC1_IO_PIN_la_n<12>, FMC1_IO_PIN_la_n<13>, FMC1_IO_PIN_la_n<14>, FMC1_IO_PIN_la_n<15>, FMC1_IO_PIN_la_n<16>, FMC1_IO_PIN_la_n<17>, FMC1_IO_PIN_la_n<18>, FMC1_IO_PIN_la_n<19>, FMC1_IO_PIN_la_n<1>, FMC1_IO_PIN_la_n<20>, FMC1_IO_PIN_la_n<21>, FMC1_IO_PIN_la_n<22>, FMC1_IO_PIN_la_n<23>, FMC1_IO_PIN_la_n<24>, FMC1_IO_PIN_la_n<25>, FMC1_IO_PIN_la_n<26>, FMC1_IO_PIN_la_n<27>, FMC1_IO_PIN_la_n<28>, FMC1_IO_PIN_la_n<29>, FMC1_IO_PIN_la_n<2>, FMC1_IO_PIN_la_n<30>, FMC1_IO_PIN_la_n<31>, FMC1_IO_PIN_la_n<32>, FMC1_IO_PIN_la_n<33>, FMC1_IO_PIN_la_n<3>, FMC1_IO_PIN_la_n<4>, FMC1_IO_PIN_la_n<5>, FMC1_IO_PIN_la_n<6>, FMC1_IO_PIN_la_n<7>, FMC1_IO_PIN_la_n<8>, FMC1_IO_PIN_la_n<9>.

Optimizing unit <glib_gbt_example_design> ...

Optimizing unit <xlx_v6_gbt_example_design> ...

Optimizing unit <gbt_bank> ...

Optimizing unit <gbt_tx_encoder> ...

Optimizing unit <gbt_tx_encoder_gbtframe_rsencode> ...

Optimizing unit <gbt_tx_encoder_gbtframe_intlver> ...

Optimizing unit <gbt_tx_gearbox> ...

Optimizing unit <gbt_tx_gearbox_std> ...

Optimizing unit <gbt_tx_gearbox_std_dpram> ...

Optimizing unit <multi_gigabit_transceivers> ...

Optimizing unit <xlx_v6_gtx_std> ...

Optimizing unit <gbt_rx> ...

Optimizing unit <gbt_rx_framealigner> ...

Optimizing unit <gbt_rx_gearbox> ...

Optimizing unit <gbt_rx_gearbox_std> ...

Optimizing unit <gbt_rx_gearbox_std_dpram> ...

Optimizing unit <gbt_rx_decoder_gbtframe_deintlver> ...

Optimizing unit <gbt_rx_descrambler> ...

Optimizing unit <gbt_tx_frameclk_phalgnr> ...

Optimizing unit <tx_std_pll> ...

Optimizing unit <xlx_v6_tx_mmcm> ...

Optimizing unit <glib_system_core_emu> ...

Optimizing unit <glib_user_logic_emu> ...

Optimizing unit <gbt_tx> ...

Optimizing unit <gbt_tx_scrambler> ...

Optimizing unit <gbt_tx_scrambler_21bit> ...

Optimizing unit <gbt_tx_encoder_gbtframe_polydiv> ...

Optimizing unit <gbt_tx_gearbox_std_rdwrctrl> ...

Optimizing unit <gbt_tx_gearbox_phasemon> ...

Optimizing unit <mgt_std> ...

Optimizing unit <xlx_v6_gtx_std_double_reset> ...

Optimizing unit <gbt_rx_framealigner_rightshift> ...

Optimizing unit <gbt_rx_framealigner_wraddr> ...

Optimizing unit <gbt_rx_framealigner_pattsearch> ...

Optimizing unit <gbt_rx_framealigner_bscounter> ...

Optimizing unit <gbt_rx_gearbox_std_rdctrl> ...

Optimizing unit <gbt_rx_decoder> ...

Optimizing unit <gbt_rx_decoder_gbtframe_rsdec> ...

Optimizing unit <gbt_rx_decoder_gbtframe_syndrom> ...

Optimizing unit <gbt_rx_decoder_gbtframe_rs2errcor> ...

Optimizing unit <gbt_rx_decoder_gbtframe_lmbddet> ...

Optimizing unit <gbt_rx_decoder_gbtframe_errlcpoly> ...

Optimizing unit <gbt_rx_decoder_gbtframe_chnsrch> ...

Optimizing unit <gbt_rx_decoder_gbtframe_elpeval> ...

Optimizing unit <gbt_rx_descrambler_21bit> ...

Optimizing unit <gbt_rx_status> ...

Optimizing unit <gbt_pattern_generator> ...

Optimizing unit <gbt_pattern_checker> ...

Optimizing unit <gbt_bank_reset> ...

Optimizing unit <gbt_rx_frameclk_phalgnr> ...

Optimizing unit <gbt_pattern_matchflag> ...

Optimizing unit <phaligner_mmcm_controller> ...

Optimizing unit <xlx_v6_reset> ...

Optimizing unit <cdce_synchronizer> ...
WARNING:Xst:1290 - Hierarchical block <txPhaseMon> is unconnected in block <gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <psWriteAddress_3> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <psWriteAddress_4> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <psWriteAddress_5> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <RX_HEADER_FLAG_O> of sequential type is unconnected in block <patternSearch>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_0> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_1> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_2> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_3> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_4> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_5> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_6> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_7> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_8> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_9> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_10> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_11> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_12> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_13> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_14> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_15> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_16> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_17> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_18> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_19> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_20> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_21> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_22> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_23> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_24> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_25> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_26> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_27> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_28> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_29> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_30> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_31> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_32> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_33> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_34> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_35> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_36> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_37> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_38> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_39> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_40> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_41> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_42> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_43> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_44> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_45> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_46> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_47> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_48> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_49> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_50> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_51> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_52> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_53> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_54> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_55> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_56> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_57> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_58> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_59> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_60> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_61> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_62> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_WORD_CNT_s_63> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_0> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_1> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_2> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_3> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_4> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_5> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_6> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_7> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_8> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_9> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_10> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_11> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_12> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_13> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_14> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_15> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_16> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_17> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_18> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_19> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_20> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_21> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_22> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_23> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_24> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_25> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_26> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_27> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_28> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_29> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_30> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_31> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_32> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_33> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_34> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_35> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_36> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_37> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_38> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_39> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_40> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_41> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_42> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_43> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_44> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_45> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_46> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_47> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_48> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_49> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_50> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_51> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_52> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_53> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_54> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_55> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_56> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_57> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_58> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_59> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_60> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_61> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_62> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <RXDATA_ERROR_CNT_s_63> of sequential type is unconnected in block <pattCheck>.
WARNING:Xst:2677 - Node <DONE_O> of sequential type is unconnected in block <gbtBankRst>.
WARNING:Xst:2677 - Node <BUSY_O> of sequential type is unconnected in block <gbtBankRst>.
WARNING:Xst:2677 - Node <SHIFT_DONE> of sequential type is unconnected in block <mmc_ctrl_inst>.
WARNING:Xst:2677 - Node <SYNC_LOCK_O> of sequential type is unconnected in block <cdceSync>.
WARNING:Xst:2677 - Node <SYNC_DONE_O> of sequential type is unconnected in block <cdceSync>.
WARNING:Xst:2677 - Node <SYNC_BUSY_O> of sequential type is unconnected in block <cdceSync>.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_30> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_29> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_28> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_27> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_26> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_25> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_24> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_23> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_22> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_21> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_20> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_19> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_18> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_17> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_16> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_15> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_14> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_13> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_12> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_11> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_10> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_9> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_8> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_7> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_6> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_5> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_4> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <main.commonWordCounter_0> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <main.scEcWordCounter_0> 
INFO:Xst:2261 - The FF/Latch <main.commonWordCounter_1> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <main.scEcWordCounter_1> 
INFO:Xst:2261 - The FF/Latch <generalRstCtrlFsm.tx_state_FSM_FFd2> in Unit <gbtBankRst> is equivalent to the following FF/Latch, which will be removed : <gbtResetTx_from_txRstFsm> 
INFO:Xst:2261 - The FF/Latch <generalRstCtrlFsm.rx_state_FSM_FFd2> in Unit <gbtBankRst> is equivalent to the following FF/Latch, which will be removed : <mgtResetRx_from_rxRstFsm> 
INFO:Xst:3203 - The FF/Latch <gbtResetRx_from_generalRstFsm> in Unit <gbtBankRst> is the opposite to the following FF/Latch, which will be removed : <generalRstCtrlFsm.general_state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_20> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_80> 
INFO:Xst:2261 - The FF/Latch <TX_DATA_O_21> in Unit <pattGen> is equivalent to the following FF/Latch, which will be removed : <TX_DATA_O_81> 
Found area constraint ratio of 100 (+ 5) on block glib_gbt_example_design, actual ratio is 0.

Final Macro Processing ...

Processing Unit <readControl> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <READY_O> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <readControl> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 752
 Flip-Flops                                            : 752

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : glib_gbt_example_design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3713
#      GND                         : 66
#      INV                         : 93
#      LUT1                        : 248
#      LUT2                        : 265
#      LUT3                        : 478
#      LUT4                        : 392
#      LUT5                        : 288
#      LUT6                        : 1024
#      MUXCY                       : 210
#      MUXCY_L                     : 275
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 15
#      MUXF8                       : 4
#      VCC                         : 47
#      XORCY                       : 305
# FlipFlops/Latches                : 2246
#      FD                          : 475
#      FDC                         : 476
#      FDCE                        : 184
#      FDE                         : 266
#      FDP                         : 534
#      FDPE                        : 8
#      FDR                         : 91
#      FDRE                        : 182
#      FDS                         : 28
#      LDC                         : 2
# RAMS                             : 18
#      RAMB18E1                    : 2
#      RAMB36E1                    : 16
# Shift Registers                  : 444
#      SRL16                       : 235
#      SRL16E                      : 2
#      SRLC16E                     : 21
#      SRLC32E                     : 186
# Clock Buffers                    : 9
#      BUFG                        : 8
#      BUFGCTRL                    : 1
# IO Buffers                       : 76
#      IBUF                        : 6
#      IBUFDS_GTXE1                : 1
#      IBUFGDS                     : 2
#      OBUF                        : 37
#      OBUFT                       : 30
# GigabitIOs                       : 1
#      GTXE1                       : 1
# Others                           : 3
#      BSCAN_VIRTEX6               : 1
#      BUFR                        : 1
#      MMCM_ADV                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2246  out of  160000     1%  
 Number of Slice LUTs:                 3232  out of  80000     4%  
    Number used as Logic:              2788  out of  80000     3%  
    Number used as Memory:              444  out of  27840     1%  
       Number used as SRL:              444

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4544
   Number with an unused Flip Flop:    2298  out of   4544    50%  
   Number with an unused LUT:          1312  out of   4544    28%  
   Number of fully used LUT-FF pairs:   934  out of   4544    20%  
   Number of unique control sets:       212

IO Utilization: 
 Number of IOs:                          96
 Number of bonded IOBs:                  73  out of    600    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of    264     6%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRL/BUFHCEs:         9  out of    152     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                           | Clock buffer(FF name)                                             | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
XPOINT1_CLK3_P                                                                                                                                                                                         | IBUFGDS                                                           | 1     |
CDCE_OUT0_P                                                                                                                                                                                            | MMCM_ADV:CLKOUT0                                                  | 2038  |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/TXOUTCLK_OUT                                                                                           | BUFG                                                              | 11    |
CDCE_OUT0_P                                                                                                                                                                                            | IBUF+IBUFDS_GTXE1+BUFR                                            | 27    |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT                                                                                           | BUFG                                                              | 85    |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                        | BUFG                                                              | 473   |
usr/icon/CONTROL2<13>(usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                                                                                                         | NONE(*)(usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)             | 1     |
usr/icon/CONTROL1<13>(usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                                         | NONE(*)(usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)             | 1     |
usr/gbtExmplDsgn/gbtBank_1/GBT_RX_O[1]_latOptGbtBank_rx                                                                                                                                                | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING)   | 4     |
usr/async_to_vio<16>                                                                                                                                                                                   | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING)   | 4     |
usr/gbtExmplDsgn/pattCheck/RXEXTRADATA_WIDEBUS_ERRORSEEN_FLAG_O                                                                                                                                        | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/gbtExmplDsgn/pattCheck/RXDATA_ERRORSEEN_FLAG_O                                                                                                                                                     | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/gbtExmplDsgn/pattCheck/GBTRXREADY_LOST_FLAG_O                                                                                                                                                      | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_READY_O                                                                                                            | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/gbtExmplDsgn/gbtBankRst/GBT_RX_RESET_O(usr/gbtExmplDsgn/gbtBankRst/GBT_RX_RESET_O1:O)                                                                                                              | NONE(*)(usr/vio/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING)| 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4                                                                             | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_3                                                                             | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2                                                                             | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_1                                                                             | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0                                                                             | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRESETDONE_OUT                                                                                        | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/MGT_O_mgtLink[1]_ready(usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/MGT_O_mgtLink[1]_ready1:O)| NONE(*)(usr/vio/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING) | 2     |
usr/USER_V6_LED_O<1>(usr/USER_V6_LED_O<1>1:O)                                                                                                                                                          | NONE(*)(usr/vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING) | 2     |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O                                                                                                 | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)    | 2     |
usr/icon/U0/iUPDATE_OUT                                                                                                                                                                                | NONE(usr/icon/U0/U_ICON/U_iDATA_CMD)                              | 1     |
XPOINT1_CLK1_P                                                                                                                                                                                         | IBUFGDS+BUFGCTRL                                                  | 53    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                                                                                                                                                                                                                          | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 124   |
usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 124   |
usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 124   |
usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 72    |
usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 72    |
usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 72    |
usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 72    |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/N1(usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/XST_GND:G)                                                                                   | NONE(usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                                                                   | 20    |
usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/N1(usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/XST_GND:G)                                                                                   | NONE(usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                                                                   | 20    |
usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(usr/rxIla/XST_VCC:P)                                                                                                                                                                                                                                                                                        | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 12    |
usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(usr/txIla/XST_VCC:P)                                                                                                                                                                                                                                                                                        | NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 12    |
usr/rxIla/U0/I_NO_D.U_ILA/iCAP_WR_EN(usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                       | 8     |
usr/txIla/U0/I_NO_D.U_ILA/iCAP_WR_EN(usr/txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                     | NONE(usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                       | 8     |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/PLLTXRESET_IN(usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/XST_GND:G)                                                                                                                                    | NONE(usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR)                                                                                                                                                                                                                    | 1     |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/tied_to_vcc_i(usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/XST_VCC:P)                                                                                                                                    | NONE(usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/sfp_ibufds_bufR)                                                                                                                                                                                                                    | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.026ns (Maximum Frequency: 165.948MHz)
   Minimum input arrival time before clock: 3.918ns
   Maximum output required time after clock: 1.426ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CDCE_OUT0_P'
  Clock period: 4.431ns (frequency: 225.668MHz)
  Total number of paths / destination ports: 65342855265864 / 3462
-------------------------------------------------------------------------
Delay:               26.588ns (Levels of Logic = 45)
  Source:            usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_67 (FF)
  Destination:       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_4 (FF)
  Source Clock:      CDCE_OUT0_P rising 0.2X
  Destination Clock: CDCE_OUT0_P rising 0.2X

  Data Path: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_67 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.375   0.855  RX_FRAME_O_67 (RX_FRAME_O_67)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd:RX_FRAME_O<67>'
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox:RX_FRAME_O<67>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder:RX_FRAME_I<67>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.deinterleaver:RX_FRAME_I<67>'
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.deinterleaver:RX_FRAME_O<35>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50:RX_COMMON_FRAME_ENCODED_I<35>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes:POLY_COEFFS_I<35>'
     LUT6:I1->O            1   0.068   0.638  syndrome_from_syndromeEvaluator<1><2>1 (syndrome_from_syndromeEvaluator<1><2>1)
     LUT5:I1->O            1   0.068   0.417  syndrome_from_syndromeEvaluator<1><2>7_SW0 (N2)
     LUT6:I5->O           32   0.068   0.931  syndrome_from_syndromeEvaluator<1><2>7 (S1_O<2>)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes:S1_O<2>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial:S1_I<2>'
     LUT6:I0->O            1   0.068   0.778  Mxor_net<3><2>_xo<0>1 (Mxor_net<3><2>_xo<0>)
     LUT6:I0->O            5   0.068   0.608  Mxor_net<3><2>_xo<0>2 (net<3><2>)
     LUT6:I3->O            1   0.068   0.778  Mxor_net<14><1>_xo<0>1 (Mxor_net<14><1>_xo<0>)
     LUT6:I0->O            4   0.068   0.601  Mxor_net<14><1>_xo<0>2 (net<14><1>)
     LUT4:I1->O            5   0.068   0.665  invertedNet14<2>1 (invertedNet14<2>)
     LUT4:I0->O            1   0.068   0.775  Mxor_net<17><0>_xo<0>_SW0 (N2)
     LUT5:I0->O            5   0.068   0.518  Mxor_net<17><0>_xo<0> (net<17><0>)
     LUT3:I1->O            1   0.068   0.775  Mmux_ERROR_1_LOC_O16 (Mmux_ERROR_1_LOC_O15)
     LUT5:I0->O            1   0.068   0.581  Mmux_ERROR_1_LOC_O17 (Mmux_ERROR_1_LOC_O16)
     LUT4:I1->O            1   0.068   0.417  Mmux_ERROR_1_LOC_O19_SW0 (N30)
     LUT6:I5->O           27   0.068   0.789  Mmux_ERROR_1_LOC_O19 (ERROR_1_LOC_O<0>)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial:ERROR_1_LOC_O<0>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch:ERROR_1_LOC_I<0>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval:ERRLOCPOLY_I<4>'
     LUT5:I1->O            1   0.068   0.638  ZERO_O<3>_SW1 (N11)
     LUT5:I1->O            7   0.068   0.815  ZERO_O<3> (ZERO_O)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[3].errLocPolyEval:ZERO_O'
     LUT6:I1->O            1   0.068   0.581  Mmux_out_from_primEncLeft<0>113 (Mmux_out_from_primEncLeft<0>113)
     LUT3:I0->O            1   0.068   0.581  Mmux_out_from_primEncLeft<0>115_SW0 (N4)
     LUT6:I3->O            5   0.068   0.802  Mmux_out_from_primEncLeft<0>115 (out_from_primEncLeft<1>)
     LUT6:I1->O            2   0.068   0.781  Mram_XX1_O112 (Mram_XX1_O112)
     LUT5:I0->O           56   0.068   0.649  Mram_XX1_O11 (XX1_O<0>)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch:XX1_O<0>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect:XX1_I<0>'
     LUT4:I2->O            1   0.068   0.775  Mxor_net<5><3>_xo<0>_SW0 (N8)
     LUT5:I0->O            4   0.068   0.601  Mxor_net<5><3>_xo<0> (net<5><3>)
     LUT4:I1->O           21   0.068   0.768  net[2][0]_net[6][1]_AND_1503_o11 (net[2][0]_net[6][1]_AND_1503_o1)
     LUT4:I0->O            9   0.068   0.828  Mxor_y2<0>_xo<0>_SW0 (N2)
     LUT5:I0->O           17   0.068   0.687  Mxor_y2<0>_xo<0> (y2<0>)
     LUT5:I2->O            1   0.068   0.778  Mxor_net<9><1>_xo<0>1 (Mxor_net<9><1>_xo<0>)
     LUT6:I0->O            5   0.068   0.665  Mxor_net<9><1>_xo<0>2 (net<9><1>)
     LUT4:I0->O            1   0.068   0.775  Mxor_y1<0>_xo<0>_SW0 (N6)
     LUT5:I0->O           13   0.068   0.855  Mxor_y1<0>_xo<0> (y1<0>)
     LUT6:I1->O            1   0.068   0.638  Mmux_COR_COEFFS_O1326_SW0 (N32)
     LUT6:I2->O            1   0.068   0.491  Mmux_COR_COEFFS_O1326 (Mmux_COR_COEFFS_O132)
     LUT2:I0->O            1   0.068   0.491  Mmux_COR_COEFFS_O131 (COR_COEFFS_O<20>)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect:COR_COEFFS_O<20>'
     LUT3:I1->O            2   0.068   0.497  Mmux_RX_COMMON_FRAME_O391 (RX_COMMON_FRAME_O<4>)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50:RX_COMMON_FRAME_O<4>'
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder:RX_COMMON_FRAME_O<4>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler:RX_COMMON_FRAME_I<4>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit:RX_COMMON_FRAME_I<4>'
     LUT3:I1->O            1   0.068   0.000  RX_COMMON_FRAME_I[4]_feedbackRegister[6]_XOR_2652_o1 (RX_COMMON_FRAME_I[4]_feedbackRegister[6]_XOR_2652_o)
     FDE:D                     0.011          RX_DATA_O_4
    ----------------------------------------
    Total                     26.588ns (2.766ns logic, 23.822ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/TXOUTCLK_OUT'
  Clock period: 1.336ns (frequency: 748.503MHz)
  Total number of paths / destination ports: 49 / 36
-------------------------------------------------------------------------
Delay:               1.336ns (Levels of Logic = 1)
  Source:            usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddress_0 (FF)
  Destination:       usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddress_0 (FF)
  Source Clock:      usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/TXOUTCLK_OUT rising
  Destination Clock: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/TXOUTCLK_OUT rising

  Data Path: usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddress_0 to usr/gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddress_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.375   0.465  readAddress_0 (readAddress_0)
     INV:I->O              1   0.086   0.399  Mmux_readAddress[5]_readAddress[5]_wide_mux_7_OUT11_INV_0 (readAddress[5]_readAddress[5]_wide_mux_7_OUT<0>)
     FDC:D                     0.011          readAddress_0
    ----------------------------------------
    Total                      1.336ns (0.472ns logic, 0.864ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT'
  Clock period: 2.707ns (frequency: 369.455MHz)
  Total number of paths / destination ports: 969 / 178
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 4)
  Source:            usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0 (FF)
  Destination:       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/SHIFTED_RX_WORD_O_16 (FF)
  Source Clock:      usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT rising
  Destination Clock: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT rising

  Data Path: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/SHIFTED_RX_WORD_O_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            51   0.375   0.935  RX_BITSLIP_NBR_O_0 (RX_BITSLIP_NBR_O_0)
     end scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter:RX_BITSLIP_NBR_O<0>'
     begin scope: 'usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter:RX_BITSLIP_COUNT_I<0>'
     LUT6:I0->O            4   0.068   0.601  RX_BITSLIP_COUNT_I<1>211 (RX_BITSLIP_COUNT_I<1>_mmx_out3)
     LUT5:I2->O            1   0.068   0.581  Mmux_RX_BITSLIP_COUNT_I[4]_RX_WORD_I[18]_wide_mux_0_OUT144 (Mmux_RX_BITSLIP_COUNT_I[4]_RX_WORD_I[18]_wide_mux_0_OUT143)
     LUT6:I3->O            1   0.068   0.000  Mmux_RX_BITSLIP_COUNT_I[4]_RX_WORD_I[18]_wide_mux_0_OUT145 (RX_BITSLIP_COUNT_I[4]_RX_WORD_I[18]_wide_mux_0_OUT<19>)
     FDC:D                     0.011          SHIFTED_RX_WORD_O_19
    ----------------------------------------
    Total                      2.707ns (0.590ns logic, 2.117ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.026ns (frequency: 165.948MHz)
  Total number of paths / destination ports: 7988 / 987
-------------------------------------------------------------------------
Delay:               6.026ns (Levels of Logic = 8)
  Source:            usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:       usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to usr/icon/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOADO7    1   2.073   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (DOA7)
     end scope: 'usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36:DOA7'
     LUT6:I2->O            1   0.068   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122)
     LUT6:I2->O            1   0.068   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7)
     LUT6:I2->O            1   0.068   0.491  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.068   0.491  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'usr/rxIla:CONTROL<3>'
     begin scope: 'usr/icon:CONTROL2<3>'
     LUT5:I3->O            1   0.068   0.638  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1)
     LUT6:I2->O            1   0.068   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.026ns (2.492ns logic, 3.534ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/icon/U0/iUPDATE_OUT'
  Clock period: 1.284ns (frequency: 778.816MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.284ns (Levels of Logic = 1)
  Source:            usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      usr/icon/U0/iUPDATE_OUT rising
  Destination Clock: usr/icon/U0/iUPDATE_OUT rising

  Data Path: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.284ns (0.472ns logic, 0.812ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XPOINT1_CLK1_P'
  Clock period: 3.407ns (frequency: 293.513MHz)
  Total number of paths / destination ports: 2334 / 126
-------------------------------------------------------------------------
Delay:               3.407ns (Levels of Logic = 3)
  Source:            system/cdceSync/cdce_control.timer_13 (FF)
  Destination:       system/cdceSync/cdce_control.timer_0 (FF)
  Source Clock:      XPOINT1_CLK1_P rising
  Destination Clock: XPOINT1_CLK1_P rising

  Data Path: system/cdceSync/cdce_control.timer_13 to system/cdceSync/cdce_control.timer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.375   0.784  cdce_control.timer_13 (cdce_control.timer_13)
     LUT6:I0->O            2   0.068   0.781  GND_9_o_cdce_control.timer[19]_equal_5_o<19>3 (GND_9_o_cdce_control.timer[19]_equal_5_o<19>2)
     LUT5:I0->O           10   0.068   0.476  GND_9_o_cdce_control.timer[19]_equal_5_o<19>4 (GND_9_o_cdce_control.timer[19]_equal_5_o)
     LUT3:I2->O           20   0.068   0.524  _n0069_inv1 (_n0069_inv)
     FDCE:CE                   0.263          cdce_control.timer_0
    ----------------------------------------
    Total                      3.407ns (0.842ns logic, 2.565ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XPOINT1_CLK3_P'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 2)
  Source:            CDCE_PLL_LOCK (PAD)
  Destination:       usr/userCdceLocked_r (FF)
  Destination Clock: XPOINT1_CLK3_P rising

  Data Path: CDCE_PLL_LOCK to usr/userCdceLocked_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  CDCE_PLL_LOCK_IBUF (CDCE_PLL_LOCK_IBUF)
     begin scope: 'usr:USER_CDCE_LOCKED_I'
     FDC:D                     0.011          userCdceLocked_r
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 569 / 516
-------------------------------------------------------------------------
Offset:              3.918ns (Levels of Logic = 6)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/vio/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/vio/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.068   0.805  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.068   0.778  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE (CONTROL0<15>)
     end scope: 'usr/icon:CONTROL0<15>'
     begin scope: 'usr/vio:CONTROL<15>'
     LUT6:I0->O            1   0.068   0.778  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22)
     LUT6:I0->O            1   0.068   0.775  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.068   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.011          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      3.918ns (0.351ns logic, 3.567ns route)
                                       (9.0% logic, 91.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CDCE_OUT0_P'
  Total number of paths / destination ports: 502 / 502
-------------------------------------------------------------------------
Offset:              2.737ns (Levels of Logic = 4)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: CDCE_OUT0_P rising 0.2X

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.068   0.805  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.068   0.444  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE (CONTROL2<13>)
     end scope: 'usr/icon:CONTROL2<13>'
     begin scope: 'usr/rxIla:CONTROL<13>'
     LUT2:I1->O            4   0.068   0.419  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.434          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.737ns (0.638ns logic, 2.099ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/icon/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.324ns (Levels of Logic = 1)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: usr/icon/U0/iUPDATE_OUT rising

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to usr/icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.434          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.324ns (0.520ns logic, 0.804ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XPOINT1_CLK1_P'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.547ns (Levels of Logic = 3)
  Source:            FPGA_POWER_ON_RESET_B (PAD)
  Destination:       system/rst/dlyRstCtrl.timer_26 (FF)
  Destination Clock: XPOINT1_CLK1_P rising

  Data Path: FPGA_POWER_ON_RESET_B to system/rst/dlyRstCtrl.timer_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.491  FPGA_POWER_ON_RESET_B_IBUF (FPGA_POWER_ON_RESET_B_IBUF)
     begin scope: 'system:FPGA_POWER_ON_RESET_B'
     begin scope: 'system/rst:RESET1_B_I'
     LUT2:I0->O           28   0.068   0.551  rst_from_orGate1 (rst_from_orGate)
     FDP:PRE                   0.434          dlyRstCtrl.timer_26
    ----------------------------------------
    Total                      1.547ns (0.505ns logic, 1.042ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XPOINT1_CLK3_P'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.356ns (Levels of Logic = 3)
  Source:            usr/userCdceLocked_r (FF)
  Destination:       V6_LED<1> (PAD)
  Source Clock:      XPOINT1_CLK3_P rising

  Data Path: usr/userCdceLocked_r to V6_LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.375   0.491  userCdceLocked_r (userCdceLocked_r)
     LUT2:I0->O            4   0.068   0.419  USER_V6_LED_O<1>1 (USER_V6_LED_O<1>)
     end scope: 'usr:USER_V6_LED_O<1>'
     OBUF:I->O                 0.003          V6_LED_1_OBUF (V6_LED<1>)
    ----------------------------------------
    Total                      1.356ns (0.446ns logic, 0.910ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CDCE_OUT0_P'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.426ns (Levels of Logic = 3)
  Source:            usr/vio/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/USER_REG (FF)
  Destination:       FPGA_CLKOUT (PAD)
  Source Clock:      CDCE_OUT0_P rising 0.2X

  Data Path: usr/vio/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/USER_REG to FPGA_CLKOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.375   0.581  U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/USER_REG (SYNC_OUT<1>)
     end scope: 'usr/vio:SYNC_OUT<1>'
     LUT3:I0->O            1   0.068   0.399  Mmux_FPGA_CLKOUT_O11 (FPGA_CLKOUT_O)
     end scope: 'usr:FPGA_CLKOUT_O'
     OBUF:I->O                 0.003          FPGA_CLKOUT_OBUF (FPGA_CLKOUT)
    ----------------------------------------
    Total                      1.426ns (0.446ns logic, 0.980ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XPOINT1_CLK1_P'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 2)
  Source:            system/cdceSync/fsm_pwrdown (FF)
  Destination:       CDCE_PWR_DOWN (PAD)
  Source Clock:      XPOINT1_CLK1_P rising

  Data Path: system/cdceSync/fsm_pwrdown to CDCE_PWR_DOWN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.375   0.399  fsm_pwrdown (fsm_pwrdown)
     end scope: 'system/cdceSync:PWRDOWN_O'
     end scope: 'system:CDCE_PWR_DOWN'
     OBUF:I->O                 0.003          CDCE_PWR_DOWN_OBUF (CDCE_PWR_DOWN)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/icon/U0/U_ICON/U_TDO_reg to usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX6:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CDCE_OUT0_P
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                 |   26.588|         |         |         |
XPOINT1_CLK1_P                                                                                              |    2.085|         |         |         |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT|    1.977|         |         |         |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                             |    3.277|         |         |         |
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_P |    3.407|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_P    |    1.860|         |         |         |
XPOINT1_CLK1_P |    2.085|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/USER_V6_LED_O<1>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/async_to_vio<16>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBankRst/GBT_RX_RESET_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/GBT_RX_O[1]_latOptGbtBank_rx
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_1
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_3
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_READY_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/MGT_O_mgtLink[1]_ready
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                 |    2.757|         |         |         |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT|    2.707|         |         |         |
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRESETDONE_OUT
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/TXOUTCLK_OUT
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                 |    1.953|         |         |         |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/TXOUTCLK_OUT|    1.336|         |         |         |
------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/pattCheck/GBTRXREADY_LOST_FLAG_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/pattCheck/RXDATA_ERRORSEEN_FLAG_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/gbtExmplDsgn/pattCheck/RXEXTRADATA_WIDEBUS_ERRORSEEN_FLAG_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/CONTROL1<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_P    |         |         |    1.327|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/CONTROL2<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_P    |         |         |    1.327|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                               |    2.842|         |         |         |
XPOINT1_CLK3_P                                                                                                            |    1.614|         |         |         |
usr/USER_V6_LED_O<1>                                                                                                      |    1.035|    1.035|         |         |
usr/async_to_vio<16>                                                                                                      |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBankRst/GBT_RX_RESET_O                                                                                |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/GBT_RX_O[1]_latOptGbtBank_rx                                                                   |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O                    |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0|    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_1|    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2|    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_3|    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4|    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_READY_O                               |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/MGT_O_mgtLink[1]_ready                         |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRECCLK_OUT              |    1.192|         |         |         |
usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/RXRESETDONE_OUT           |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/pattCheck/GBTRXREADY_LOST_FLAG_O                                                                         |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/pattCheck/RXDATA_ERRORSEEN_FLAG_O                                                                        |    1.035|    1.035|         |         |
usr/gbtExmplDsgn/pattCheck/RXEXTRADATA_WIDEBUS_ERRORSEEN_FLAG_O                                                           |    1.035|    1.035|         |         |
usr/icon/CONTROL1<13>                                                                                                     |         |    3.112|         |         |
usr/icon/CONTROL2<13>                                                                                                     |         |    3.112|         |         |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                           |    6.026|         |         |         |
usr/icon/U0/iUPDATE_OUT                                                                                                   |    1.753|         |         |         |
--------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/U0/iUPDATE_OUT
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
usr/icon/U0/iUPDATE_OUT|    1.284|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.46 secs
 
--> 

Total memory usage is 421892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  432 (   0 filtered)
Number of infos    :  137 (   0 filtered)

