// Seed: 580689737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16, id_17;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output wire id_2,
    output wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    output tri id_16,
    input wor id_17,
    input wand id_18,
    output supply1 id_19,
    input tri0 id_20,
    output uwire id_21,
    input wand id_22,
    output wand id_23,
    input tri id_24,
    output tri0 id_25,
    output wire id_26,
    input wor id_27,
    output wor id_28,
    output tri1 id_29,
    output tri0 id_30,
    output supply1 id_31,
    input wand id_32
);
  wire id_34;
  assign id_19 = 1 | 1;
  xor (
      id_31,
      id_17,
      id_32,
      id_24,
      id_12,
      id_8,
      id_13,
      id_4,
      id_7,
      id_35,
      id_27,
      id_10,
      id_34,
      id_9,
      id_18,
      id_5,
      id_15,
      id_22,
      id_20
  );
  wire id_35;
  module_0(
      id_34,
      id_34,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_35
  );
  wire id_36, id_37;
  wire id_38;
endmodule
