{
  "version": "5.1.1",
  "flags": {},
  "shapes": [
    {
      "label": "current",
      "points": [
        [
          109.0,
          37.0
        ],
        [
          141.0,
          68.0
        ]
      ],
      "group_id": null,
      "shape_type": "rectangle",
      "flags": {}
    },
    {
      "label": "port",
      "points": [
        [
          5.0,
          137.0
        ],
        [
          11.0,
          144.0
        ]
      ],
      "group_id": null,
      "shape_type": "rectangle",
      "flags": {}
    },
    {
      "label": "resistor",
      "points": [
        [
          39.0,
          32.0
        ],
        [
          62.0,
          76.0
        ]
      ],
      "group_id": null,
      "shape_type": "rectangle",
      "flags": {}
    },
    {
      "label": "pmos",
      "points": [
        [
          20.0,
          123.0
        ],
        [
          53.0,
          156.0
        ]
      ],
      "group_id": null,
      "shape_type": "rectangle",
      "flags": {}
    },
    {
      "label": "vdd",
      "points": [
        [
          33.0,
          6.0
        ],
        [
          68.0,
          13.0
        ]
      ],
      "group_id": null,
      "shape_type": "rectangle",
      "flags": {}
    },
    {
      "label": "port",
      "points": [
        [
          47.2495,
          178.568
        ],
        [
          54.6785,
          184.8683
        ]
      ],
      "group_id": null,
      "shape_type": "rectangle",
      "flags": {}
    }
  ],
  "imagePath": "A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector_12.jpg",
  "imageData": null,
  "imageHeight": 204,
  "imageWidth": 183
}