--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf nexys3_cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.679ns.
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X21Y26.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_22 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.408   counter<23>
                                                       counter_22
    SLICE_X21Y29.A1      net (fanout=2)        0.609   counter<22>
    SLICE_X21Y29.A       Tilo                  0.259   GND_5_o_counter[25]_equal_2_o<25>3
                                                       GND_5_o_counter[25]_equal_2_o<25>4
    SLICE_X21Y26.A6      net (fanout=1)        0.468   GND_5_o_counter[25]_equal_2_o<25>3
    SLICE_X21Y26.A       Tilo                  0.259   slow_clk
                                                       GND_5_o_counter[25]_equal_2_o<25>5
    SLICE_X21Y26.CE      net (fanout=1)        0.285   GND_5_o_counter[25]_equal_2_o
    SLICE_X21Y26.CLK     Tceck                 0.340   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (1.266ns logic, 1.362ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_20 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.408   counter<23>
                                                       counter_20
    SLICE_X21Y29.A2      net (fanout=2)        0.605   counter<20>
    SLICE_X21Y29.A       Tilo                  0.259   GND_5_o_counter[25]_equal_2_o<25>3
                                                       GND_5_o_counter[25]_equal_2_o<25>4
    SLICE_X21Y26.A6      net (fanout=1)        0.468   GND_5_o_counter[25]_equal_2_o<25>3
    SLICE_X21Y26.A       Tilo                  0.259   slow_clk
                                                       GND_5_o_counter[25]_equal_2_o<25>5
    SLICE_X21Y26.CE      net (fanout=1)        0.285   GND_5_o_counter[25]_equal_2_o
    SLICE_X21Y26.CLK     Tceck                 0.340   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.266ns logic, 1.358ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   counter<15>
                                                       counter_14
    SLICE_X21Y27.A1      net (fanout=2)        0.609   counter<14>
    SLICE_X21Y27.A       Tilo                  0.259   GND_5_o_counter[25]_equal_2_o<25>2
                                                       GND_5_o_counter[25]_equal_2_o<25>3
    SLICE_X21Y26.A4      net (fanout=1)        0.434   GND_5_o_counter[25]_equal_2_o<25>2
    SLICE_X21Y26.A       Tilo                  0.259   slow_clk
                                                       GND_5_o_counter[25]_equal_2_o<25>5
    SLICE_X21Y26.CE      net (fanout=1)        0.285   GND_5_o_counter[25]_equal_2_o
    SLICE_X21Y26.CLK     Tceck                 0.340   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (1.266ns logic, 1.328ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X20Y30.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.155 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_8 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.408   counter<11>
                                                       counter_8
    SLICE_X20Y26.A2      net (fanout=2)        1.007   counter<8>
    SLICE_X20Y26.COUT    Topcya                0.395   counter<11>
                                                       counter<8>_rt
                                                       Mcount_counter_cy<11>
    SLICE_X20Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X20Y27.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y28.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X20Y28.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y29.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X20Y29.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X20Y30.CLK     Tcinck                0.329   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.360ns logic, 1.019ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.155 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X20Y24.A5      net (fanout=2)        0.346   counter<0>
    SLICE_X20Y24.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X20Y25.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X20Y26.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X20Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X20Y27.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y28.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X20Y28.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y29.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X20Y29.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X20Y30.CLK     Tcinck                0.329   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (1.512ns logic, 0.364ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X20Y25.A5      net (fanout=2)        0.342   counter<4>
    SLICE_X20Y25.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X20Y26.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X20Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X20Y27.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y28.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X20Y28.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y29.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X20Y29.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X20Y30.CLK     Tcinck                0.329   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (1.436ns logic, 0.357ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_22 (SLICE_X20Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_8 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.408   counter<11>
                                                       counter_8
    SLICE_X20Y26.A2      net (fanout=2)        1.007   counter<8>
    SLICE_X20Y26.COUT    Topcya                0.395   counter<11>
                                                       counter<8>_rt
                                                       Mcount_counter_cy<11>
    SLICE_X20Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X20Y27.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y28.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X20Y28.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y29.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X20Y29.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (1.296ns logic, 1.016ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X20Y24.A5      net (fanout=2)        0.346   counter<0>
    SLICE_X20Y24.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X20Y25.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X20Y26.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X20Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X20Y27.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y28.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X20Y28.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y29.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X20Y29.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.448ns logic, 0.361ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.726ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X20Y25.A5      net (fanout=2)        0.342   counter<4>
    SLICE_X20Y25.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X20Y26.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X20Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X20Y27.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y28.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X20Y28.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y29.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X20Y29.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      1.726ns (1.372ns logic, 0.354ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X21Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk (FF)
  Destination:          slow_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.CQ      Tcko                  0.198   slow_clk
                                                       slow_clk
    SLICE_X21Y26.C5      net (fanout=2)        0.060   slow_clk
    SLICE_X21Y26.CLK     Tah         (-Th)    -0.215   slow_clk
                                                       slow_clk_INV_4_o1_INV_0
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X20Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.BQ      Tcko                  0.200   counter<7>
                                                       counter_5
    SLICE_X20Y25.B5      net (fanout=2)        0.075   counter<5>
    SLICE_X20Y25.CLK     Tah         (-Th)    -0.234   counter<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_17 (SLICE_X20Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_17 (FF)
  Destination:          counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_17 to counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.200   counter<19>
                                                       counter_17
    SLICE_X20Y28.B5      net (fanout=2)        0.075   counter<17>
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.234   counter<19>
                                                       counter<17>_rt
                                                       Mcount_counter_cy<19>
                                                       counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: counter<3>/SR
  Logical resource: counter_0/SR
  Location pin: SLICE_X20Y24.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.679|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 73 connections

Design statistics:
   Minimum period:   2.679ns{1}   (Maximum frequency: 373.274MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 16 20:22:55 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



