ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB79:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  44:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  45:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch3;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch4_up;
  49:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim5_ch1;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim5_ch2;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim5_ch3_up;
  52:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim5_ch4_trig;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim8_ch1;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_FS;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_DMA_Init(void);
  65:Core/Src/main.c **** static void MX_TIM3_Init(void);
  66:Core/Src/main.c **** static void MX_TIM5_Init(void);
  67:Core/Src/main.c **** static void MX_TIM8_Init(void);
  68:Core/Src/main.c **** static void MX_USB_PCD_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END 1 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  90:Core/Src/main.c **** 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 3


  91:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  92:Core/Src/main.c ****   HAL_Init();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Configure the system clock */
  99:Core/Src/main.c ****   SystemClock_Config();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Initialize all configured peripherals */
 106:Core/Src/main.c ****   MX_GPIO_Init();
 107:Core/Src/main.c ****   MX_DMA_Init();
 108:Core/Src/main.c ****   MX_TIM3_Init();
 109:Core/Src/main.c ****   MX_TIM5_Init();
 110:Core/Src/main.c ****   MX_TIM8_Init();
 111:Core/Src/main.c ****   MX_USB_PCD_Init();
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END 2 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Infinite loop */
 117:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 118:Core/Src/main.c ****   while (1)
 119:Core/Src/main.c ****   {
 120:Core/Src/main.c ****     /* USER CODE END WHILE */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 123:Core/Src/main.c ****   }
 124:Core/Src/main.c ****   /* USER CODE END 3 */
 125:Core/Src/main.c **** }
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /**
 128:Core/Src/main.c ****   * @brief System Clock Configuration
 129:Core/Src/main.c ****   * @retval None
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c **** void SystemClock_Config(void)
 132:Core/Src/main.c **** {
 133:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 134:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 135:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 138:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 4


 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 166:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 167:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c **** }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** /**
 174:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 175:Core/Src/main.c ****   * @param None
 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** static void MX_TIM3_Init(void)
 179:Core/Src/main.c **** {
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 186:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 191:Core/Src/main.c ****   htim3.Instance = TIM3;
 192:Core/Src/main.c ****   htim3.Init.Prescaler = 1-1;
 193:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 194:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 195:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 196:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 197:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 202:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 203:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 204:Core/Src/main.c ****   {
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 5


 205:Core/Src/main.c ****     Error_Handler();
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 208:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 209:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 210:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 211:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     Error_Handler();
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****     Error_Handler();
 218:Core/Src/main.c ****   }
 219:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 226:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** }
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /**
 231:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 232:Core/Src/main.c ****   * @param None
 233:Core/Src/main.c ****   * @retval None
 234:Core/Src/main.c ****   */
 235:Core/Src/main.c **** static void MX_TIM5_Init(void)
 236:Core/Src/main.c **** {
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 243:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 248:Core/Src/main.c ****   htim5.Instance = TIM5;
 249:Core/Src/main.c ****   htim5.Init.Prescaler = 1-1;
 250:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 251:Core/Src/main.c ****   htim5.Init.Period = 90-1;
 252:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 253:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 254:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 255:Core/Src/main.c ****   {
 256:Core/Src/main.c ****     Error_Handler();
 257:Core/Src/main.c ****   }
 258:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 259:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 260:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 261:Core/Src/main.c ****   {
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 6


 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 265:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 266:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 267:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 268:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     Error_Handler();
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 273:Core/Src/main.c ****   {
 274:Core/Src/main.c ****     Error_Handler();
 275:Core/Src/main.c ****   }
 276:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****     Error_Handler();
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 287:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 293:Core/Src/main.c ****   * @param None
 294:Core/Src/main.c ****   * @retval None
 295:Core/Src/main.c ****   */
 296:Core/Src/main.c **** static void MX_TIM8_Init(void)
 297:Core/Src/main.c **** {
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 304:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 305:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 310:Core/Src/main.c ****   htim8.Instance = TIM8;
 311:Core/Src/main.c ****   htim8.Init.Prescaler = 1-1;
 312:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 313:Core/Src/main.c ****   htim8.Init.Period = 90-1;
 314:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 315:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 316:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 317:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 318:Core/Src/main.c ****   {
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 7


 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 322:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 323:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 328:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 329:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 330:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 331:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 332:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 333:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 334:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 339:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 340:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 341:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 342:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 343:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 344:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 345:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 346:Core/Src/main.c ****   {
 347:Core/Src/main.c ****     Error_Handler();
 348:Core/Src/main.c ****   }
 349:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 352:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim8);
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /**
 357:Core/Src/main.c ****   * @brief USB Initialization Function
 358:Core/Src/main.c ****   * @param None
 359:Core/Src/main.c ****   * @retval None
 360:Core/Src/main.c ****   */
 361:Core/Src/main.c **** static void MX_USB_PCD_Init(void)
 362:Core/Src/main.c **** {
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 0 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END USB_Init 0 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 1 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE END USB_Init 1 */
 371:Core/Src/main.c ****   hpcd_USB_FS.Instance = USB;
 372:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 373:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 374:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 375:Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 8


 376:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 377:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END USB_Init 2 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /**
 388:Core/Src/main.c ****   * Enable DMA controller clock
 389:Core/Src/main.c ****   */
 390:Core/Src/main.c **** static void MX_DMA_Init(void)
 391:Core/Src/main.c **** {
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* DMA controller clock enable */
 394:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 395:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* DMA interrupt init */
 398:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 399:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 400:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 401:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 402:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 403:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 404:Core/Src/main.c ****   /* DMA1_Channel6_IRQn interrupt configuration */
 405:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 406:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 407:Core/Src/main.c ****   /* DMA2_Channel1_IRQn interrupt configuration */
 408:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 409:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 410:Core/Src/main.c ****   /* DMA2_Channel2_IRQn interrupt configuration */
 411:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 412:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 413:Core/Src/main.c ****   /* DMA2_Channel3_IRQn interrupt configuration */
 414:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 415:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 416:Core/Src/main.c ****   /* DMA2_Channel4_5_IRQn interrupt configuration */
 417:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 418:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
 423:Core/Src/main.c ****   * @brief GPIO Initialization Function
 424:Core/Src/main.c ****   * @param None
 425:Core/Src/main.c ****   * @retval None
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c **** static void MX_GPIO_Init(void)
 428:Core/Src/main.c **** {
  26              		.loc 1 428 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 9


  30              		@ link register save eliminated.
  31 0000 84B0     		sub	sp, sp, #16
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
 429:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 434:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  34              		.loc 1 434 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 434 3 view .LVU2
  37              		.loc 1 434 3 view .LVU3
  38 0002 134B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F02002 		orr	r2, r2, #32
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 434 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F02002 		and	r2, r2, #32
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 434 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE4:
  49              		.loc 1 434 3 view .LVU6
 435:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 435 3 view .LVU7
  51              	.LBB5:
  52              		.loc 1 435 3 view .LVU8
  53              		.loc 1 435 3 view .LVU9
  54 0016 9A69     		ldr	r2, [r3, #24]
  55 0018 42F00402 		orr	r2, r2, #4
  56 001c 9A61     		str	r2, [r3, #24]
  57              		.loc 1 435 3 view .LVU10
  58 001e 9A69     		ldr	r2, [r3, #24]
  59 0020 02F00402 		and	r2, r2, #4
  60 0024 0192     		str	r2, [sp, #4]
  61              		.loc 1 435 3 view .LVU11
  62 0026 019A     		ldr	r2, [sp, #4]
  63              	.LBE5:
  64              		.loc 1 435 3 view .LVU12
 436:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 436 3 view .LVU13
  66              	.LBB6:
  67              		.loc 1 436 3 view .LVU14
  68              		.loc 1 436 3 view .LVU15
  69 0028 9A69     		ldr	r2, [r3, #24]
  70 002a 42F00802 		orr	r2, r2, #8
  71 002e 9A61     		str	r2, [r3, #24]
  72              		.loc 1 436 3 view .LVU16
  73 0030 9A69     		ldr	r2, [r3, #24]
  74 0032 02F00802 		and	r2, r2, #8
  75 0036 0292     		str	r2, [sp, #8]
  76              		.loc 1 436 3 view .LVU17
  77 0038 029A     		ldr	r2, [sp, #8]
  78              	.LBE6:
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 10


  79              		.loc 1 436 3 view .LVU18
 437:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  80              		.loc 1 437 3 view .LVU19
  81              	.LBB7:
  82              		.loc 1 437 3 view .LVU20
  83              		.loc 1 437 3 view .LVU21
  84 003a 9A69     		ldr	r2, [r3, #24]
  85 003c 42F01002 		orr	r2, r2, #16
  86 0040 9A61     		str	r2, [r3, #24]
  87              		.loc 1 437 3 view .LVU22
  88 0042 9B69     		ldr	r3, [r3, #24]
  89 0044 03F01003 		and	r3, r3, #16
  90 0048 0393     		str	r3, [sp, #12]
  91              		.loc 1 437 3 view .LVU23
  92 004a 039B     		ldr	r3, [sp, #12]
  93              	.LBE7:
  94              		.loc 1 437 3 view .LVU24
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 442:Core/Src/main.c **** }
  95              		.loc 1 442 1 is_stmt 0 view .LVU25
  96 004c 04B0     		add	sp, sp, #16
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 0
  99              		@ sp needed
 100 004e 7047     		bx	lr
 101              	.L4:
 102              		.align	2
 103              	.L3:
 104 0050 00100240 		.word	1073876992
 105              		.cfi_endproc
 106              	.LFE79:
 108              		.section	.text.MX_DMA_Init,"ax",%progbits
 109              		.align	1
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 114              	MX_DMA_Init:
 115              	.LFB78:
 391:Core/Src/main.c **** 
 116              		.loc 1 391 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 8
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120 0000 00B5     		push	{lr}
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 4
 123              		.cfi_offset 14, -4
 124 0002 83B0     		sub	sp, sp, #12
 125              	.LCFI3:
 126              		.cfi_def_cfa_offset 16
 394:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 127              		.loc 1 394 3 view .LVU27
 128              	.LBB8:
 394:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 11


 129              		.loc 1 394 3 view .LVU28
 394:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 130              		.loc 1 394 3 view .LVU29
 131 0004 264B     		ldr	r3, .L7
 132 0006 5A69     		ldr	r2, [r3, #20]
 133 0008 42F00102 		orr	r2, r2, #1
 134 000c 5A61     		str	r2, [r3, #20]
 394:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 135              		.loc 1 394 3 view .LVU30
 136 000e 5A69     		ldr	r2, [r3, #20]
 137 0010 02F00102 		and	r2, r2, #1
 138 0014 0092     		str	r2, [sp]
 394:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 139              		.loc 1 394 3 view .LVU31
 140 0016 009A     		ldr	r2, [sp]
 141              	.LBE8:
 394:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 142              		.loc 1 394 3 view .LVU32
 395:Core/Src/main.c **** 
 143              		.loc 1 395 3 view .LVU33
 144              	.LBB9:
 395:Core/Src/main.c **** 
 145              		.loc 1 395 3 view .LVU34
 395:Core/Src/main.c **** 
 146              		.loc 1 395 3 view .LVU35
 147 0018 5A69     		ldr	r2, [r3, #20]
 148 001a 42F00202 		orr	r2, r2, #2
 149 001e 5A61     		str	r2, [r3, #20]
 395:Core/Src/main.c **** 
 150              		.loc 1 395 3 view .LVU36
 151 0020 5B69     		ldr	r3, [r3, #20]
 152 0022 03F00203 		and	r3, r3, #2
 153 0026 0193     		str	r3, [sp, #4]
 395:Core/Src/main.c **** 
 154              		.loc 1 395 3 view .LVU37
 155 0028 019B     		ldr	r3, [sp, #4]
 156              	.LBE9:
 395:Core/Src/main.c **** 
 157              		.loc 1 395 3 view .LVU38
 399:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 158              		.loc 1 399 3 view .LVU39
 159 002a 0022     		movs	r2, #0
 160 002c 1146     		mov	r1, r2
 161 002e 0C20     		movs	r0, #12
 162 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 163              	.LVL0:
 400:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 164              		.loc 1 400 3 view .LVU40
 165 0034 0C20     		movs	r0, #12
 166 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 167              	.LVL1:
 402:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 168              		.loc 1 402 3 view .LVU41
 169 003a 0022     		movs	r2, #0
 170 003c 1146     		mov	r1, r2
 171 003e 0D20     		movs	r0, #13
 172 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 12


 173              	.LVL2:
 403:Core/Src/main.c ****   /* DMA1_Channel6_IRQn interrupt configuration */
 174              		.loc 1 403 3 view .LVU42
 175 0044 0D20     		movs	r0, #13
 176 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 177              	.LVL3:
 405:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 178              		.loc 1 405 3 view .LVU43
 179 004a 0022     		movs	r2, #0
 180 004c 1146     		mov	r1, r2
 181 004e 1020     		movs	r0, #16
 182 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 183              	.LVL4:
 406:Core/Src/main.c ****   /* DMA2_Channel1_IRQn interrupt configuration */
 184              		.loc 1 406 3 view .LVU44
 185 0054 1020     		movs	r0, #16
 186 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 187              	.LVL5:
 408:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 188              		.loc 1 408 3 view .LVU45
 189 005a 0022     		movs	r2, #0
 190 005c 1146     		mov	r1, r2
 191 005e 3820     		movs	r0, #56
 192 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 193              	.LVL6:
 409:Core/Src/main.c ****   /* DMA2_Channel2_IRQn interrupt configuration */
 194              		.loc 1 409 3 view .LVU46
 195 0064 3820     		movs	r0, #56
 196 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 197              	.LVL7:
 411:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 198              		.loc 1 411 3 view .LVU47
 199 006a 0022     		movs	r2, #0
 200 006c 1146     		mov	r1, r2
 201 006e 3920     		movs	r0, #57
 202 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 203              	.LVL8:
 412:Core/Src/main.c ****   /* DMA2_Channel3_IRQn interrupt configuration */
 204              		.loc 1 412 3 view .LVU48
 205 0074 3920     		movs	r0, #57
 206 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 207              	.LVL9:
 414:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 208              		.loc 1 414 3 view .LVU49
 209 007a 0022     		movs	r2, #0
 210 007c 1146     		mov	r1, r2
 211 007e 3A20     		movs	r0, #58
 212 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 213              	.LVL10:
 415:Core/Src/main.c ****   /* DMA2_Channel4_5_IRQn interrupt configuration */
 214              		.loc 1 415 3 view .LVU50
 215 0084 3A20     		movs	r0, #58
 216 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.LVL11:
 417:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 218              		.loc 1 417 3 view .LVU51
 219 008a 0022     		movs	r2, #0
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 13


 220 008c 1146     		mov	r1, r2
 221 008e 3B20     		movs	r0, #59
 222 0090 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 223              	.LVL12:
 418:Core/Src/main.c **** 
 224              		.loc 1 418 3 view .LVU52
 225 0094 3B20     		movs	r0, #59
 226 0096 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 227              	.LVL13:
 420:Core/Src/main.c **** 
 228              		.loc 1 420 1 is_stmt 0 view .LVU53
 229 009a 03B0     		add	sp, sp, #12
 230              	.LCFI4:
 231              		.cfi_def_cfa_offset 4
 232              		@ sp needed
 233 009c 5DF804FB 		ldr	pc, [sp], #4
 234              	.L8:
 235              		.align	2
 236              	.L7:
 237 00a0 00100240 		.word	1073876992
 238              		.cfi_endproc
 239              	.LFE78:
 241              		.section	.text.Error_Handler,"ax",%progbits
 242              		.align	1
 243              		.global	Error_Handler
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	Error_Handler:
 249              	.LFB80:
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 445:Core/Src/main.c **** 
 446:Core/Src/main.c **** /* USER CODE END 4 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c **** /**
 449:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 450:Core/Src/main.c ****   * @retval None
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c **** void Error_Handler(void)
 453:Core/Src/main.c **** {
 250              		.loc 1 453 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ Volatile: function does not return.
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 454:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 455:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 456:Core/Src/main.c ****   __disable_irq();
 256              		.loc 1 456 3 view .LVU55
 257              	.LBB10:
 258              	.LBI10:
 259              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 14


   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 15


  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 16


 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 260              		.loc 2 140 27 view .LVU56
 261              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 262              		.loc 2 142 3 view .LVU57
 263              		.syntax unified
 264              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 265 0000 72B6     		cpsid i
 266              	@ 0 "" 2
 267              		.thumb
 268              		.syntax unified
 269              	.L10:
 270              	.LBE11:
 271              	.LBE10:
 457:Core/Src/main.c ****   while (1)
 272              		.loc 1 457 3 view .LVU58
 458:Core/Src/main.c ****   {
 459:Core/Src/main.c ****   }
 273              		.loc 1 459 3 view .LVU59
 457:Core/Src/main.c ****   while (1)
 274              		.loc 1 457 9 view .LVU60
 275 0002 FEE7     		b	.L10
 276              		.cfi_endproc
 277              	.LFE80:
 279              		.section	.text.MX_TIM3_Init,"ax",%progbits
 280              		.align	1
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	MX_TIM3_Init:
 286              	.LFB74:
 179:Core/Src/main.c **** 
 287              		.loc 1 179 1 view -0
 288              		.cfi_startproc
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 17


 289              		@ args = 0, pretend = 0, frame = 40
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291 0000 00B5     		push	{lr}
 292              	.LCFI5:
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 14, -4
 295 0002 8BB0     		sub	sp, sp, #44
 296              	.LCFI6:
 297              		.cfi_def_cfa_offset 48
 185:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 298              		.loc 1 185 3 view .LVU62
 185:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 299              		.loc 1 185 27 is_stmt 0 view .LVU63
 300 0004 0023     		movs	r3, #0
 301 0006 0893     		str	r3, [sp, #32]
 302 0008 0993     		str	r3, [sp, #36]
 186:Core/Src/main.c **** 
 303              		.loc 1 186 3 is_stmt 1 view .LVU64
 186:Core/Src/main.c **** 
 304              		.loc 1 186 22 is_stmt 0 view .LVU65
 305 000a 0193     		str	r3, [sp, #4]
 306 000c 0293     		str	r3, [sp, #8]
 307 000e 0393     		str	r3, [sp, #12]
 308 0010 0493     		str	r3, [sp, #16]
 309 0012 0593     		str	r3, [sp, #20]
 310 0014 0693     		str	r3, [sp, #24]
 311 0016 0793     		str	r3, [sp, #28]
 191:Core/Src/main.c ****   htim3.Init.Prescaler = 1-1;
 312              		.loc 1 191 3 is_stmt 1 view .LVU66
 191:Core/Src/main.c ****   htim3.Init.Prescaler = 1-1;
 313              		.loc 1 191 18 is_stmt 0 view .LVU67
 314 0018 1D48     		ldr	r0, .L23
 315 001a 1E4A     		ldr	r2, .L23+4
 316 001c 0260     		str	r2, [r0]
 192:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 317              		.loc 1 192 3 is_stmt 1 view .LVU68
 192:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 318              		.loc 1 192 24 is_stmt 0 view .LVU69
 319 001e 4360     		str	r3, [r0, #4]
 193:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 320              		.loc 1 193 3 is_stmt 1 view .LVU70
 193:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 321              		.loc 1 193 26 is_stmt 0 view .LVU71
 322 0020 8360     		str	r3, [r0, #8]
 194:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 323              		.loc 1 194 3 is_stmt 1 view .LVU72
 194:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 324              		.loc 1 194 21 is_stmt 0 view .LVU73
 325 0022 5922     		movs	r2, #89
 326 0024 C260     		str	r2, [r0, #12]
 195:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 327              		.loc 1 195 3 is_stmt 1 view .LVU74
 195:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 328              		.loc 1 195 28 is_stmt 0 view .LVU75
 329 0026 0361     		str	r3, [r0, #16]
 196:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 330              		.loc 1 196 3 is_stmt 1 view .LVU76
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 18


 196:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 331              		.loc 1 196 32 is_stmt 0 view .LVU77
 332 0028 8361     		str	r3, [r0, #24]
 197:Core/Src/main.c ****   {
 333              		.loc 1 197 3 is_stmt 1 view .LVU78
 197:Core/Src/main.c ****   {
 334              		.loc 1 197 7 is_stmt 0 view .LVU79
 335 002a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 336              	.LVL14:
 197:Core/Src/main.c ****   {
 337              		.loc 1 197 6 discriminator 1 view .LVU80
 338 002e 20BB     		cbnz	r0, .L18
 201:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 339              		.loc 1 201 3 is_stmt 1 view .LVU81
 201:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 340              		.loc 1 201 37 is_stmt 0 view .LVU82
 341 0030 0023     		movs	r3, #0
 342 0032 0893     		str	r3, [sp, #32]
 202:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 343              		.loc 1 202 3 is_stmt 1 view .LVU83
 202:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 344              		.loc 1 202 33 is_stmt 0 view .LVU84
 345 0034 0993     		str	r3, [sp, #36]
 203:Core/Src/main.c ****   {
 346              		.loc 1 203 3 is_stmt 1 view .LVU85
 203:Core/Src/main.c ****   {
 347              		.loc 1 203 7 is_stmt 0 view .LVU86
 348 0036 08A9     		add	r1, sp, #32
 349 0038 1548     		ldr	r0, .L23
 350 003a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 351              	.LVL15:
 203:Core/Src/main.c ****   {
 352              		.loc 1 203 6 discriminator 1 view .LVU87
 353 003e F0B9     		cbnz	r0, .L19
 207:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 354              		.loc 1 207 3 is_stmt 1 view .LVU88
 207:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 355              		.loc 1 207 20 is_stmt 0 view .LVU89
 356 0040 6023     		movs	r3, #96
 357 0042 0193     		str	r3, [sp, #4]
 208:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 358              		.loc 1 208 3 is_stmt 1 view .LVU90
 208:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 359              		.loc 1 208 19 is_stmt 0 view .LVU91
 360 0044 0022     		movs	r2, #0
 361 0046 0292     		str	r2, [sp, #8]
 209:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 362              		.loc 1 209 3 is_stmt 1 view .LVU92
 209:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 363              		.loc 1 209 24 is_stmt 0 view .LVU93
 364 0048 0392     		str	r2, [sp, #12]
 210:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 365              		.loc 1 210 3 is_stmt 1 view .LVU94
 210:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 366              		.loc 1 210 24 is_stmt 0 view .LVU95
 367 004a 0592     		str	r2, [sp, #20]
 211:Core/Src/main.c ****   {
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 19


 368              		.loc 1 211 3 is_stmt 1 view .LVU96
 211:Core/Src/main.c ****   {
 369              		.loc 1 211 7 is_stmt 0 view .LVU97
 370 004c 01A9     		add	r1, sp, #4
 371 004e 1048     		ldr	r0, .L23
 372 0050 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 373              	.LVL16:
 211:Core/Src/main.c ****   {
 374              		.loc 1 211 6 discriminator 1 view .LVU98
 375 0054 A8B9     		cbnz	r0, .L20
 215:Core/Src/main.c ****   {
 376              		.loc 1 215 3 is_stmt 1 view .LVU99
 215:Core/Src/main.c ****   {
 377              		.loc 1 215 7 is_stmt 0 view .LVU100
 378 0056 0822     		movs	r2, #8
 379 0058 01A9     		add	r1, sp, #4
 380 005a 0D48     		ldr	r0, .L23
 381 005c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 382              	.LVL17:
 215:Core/Src/main.c ****   {
 383              		.loc 1 215 6 discriminator 1 view .LVU101
 384 0060 88B9     		cbnz	r0, .L21
 219:Core/Src/main.c ****   {
 385              		.loc 1 219 3 is_stmt 1 view .LVU102
 219:Core/Src/main.c ****   {
 386              		.loc 1 219 7 is_stmt 0 view .LVU103
 387 0062 0C22     		movs	r2, #12
 388 0064 01A9     		add	r1, sp, #4
 389 0066 0A48     		ldr	r0, .L23
 390 0068 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 391              	.LVL18:
 219:Core/Src/main.c ****   {
 392              		.loc 1 219 6 discriminator 1 view .LVU104
 393 006c 68B9     		cbnz	r0, .L22
 226:Core/Src/main.c **** 
 394              		.loc 1 226 3 is_stmt 1 view .LVU105
 395 006e 0848     		ldr	r0, .L23
 396 0070 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 397              	.LVL19:
 228:Core/Src/main.c **** 
 398              		.loc 1 228 1 is_stmt 0 view .LVU106
 399 0074 0BB0     		add	sp, sp, #44
 400              	.LCFI7:
 401              		.cfi_remember_state
 402              		.cfi_def_cfa_offset 4
 403              		@ sp needed
 404 0076 5DF804FB 		ldr	pc, [sp], #4
 405              	.L18:
 406              	.LCFI8:
 407              		.cfi_restore_state
 199:Core/Src/main.c ****   }
 408              		.loc 1 199 5 is_stmt 1 view .LVU107
 409 007a FFF7FEFF 		bl	Error_Handler
 410              	.LVL20:
 411              	.L19:
 205:Core/Src/main.c ****   }
 412              		.loc 1 205 5 view .LVU108
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 20


 413 007e FFF7FEFF 		bl	Error_Handler
 414              	.LVL21:
 415              	.L20:
 213:Core/Src/main.c ****   }
 416              		.loc 1 213 5 view .LVU109
 417 0082 FFF7FEFF 		bl	Error_Handler
 418              	.LVL22:
 419              	.L21:
 217:Core/Src/main.c ****   }
 420              		.loc 1 217 5 view .LVU110
 421 0086 FFF7FEFF 		bl	Error_Handler
 422              	.LVL23:
 423              	.L22:
 221:Core/Src/main.c ****   }
 424              		.loc 1 221 5 view .LVU111
 425 008a FFF7FEFF 		bl	Error_Handler
 426              	.LVL24:
 427              	.L24:
 428 008e 00BF     		.align	2
 429              	.L23:
 430 0090 00000000 		.word	htim3
 431 0094 00040040 		.word	1073742848
 432              		.cfi_endproc
 433              	.LFE74:
 435              		.section	.text.MX_TIM5_Init,"ax",%progbits
 436              		.align	1
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 441              	MX_TIM5_Init:
 442              	.LFB75:
 236:Core/Src/main.c **** 
 443              		.loc 1 236 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 40
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447 0000 00B5     		push	{lr}
 448              	.LCFI9:
 449              		.cfi_def_cfa_offset 4
 450              		.cfi_offset 14, -4
 451 0002 8BB0     		sub	sp, sp, #44
 452              	.LCFI10:
 453              		.cfi_def_cfa_offset 48
 242:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 454              		.loc 1 242 3 view .LVU113
 242:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 455              		.loc 1 242 27 is_stmt 0 view .LVU114
 456 0004 0023     		movs	r3, #0
 457 0006 0893     		str	r3, [sp, #32]
 458 0008 0993     		str	r3, [sp, #36]
 243:Core/Src/main.c **** 
 459              		.loc 1 243 3 is_stmt 1 view .LVU115
 243:Core/Src/main.c **** 
 460              		.loc 1 243 22 is_stmt 0 view .LVU116
 461 000a 0193     		str	r3, [sp, #4]
 462 000c 0293     		str	r3, [sp, #8]
 463 000e 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 21


 464 0010 0493     		str	r3, [sp, #16]
 465 0012 0593     		str	r3, [sp, #20]
 466 0014 0693     		str	r3, [sp, #24]
 467 0016 0793     		str	r3, [sp, #28]
 248:Core/Src/main.c ****   htim5.Init.Prescaler = 1-1;
 468              		.loc 1 248 3 is_stmt 1 view .LVU117
 248:Core/Src/main.c ****   htim5.Init.Prescaler = 1-1;
 469              		.loc 1 248 18 is_stmt 0 view .LVU118
 470 0018 2148     		ldr	r0, .L39
 471 001a 224A     		ldr	r2, .L39+4
 472 001c 0260     		str	r2, [r0]
 249:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 473              		.loc 1 249 3 is_stmt 1 view .LVU119
 249:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 474              		.loc 1 249 24 is_stmt 0 view .LVU120
 475 001e 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   htim5.Init.Period = 90-1;
 476              		.loc 1 250 3 is_stmt 1 view .LVU121
 250:Core/Src/main.c ****   htim5.Init.Period = 90-1;
 477              		.loc 1 250 26 is_stmt 0 view .LVU122
 478 0020 8360     		str	r3, [r0, #8]
 251:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 479              		.loc 1 251 3 is_stmt 1 view .LVU123
 251:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 480              		.loc 1 251 21 is_stmt 0 view .LVU124
 481 0022 5922     		movs	r2, #89
 482 0024 C260     		str	r2, [r0, #12]
 252:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 483              		.loc 1 252 3 is_stmt 1 view .LVU125
 252:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 484              		.loc 1 252 28 is_stmt 0 view .LVU126
 485 0026 0361     		str	r3, [r0, #16]
 253:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 486              		.loc 1 253 3 is_stmt 1 view .LVU127
 253:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 487              		.loc 1 253 32 is_stmt 0 view .LVU128
 488 0028 8361     		str	r3, [r0, #24]
 254:Core/Src/main.c ****   {
 489              		.loc 1 254 3 is_stmt 1 view .LVU129
 254:Core/Src/main.c ****   {
 490              		.loc 1 254 7 is_stmt 0 view .LVU130
 491 002a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 492              	.LVL25:
 254:Core/Src/main.c ****   {
 493              		.loc 1 254 6 discriminator 1 view .LVU131
 494 002e 58BB     		cbnz	r0, .L33
 258:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 495              		.loc 1 258 3 is_stmt 1 view .LVU132
 258:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 496              		.loc 1 258 37 is_stmt 0 view .LVU133
 497 0030 0023     		movs	r3, #0
 498 0032 0893     		str	r3, [sp, #32]
 259:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 499              		.loc 1 259 3 is_stmt 1 view .LVU134
 259:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 500              		.loc 1 259 33 is_stmt 0 view .LVU135
 501 0034 0993     		str	r3, [sp, #36]
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 22


 260:Core/Src/main.c ****   {
 502              		.loc 1 260 3 is_stmt 1 view .LVU136
 260:Core/Src/main.c ****   {
 503              		.loc 1 260 7 is_stmt 0 view .LVU137
 504 0036 08A9     		add	r1, sp, #32
 505 0038 1948     		ldr	r0, .L39
 506 003a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 507              	.LVL26:
 260:Core/Src/main.c ****   {
 508              		.loc 1 260 6 discriminator 1 view .LVU138
 509 003e 28BB     		cbnz	r0, .L34
 264:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 510              		.loc 1 264 3 is_stmt 1 view .LVU139
 264:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 511              		.loc 1 264 20 is_stmt 0 view .LVU140
 512 0040 6023     		movs	r3, #96
 513 0042 0193     		str	r3, [sp, #4]
 265:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 514              		.loc 1 265 3 is_stmt 1 view .LVU141
 265:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 515              		.loc 1 265 19 is_stmt 0 view .LVU142
 516 0044 0022     		movs	r2, #0
 517 0046 0292     		str	r2, [sp, #8]
 266:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 518              		.loc 1 266 3 is_stmt 1 view .LVU143
 266:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 519              		.loc 1 266 24 is_stmt 0 view .LVU144
 520 0048 0392     		str	r2, [sp, #12]
 267:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 521              		.loc 1 267 3 is_stmt 1 view .LVU145
 267:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 522              		.loc 1 267 24 is_stmt 0 view .LVU146
 523 004a 0592     		str	r2, [sp, #20]
 268:Core/Src/main.c ****   {
 524              		.loc 1 268 3 is_stmt 1 view .LVU147
 268:Core/Src/main.c ****   {
 525              		.loc 1 268 7 is_stmt 0 view .LVU148
 526 004c 01A9     		add	r1, sp, #4
 527 004e 1448     		ldr	r0, .L39
 528 0050 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 529              	.LVL27:
 268:Core/Src/main.c ****   {
 530              		.loc 1 268 6 discriminator 1 view .LVU149
 531 0054 E0B9     		cbnz	r0, .L35
 272:Core/Src/main.c ****   {
 532              		.loc 1 272 3 is_stmt 1 view .LVU150
 272:Core/Src/main.c ****   {
 533              		.loc 1 272 7 is_stmt 0 view .LVU151
 534 0056 0422     		movs	r2, #4
 535 0058 0DEB0201 		add	r1, sp, r2
 536 005c 1048     		ldr	r0, .L39
 537 005e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 538              	.LVL28:
 272:Core/Src/main.c ****   {
 539              		.loc 1 272 6 discriminator 1 view .LVU152
 540 0062 B8B9     		cbnz	r0, .L36
 276:Core/Src/main.c ****   {
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 23


 541              		.loc 1 276 3 is_stmt 1 view .LVU153
 276:Core/Src/main.c ****   {
 542              		.loc 1 276 7 is_stmt 0 view .LVU154
 543 0064 0822     		movs	r2, #8
 544 0066 01A9     		add	r1, sp, #4
 545 0068 0D48     		ldr	r0, .L39
 546 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 547              	.LVL29:
 276:Core/Src/main.c ****   {
 548              		.loc 1 276 6 discriminator 1 view .LVU155
 549 006e 98B9     		cbnz	r0, .L37
 280:Core/Src/main.c ****   {
 550              		.loc 1 280 3 is_stmt 1 view .LVU156
 280:Core/Src/main.c ****   {
 551              		.loc 1 280 7 is_stmt 0 view .LVU157
 552 0070 0C22     		movs	r2, #12
 553 0072 01A9     		add	r1, sp, #4
 554 0074 0A48     		ldr	r0, .L39
 555 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 556              	.LVL30:
 280:Core/Src/main.c ****   {
 557              		.loc 1 280 6 discriminator 1 view .LVU158
 558 007a 78B9     		cbnz	r0, .L38
 287:Core/Src/main.c **** 
 559              		.loc 1 287 3 is_stmt 1 view .LVU159
 560 007c 0848     		ldr	r0, .L39
 561 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 562              	.LVL31:
 289:Core/Src/main.c **** 
 563              		.loc 1 289 1 is_stmt 0 view .LVU160
 564 0082 0BB0     		add	sp, sp, #44
 565              	.LCFI11:
 566              		.cfi_remember_state
 567              		.cfi_def_cfa_offset 4
 568              		@ sp needed
 569 0084 5DF804FB 		ldr	pc, [sp], #4
 570              	.L33:
 571              	.LCFI12:
 572              		.cfi_restore_state
 256:Core/Src/main.c ****   }
 573              		.loc 1 256 5 is_stmt 1 view .LVU161
 574 0088 FFF7FEFF 		bl	Error_Handler
 575              	.LVL32:
 576              	.L34:
 262:Core/Src/main.c ****   }
 577              		.loc 1 262 5 view .LVU162
 578 008c FFF7FEFF 		bl	Error_Handler
 579              	.LVL33:
 580              	.L35:
 270:Core/Src/main.c ****   }
 581              		.loc 1 270 5 view .LVU163
 582 0090 FFF7FEFF 		bl	Error_Handler
 583              	.LVL34:
 584              	.L36:
 274:Core/Src/main.c ****   }
 585              		.loc 1 274 5 view .LVU164
 586 0094 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 24


 587              	.LVL35:
 588              	.L37:
 278:Core/Src/main.c ****   }
 589              		.loc 1 278 5 view .LVU165
 590 0098 FFF7FEFF 		bl	Error_Handler
 591              	.LVL36:
 592              	.L38:
 282:Core/Src/main.c ****   }
 593              		.loc 1 282 5 view .LVU166
 594 009c FFF7FEFF 		bl	Error_Handler
 595              	.LVL37:
 596              	.L40:
 597              		.align	2
 598              	.L39:
 599 00a0 00000000 		.word	htim5
 600 00a4 000C0040 		.word	1073744896
 601              		.cfi_endproc
 602              	.LFE75:
 604              		.section	.text.MX_TIM8_Init,"ax",%progbits
 605              		.align	1
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 610              	MX_TIM8_Init:
 611              	.LFB76:
 297:Core/Src/main.c **** 
 612              		.loc 1 297 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 72
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616 0000 10B5     		push	{r4, lr}
 617              	.LCFI13:
 618              		.cfi_def_cfa_offset 8
 619              		.cfi_offset 4, -8
 620              		.cfi_offset 14, -4
 621 0002 92B0     		sub	sp, sp, #72
 622              	.LCFI14:
 623              		.cfi_def_cfa_offset 80
 303:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 624              		.loc 1 303 3 view .LVU168
 303:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 625              		.loc 1 303 27 is_stmt 0 view .LVU169
 626 0004 0024     		movs	r4, #0
 627 0006 1094     		str	r4, [sp, #64]
 628 0008 1194     		str	r4, [sp, #68]
 304:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 629              		.loc 1 304 3 is_stmt 1 view .LVU170
 304:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 630              		.loc 1 304 22 is_stmt 0 view .LVU171
 631 000a 0994     		str	r4, [sp, #36]
 632 000c 0A94     		str	r4, [sp, #40]
 633 000e 0B94     		str	r4, [sp, #44]
 634 0010 0C94     		str	r4, [sp, #48]
 635 0012 0D94     		str	r4, [sp, #52]
 636 0014 0E94     		str	r4, [sp, #56]
 637 0016 0F94     		str	r4, [sp, #60]
 305:Core/Src/main.c **** 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 25


 638              		.loc 1 305 3 is_stmt 1 view .LVU172
 305:Core/Src/main.c **** 
 639              		.loc 1 305 34 is_stmt 0 view .LVU173
 640 0018 2022     		movs	r2, #32
 641 001a 2146     		mov	r1, r4
 642 001c 01A8     		add	r0, sp, #4
 643 001e FFF7FEFF 		bl	memset
 644              	.LVL38:
 310:Core/Src/main.c ****   htim8.Init.Prescaler = 1-1;
 645              		.loc 1 310 3 is_stmt 1 view .LVU174
 310:Core/Src/main.c ****   htim8.Init.Prescaler = 1-1;
 646              		.loc 1 310 18 is_stmt 0 view .LVU175
 647 0022 2048     		ldr	r0, .L51
 648 0024 204B     		ldr	r3, .L51+4
 649 0026 0360     		str	r3, [r0]
 311:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 650              		.loc 1 311 3 is_stmt 1 view .LVU176
 311:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 651              		.loc 1 311 24 is_stmt 0 view .LVU177
 652 0028 4460     		str	r4, [r0, #4]
 312:Core/Src/main.c ****   htim8.Init.Period = 90-1;
 653              		.loc 1 312 3 is_stmt 1 view .LVU178
 312:Core/Src/main.c ****   htim8.Init.Period = 90-1;
 654              		.loc 1 312 26 is_stmt 0 view .LVU179
 655 002a 8460     		str	r4, [r0, #8]
 313:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 656              		.loc 1 313 3 is_stmt 1 view .LVU180
 313:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 657              		.loc 1 313 21 is_stmt 0 view .LVU181
 658 002c 5923     		movs	r3, #89
 659 002e C360     		str	r3, [r0, #12]
 314:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 660              		.loc 1 314 3 is_stmt 1 view .LVU182
 314:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 661              		.loc 1 314 28 is_stmt 0 view .LVU183
 662 0030 0461     		str	r4, [r0, #16]
 315:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 663              		.loc 1 315 3 is_stmt 1 view .LVU184
 315:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 664              		.loc 1 315 32 is_stmt 0 view .LVU185
 665 0032 4461     		str	r4, [r0, #20]
 316:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 666              		.loc 1 316 3 is_stmt 1 view .LVU186
 316:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 667              		.loc 1 316 32 is_stmt 0 view .LVU187
 668 0034 8461     		str	r4, [r0, #24]
 317:Core/Src/main.c ****   {
 669              		.loc 1 317 3 is_stmt 1 view .LVU188
 317:Core/Src/main.c ****   {
 670              		.loc 1 317 7 is_stmt 0 view .LVU189
 671 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 672              	.LVL39:
 317:Core/Src/main.c ****   {
 673              		.loc 1 317 6 discriminator 1 view .LVU190
 674 003a 0028     		cmp	r0, #0
 675 003c 29D1     		bne	.L47
 321:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 26


 676              		.loc 1 321 3 is_stmt 1 view .LVU191
 321:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 677              		.loc 1 321 37 is_stmt 0 view .LVU192
 678 003e 0023     		movs	r3, #0
 679 0040 1093     		str	r3, [sp, #64]
 322:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 680              		.loc 1 322 3 is_stmt 1 view .LVU193
 322:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 681              		.loc 1 322 33 is_stmt 0 view .LVU194
 682 0042 1193     		str	r3, [sp, #68]
 323:Core/Src/main.c ****   {
 683              		.loc 1 323 3 is_stmt 1 view .LVU195
 323:Core/Src/main.c ****   {
 684              		.loc 1 323 7 is_stmt 0 view .LVU196
 685 0044 10A9     		add	r1, sp, #64
 686 0046 1748     		ldr	r0, .L51
 687 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 688              	.LVL40:
 323:Core/Src/main.c ****   {
 689              		.loc 1 323 6 discriminator 1 view .LVU197
 690 004c 18BB     		cbnz	r0, .L48
 327:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 691              		.loc 1 327 3 is_stmt 1 view .LVU198
 327:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 692              		.loc 1 327 20 is_stmt 0 view .LVU199
 693 004e 6023     		movs	r3, #96
 694 0050 0993     		str	r3, [sp, #36]
 328:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 695              		.loc 1 328 3 is_stmt 1 view .LVU200
 328:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 696              		.loc 1 328 19 is_stmt 0 view .LVU201
 697 0052 0022     		movs	r2, #0
 698 0054 0A92     		str	r2, [sp, #40]
 329:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 699              		.loc 1 329 3 is_stmt 1 view .LVU202
 329:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 700              		.loc 1 329 24 is_stmt 0 view .LVU203
 701 0056 0B92     		str	r2, [sp, #44]
 330:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 702              		.loc 1 330 3 is_stmt 1 view .LVU204
 330:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 703              		.loc 1 330 25 is_stmt 0 view .LVU205
 704 0058 0C92     		str	r2, [sp, #48]
 331:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 705              		.loc 1 331 3 is_stmt 1 view .LVU206
 331:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 706              		.loc 1 331 24 is_stmt 0 view .LVU207
 707 005a 0D92     		str	r2, [sp, #52]
 332:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 708              		.loc 1 332 3 is_stmt 1 view .LVU208
 332:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 709              		.loc 1 332 25 is_stmt 0 view .LVU209
 710 005c 0E92     		str	r2, [sp, #56]
 333:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 711              		.loc 1 333 3 is_stmt 1 view .LVU210
 333:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 712              		.loc 1 333 26 is_stmt 0 view .LVU211
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 27


 713 005e 0F92     		str	r2, [sp, #60]
 334:Core/Src/main.c ****   {
 714              		.loc 1 334 3 is_stmt 1 view .LVU212
 334:Core/Src/main.c ****   {
 715              		.loc 1 334 7 is_stmt 0 view .LVU213
 716 0060 09A9     		add	r1, sp, #36
 717 0062 1048     		ldr	r0, .L51
 718 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 719              	.LVL41:
 334:Core/Src/main.c ****   {
 720              		.loc 1 334 6 discriminator 1 view .LVU214
 721 0068 B8B9     		cbnz	r0, .L49
 338:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 722              		.loc 1 338 3 is_stmt 1 view .LVU215
 338:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 723              		.loc 1 338 40 is_stmt 0 view .LVU216
 724 006a 0023     		movs	r3, #0
 725 006c 0193     		str	r3, [sp, #4]
 339:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 726              		.loc 1 339 3 is_stmt 1 view .LVU217
 339:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 727              		.loc 1 339 41 is_stmt 0 view .LVU218
 728 006e 0293     		str	r3, [sp, #8]
 340:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 729              		.loc 1 340 3 is_stmt 1 view .LVU219
 340:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 730              		.loc 1 340 34 is_stmt 0 view .LVU220
 731 0070 0393     		str	r3, [sp, #12]
 341:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 732              		.loc 1 341 3 is_stmt 1 view .LVU221
 341:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 733              		.loc 1 341 33 is_stmt 0 view .LVU222
 734 0072 0493     		str	r3, [sp, #16]
 342:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 735              		.loc 1 342 3 is_stmt 1 view .LVU223
 342:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 736              		.loc 1 342 35 is_stmt 0 view .LVU224
 737 0074 0593     		str	r3, [sp, #20]
 343:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 738              		.loc 1 343 3 is_stmt 1 view .LVU225
 343:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 739              		.loc 1 343 38 is_stmt 0 view .LVU226
 740 0076 4FF40052 		mov	r2, #8192
 741 007a 0692     		str	r2, [sp, #24]
 344:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 742              		.loc 1 344 3 is_stmt 1 view .LVU227
 344:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 743              		.loc 1 344 40 is_stmt 0 view .LVU228
 744 007c 0893     		str	r3, [sp, #32]
 345:Core/Src/main.c ****   {
 745              		.loc 1 345 3 is_stmt 1 view .LVU229
 345:Core/Src/main.c ****   {
 746              		.loc 1 345 7 is_stmt 0 view .LVU230
 747 007e 01A9     		add	r1, sp, #4
 748 0080 0848     		ldr	r0, .L51
 749 0082 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 750              	.LVL42:
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 28


 345:Core/Src/main.c ****   {
 751              		.loc 1 345 6 discriminator 1 view .LVU231
 752 0086 50B9     		cbnz	r0, .L50
 352:Core/Src/main.c **** 
 753              		.loc 1 352 3 is_stmt 1 view .LVU232
 754 0088 0648     		ldr	r0, .L51
 755 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 756              	.LVL43:
 354:Core/Src/main.c **** 
 757              		.loc 1 354 1 is_stmt 0 view .LVU233
 758 008e 12B0     		add	sp, sp, #72
 759              	.LCFI15:
 760              		.cfi_remember_state
 761              		.cfi_def_cfa_offset 8
 762              		@ sp needed
 763 0090 10BD     		pop	{r4, pc}
 764              	.L47:
 765              	.LCFI16:
 766              		.cfi_restore_state
 319:Core/Src/main.c ****   }
 767              		.loc 1 319 5 is_stmt 1 view .LVU234
 768 0092 FFF7FEFF 		bl	Error_Handler
 769              	.LVL44:
 770              	.L48:
 325:Core/Src/main.c ****   }
 771              		.loc 1 325 5 view .LVU235
 772 0096 FFF7FEFF 		bl	Error_Handler
 773              	.LVL45:
 774              	.L49:
 336:Core/Src/main.c ****   }
 775              		.loc 1 336 5 view .LVU236
 776 009a FFF7FEFF 		bl	Error_Handler
 777              	.LVL46:
 778              	.L50:
 347:Core/Src/main.c ****   }
 779              		.loc 1 347 5 view .LVU237
 780 009e FFF7FEFF 		bl	Error_Handler
 781              	.LVL47:
 782              	.L52:
 783 00a2 00BF     		.align	2
 784              	.L51:
 785 00a4 00000000 		.word	htim8
 786 00a8 00340140 		.word	1073820672
 787              		.cfi_endproc
 788              	.LFE76:
 790              		.section	.text.MX_USB_PCD_Init,"ax",%progbits
 791              		.align	1
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	MX_USB_PCD_Init:
 797              	.LFB77:
 362:Core/Src/main.c **** 
 798              		.loc 1 362 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 29


 802 0000 08B5     		push	{r3, lr}
 803              	.LCFI17:
 804              		.cfi_def_cfa_offset 8
 805              		.cfi_offset 3, -8
 806              		.cfi_offset 14, -4
 371:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 807              		.loc 1 371 3 view .LVU239
 371:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 808              		.loc 1 371 24 is_stmt 0 view .LVU240
 809 0002 0848     		ldr	r0, .L57
 810 0004 084B     		ldr	r3, .L57+4
 811 0006 0360     		str	r3, [r0]
 372:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 812              		.loc 1 372 3 is_stmt 1 view .LVU241
 372:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 813              		.loc 1 372 34 is_stmt 0 view .LVU242
 814 0008 0823     		movs	r3, #8
 815 000a 0371     		strb	r3, [r0, #4]
 373:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 816              		.loc 1 373 3 is_stmt 1 view .LVU243
 373:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 817              		.loc 1 373 26 is_stmt 0 view .LVU244
 818 000c 0223     		movs	r3, #2
 819 000e 8371     		strb	r3, [r0, #6]
 374:Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 820              		.loc 1 374 3 is_stmt 1 view .LVU245
 374:Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 821              		.loc 1 374 37 is_stmt 0 view .LVU246
 822 0010 0023     		movs	r3, #0
 823 0012 8372     		strb	r3, [r0, #10]
 375:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 824              		.loc 1 375 3 is_stmt 1 view .LVU247
 375:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 825              		.loc 1 375 31 is_stmt 0 view .LVU248
 826 0014 C372     		strb	r3, [r0, #11]
 376:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 827              		.loc 1 376 3 is_stmt 1 view .LVU249
 376:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 828              		.loc 1 376 44 is_stmt 0 view .LVU250
 829 0016 0373     		strb	r3, [r0, #12]
 377:Core/Src/main.c ****   {
 830              		.loc 1 377 3 is_stmt 1 view .LVU251
 377:Core/Src/main.c ****   {
 831              		.loc 1 377 7 is_stmt 0 view .LVU252
 832 0018 FFF7FEFF 		bl	HAL_PCD_Init
 833              	.LVL48:
 377:Core/Src/main.c ****   {
 834              		.loc 1 377 6 discriminator 1 view .LVU253
 835 001c 00B9     		cbnz	r0, .L56
 385:Core/Src/main.c **** 
 836              		.loc 1 385 1 view .LVU254
 837 001e 08BD     		pop	{r3, pc}
 838              	.L56:
 379:Core/Src/main.c ****   }
 839              		.loc 1 379 5 is_stmt 1 view .LVU255
 840 0020 FFF7FEFF 		bl	Error_Handler
 841              	.LVL49:
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 30


 842              	.L58:
 843              		.align	2
 844              	.L57:
 845 0024 00000000 		.word	hpcd_USB_FS
 846 0028 005C0040 		.word	1073765376
 847              		.cfi_endproc
 848              	.LFE77:
 850              		.section	.text.SystemClock_Config,"ax",%progbits
 851              		.align	1
 852              		.global	SystemClock_Config
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	SystemClock_Config:
 858              	.LFB73:
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 859              		.loc 1 132 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 88
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863 0000 10B5     		push	{r4, lr}
 864              	.LCFI18:
 865              		.cfi_def_cfa_offset 8
 866              		.cfi_offset 4, -8
 867              		.cfi_offset 14, -4
 868 0002 96B0     		sub	sp, sp, #88
 869              	.LCFI19:
 870              		.cfi_def_cfa_offset 96
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 871              		.loc 1 133 3 view .LVU257
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 872              		.loc 1 133 22 is_stmt 0 view .LVU258
 873 0004 0CAC     		add	r4, sp, #48
 874 0006 2822     		movs	r2, #40
 875 0008 0021     		movs	r1, #0
 876 000a 2046     		mov	r0, r4
 877 000c FFF7FEFF 		bl	memset
 878              	.LVL50:
 134:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 879              		.loc 1 134 3 is_stmt 1 view .LVU259
 134:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 880              		.loc 1 134 22 is_stmt 0 view .LVU260
 881 0010 0023     		movs	r3, #0
 882 0012 0793     		str	r3, [sp, #28]
 883 0014 0893     		str	r3, [sp, #32]
 884 0016 0993     		str	r3, [sp, #36]
 885 0018 0A93     		str	r3, [sp, #40]
 886 001a 0B93     		str	r3, [sp, #44]
 135:Core/Src/main.c **** 
 887              		.loc 1 135 3 is_stmt 1 view .LVU261
 135:Core/Src/main.c **** 
 888              		.loc 1 135 28 is_stmt 0 view .LVU262
 889 001c 0193     		str	r3, [sp, #4]
 890 001e 0293     		str	r3, [sp, #8]
 891 0020 0393     		str	r3, [sp, #12]
 892 0022 0493     		str	r3, [sp, #16]
 893 0024 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 31


 894 0026 0693     		str	r3, [sp, #24]
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 895              		.loc 1 140 3 is_stmt 1 view .LVU263
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 896              		.loc 1 140 36 is_stmt 0 view .LVU264
 897 0028 0122     		movs	r2, #1
 898 002a 0C92     		str	r2, [sp, #48]
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 899              		.loc 1 141 3 is_stmt 1 view .LVU265
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 900              		.loc 1 141 30 is_stmt 0 view .LVU266
 901 002c 4FF48033 		mov	r3, #65536
 902 0030 0D93     		str	r3, [sp, #52]
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 903              		.loc 1 142 3 is_stmt 1 view .LVU267
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 904              		.loc 1 143 3 view .LVU268
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 905              		.loc 1 143 30 is_stmt 0 view .LVU269
 906 0032 1092     		str	r2, [sp, #64]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 907              		.loc 1 144 3 is_stmt 1 view .LVU270
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 908              		.loc 1 144 34 is_stmt 0 view .LVU271
 909 0034 0222     		movs	r2, #2
 910 0036 1392     		str	r2, [sp, #76]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 911              		.loc 1 145 3 is_stmt 1 view .LVU272
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 912              		.loc 1 145 35 is_stmt 0 view .LVU273
 913 0038 1493     		str	r3, [sp, #80]
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 914              		.loc 1 146 3 is_stmt 1 view .LVU274
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 915              		.loc 1 146 32 is_stmt 0 view .LVU275
 916 003a 4FF4E013 		mov	r3, #1835008
 917 003e 1593     		str	r3, [sp, #84]
 147:Core/Src/main.c ****   {
 918              		.loc 1 147 3 is_stmt 1 view .LVU276
 147:Core/Src/main.c ****   {
 919              		.loc 1 147 7 is_stmt 0 view .LVU277
 920 0040 2046     		mov	r0, r4
 921 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 922              	.LVL51:
 147:Core/Src/main.c ****   {
 923              		.loc 1 147 6 discriminator 1 view .LVU278
 924 0046 B8B9     		cbnz	r0, .L64
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 925              		.loc 1 154 3 is_stmt 1 view .LVU279
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 926              		.loc 1 154 31 is_stmt 0 view .LVU280
 927 0048 0F23     		movs	r3, #15
 928 004a 0793     		str	r3, [sp, #28]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 929              		.loc 1 156 3 is_stmt 1 view .LVU281
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 930              		.loc 1 156 34 is_stmt 0 view .LVU282
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 32


 931 004c 0221     		movs	r1, #2
 932 004e 0891     		str	r1, [sp, #32]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 933              		.loc 1 157 3 is_stmt 1 view .LVU283
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 934              		.loc 1 157 35 is_stmt 0 view .LVU284
 935 0050 0023     		movs	r3, #0
 936 0052 0993     		str	r3, [sp, #36]
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 937              		.loc 1 158 3 is_stmt 1 view .LVU285
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 938              		.loc 1 158 36 is_stmt 0 view .LVU286
 939 0054 4FF48062 		mov	r2, #1024
 940 0058 0A92     		str	r2, [sp, #40]
 159:Core/Src/main.c **** 
 941              		.loc 1 159 3 is_stmt 1 view .LVU287
 159:Core/Src/main.c **** 
 942              		.loc 1 159 36 is_stmt 0 view .LVU288
 943 005a 0B93     		str	r3, [sp, #44]
 161:Core/Src/main.c ****   {
 944              		.loc 1 161 3 is_stmt 1 view .LVU289
 161:Core/Src/main.c ****   {
 945              		.loc 1 161 7 is_stmt 0 view .LVU290
 946 005c 07A8     		add	r0, sp, #28
 947 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 948              	.LVL52:
 161:Core/Src/main.c ****   {
 949              		.loc 1 161 6 discriminator 1 view .LVU291
 950 0062 58B9     		cbnz	r0, .L65
 165:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 951              		.loc 1 165 3 is_stmt 1 view .LVU292
 165:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 952              		.loc 1 165 38 is_stmt 0 view .LVU293
 953 0064 1023     		movs	r3, #16
 954 0066 0193     		str	r3, [sp, #4]
 166:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 955              		.loc 1 166 3 is_stmt 1 view .LVU294
 166:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 956              		.loc 1 166 35 is_stmt 0 view .LVU295
 957 0068 0023     		movs	r3, #0
 958 006a 0693     		str	r3, [sp, #24]
 167:Core/Src/main.c ****   {
 959              		.loc 1 167 3 is_stmt 1 view .LVU296
 167:Core/Src/main.c ****   {
 960              		.loc 1 167 7 is_stmt 0 view .LVU297
 961 006c 01A8     		add	r0, sp, #4
 962 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 963              	.LVL53:
 167:Core/Src/main.c ****   {
 964              		.loc 1 167 6 discriminator 1 view .LVU298
 965 0072 28B9     		cbnz	r0, .L66
 171:Core/Src/main.c **** 
 966              		.loc 1 171 1 view .LVU299
 967 0074 16B0     		add	sp, sp, #88
 968              	.LCFI20:
 969              		.cfi_remember_state
 970              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 33


 971              		@ sp needed
 972 0076 10BD     		pop	{r4, pc}
 973              	.L64:
 974              	.LCFI21:
 975              		.cfi_restore_state
 149:Core/Src/main.c ****   }
 976              		.loc 1 149 5 is_stmt 1 view .LVU300
 977 0078 FFF7FEFF 		bl	Error_Handler
 978              	.LVL54:
 979              	.L65:
 163:Core/Src/main.c ****   }
 980              		.loc 1 163 5 view .LVU301
 981 007c FFF7FEFF 		bl	Error_Handler
 982              	.LVL55:
 983              	.L66:
 169:Core/Src/main.c ****   }
 984              		.loc 1 169 5 view .LVU302
 985 0080 FFF7FEFF 		bl	Error_Handler
 986              	.LVL56:
 987              		.cfi_endproc
 988              	.LFE73:
 990              		.section	.text.main,"ax",%progbits
 991              		.align	1
 992              		.global	main
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 997              	main:
 998              	.LFB72:
  83:Core/Src/main.c **** 
 999              		.loc 1 83 1 view -0
 1000              		.cfi_startproc
 1001              		@ Volatile: function does not return.
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004 0000 08B5     		push	{r3, lr}
 1005              	.LCFI22:
 1006              		.cfi_def_cfa_offset 8
 1007              		.cfi_offset 3, -8
 1008              		.cfi_offset 14, -4
  92:Core/Src/main.c **** 
 1009              		.loc 1 92 3 view .LVU304
 1010 0002 FFF7FEFF 		bl	HAL_Init
 1011              	.LVL57:
  99:Core/Src/main.c **** 
 1012              		.loc 1 99 3 view .LVU305
 1013 0006 FFF7FEFF 		bl	SystemClock_Config
 1014              	.LVL58:
 106:Core/Src/main.c ****   MX_DMA_Init();
 1015              		.loc 1 106 3 view .LVU306
 1016 000a FFF7FEFF 		bl	MX_GPIO_Init
 1017              	.LVL59:
 107:Core/Src/main.c ****   MX_TIM3_Init();
 1018              		.loc 1 107 3 view .LVU307
 1019 000e FFF7FEFF 		bl	MX_DMA_Init
 1020              	.LVL60:
 108:Core/Src/main.c ****   MX_TIM5_Init();
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 34


 1021              		.loc 1 108 3 view .LVU308
 1022 0012 FFF7FEFF 		bl	MX_TIM3_Init
 1023              	.LVL61:
 109:Core/Src/main.c ****   MX_TIM8_Init();
 1024              		.loc 1 109 3 view .LVU309
 1025 0016 FFF7FEFF 		bl	MX_TIM5_Init
 1026              	.LVL62:
 110:Core/Src/main.c ****   MX_USB_PCD_Init();
 1027              		.loc 1 110 3 view .LVU310
 1028 001a FFF7FEFF 		bl	MX_TIM8_Init
 1029              	.LVL63:
 111:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1030              		.loc 1 111 3 view .LVU311
 1031 001e FFF7FEFF 		bl	MX_USB_PCD_Init
 1032              	.LVL64:
 1033              	.L68:
 118:Core/Src/main.c ****   {
 1034              		.loc 1 118 3 view .LVU312
 123:Core/Src/main.c ****   /* USER CODE END 3 */
 1035              		.loc 1 123 3 view .LVU313
 118:Core/Src/main.c ****   {
 1036              		.loc 1 118 9 view .LVU314
 1037 0022 FEE7     		b	.L68
 1038              		.cfi_endproc
 1039              	.LFE72:
 1041              		.global	hpcd_USB_FS
 1042              		.section	.bss.hpcd_USB_FS,"aw",%nobits
 1043              		.align	2
 1046              	hpcd_USB_FS:
 1047 0000 00000000 		.space	728
 1047      00000000 
 1047      00000000 
 1047      00000000 
 1047      00000000 
 1048              		.global	hdma_tim8_ch1
 1049              		.section	.bss.hdma_tim8_ch1,"aw",%nobits
 1050              		.align	2
 1053              	hdma_tim8_ch1:
 1054 0000 00000000 		.space	68
 1054      00000000 
 1054      00000000 
 1054      00000000 
 1054      00000000 
 1055              		.global	hdma_tim5_ch4_trig
 1056              		.section	.bss.hdma_tim5_ch4_trig,"aw",%nobits
 1057              		.align	2
 1060              	hdma_tim5_ch4_trig:
 1061 0000 00000000 		.space	68
 1061      00000000 
 1061      00000000 
 1061      00000000 
 1061      00000000 
 1062              		.global	hdma_tim5_ch3_up
 1063              		.section	.bss.hdma_tim5_ch3_up,"aw",%nobits
 1064              		.align	2
 1067              	hdma_tim5_ch3_up:
 1068 0000 00000000 		.space	68
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 35


 1068      00000000 
 1068      00000000 
 1068      00000000 
 1068      00000000 
 1069              		.global	hdma_tim5_ch2
 1070              		.section	.bss.hdma_tim5_ch2,"aw",%nobits
 1071              		.align	2
 1074              	hdma_tim5_ch2:
 1075 0000 00000000 		.space	68
 1075      00000000 
 1075      00000000 
 1075      00000000 
 1075      00000000 
 1076              		.global	hdma_tim5_ch1
 1077              		.section	.bss.hdma_tim5_ch1,"aw",%nobits
 1078              		.align	2
 1081              	hdma_tim5_ch1:
 1082 0000 00000000 		.space	68
 1082      00000000 
 1082      00000000 
 1082      00000000 
 1082      00000000 
 1083              		.global	hdma_tim3_ch4_up
 1084              		.section	.bss.hdma_tim3_ch4_up,"aw",%nobits
 1085              		.align	2
 1088              	hdma_tim3_ch4_up:
 1089 0000 00000000 		.space	68
 1089      00000000 
 1089      00000000 
 1089      00000000 
 1089      00000000 
 1090              		.global	hdma_tim3_ch3
 1091              		.section	.bss.hdma_tim3_ch3,"aw",%nobits
 1092              		.align	2
 1095              	hdma_tim3_ch3:
 1096 0000 00000000 		.space	68
 1096      00000000 
 1096      00000000 
 1096      00000000 
 1096      00000000 
 1097              		.global	hdma_tim3_ch1_trig
 1098              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 1099              		.align	2
 1102              	hdma_tim3_ch1_trig:
 1103 0000 00000000 		.space	68
 1103      00000000 
 1103      00000000 
 1103      00000000 
 1103      00000000 
 1104              		.global	htim8
 1105              		.section	.bss.htim8,"aw",%nobits
 1106              		.align	2
 1109              	htim8:
 1110 0000 00000000 		.space	72
 1110      00000000 
 1110      00000000 
 1110      00000000 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 36


 1110      00000000 
 1111              		.global	htim5
 1112              		.section	.bss.htim5,"aw",%nobits
 1113              		.align	2
 1116              	htim5:
 1117 0000 00000000 		.space	72
 1117      00000000 
 1117      00000000 
 1117      00000000 
 1117      00000000 
 1118              		.global	htim3
 1119              		.section	.bss.htim3,"aw",%nobits
 1120              		.align	2
 1123              	htim3:
 1124 0000 00000000 		.space	72
 1124      00000000 
 1124      00000000 
 1124      00000000 
 1124      00000000 
 1125              		.text
 1126              	.Letext0:
 1127              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xg.h"
 1128              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1129              		.file 5 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1130              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1131              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1132              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 1133              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 1134              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1135              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1136              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_usb.h"
 1137              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pcd.h"
 1138              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1139              		.file 15 "Core/Inc/main.h"
 1140              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1141              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1142              		.file 18 "<built-in>"
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:104    .text.MX_GPIO_Init:00000050 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:109    .text.MX_DMA_Init:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:114    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:237    .text.MX_DMA_Init:000000a0 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:242    .text.Error_Handler:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:248    .text.Error_Handler:00000000 Error_Handler
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:280    .text.MX_TIM3_Init:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:285    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:430    .text.MX_TIM3_Init:00000090 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1123   .bss.htim3:00000000 htim3
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:436    .text.MX_TIM5_Init:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:441    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:599    .text.MX_TIM5_Init:000000a0 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1116   .bss.htim5:00000000 htim5
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:605    .text.MX_TIM8_Init:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:610    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:785    .text.MX_TIM8_Init:000000a4 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1109   .bss.htim8:00000000 htim8
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:791    .text.MX_USB_PCD_Init:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:796    .text.MX_USB_PCD_Init:00000000 MX_USB_PCD_Init
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:845    .text.MX_USB_PCD_Init:00000024 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1046   .bss.hpcd_USB_FS:00000000 hpcd_USB_FS
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:851    .text.SystemClock_Config:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:857    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:991    .text.main:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:997    .text.main:00000000 main
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1043   .bss.hpcd_USB_FS:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1053   .bss.hdma_tim8_ch1:00000000 hdma_tim8_ch1
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1050   .bss.hdma_tim8_ch1:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1060   .bss.hdma_tim5_ch4_trig:00000000 hdma_tim5_ch4_trig
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1057   .bss.hdma_tim5_ch4_trig:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1067   .bss.hdma_tim5_ch3_up:00000000 hdma_tim5_ch3_up
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1064   .bss.hdma_tim5_ch3_up:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1074   .bss.hdma_tim5_ch2:00000000 hdma_tim5_ch2
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1071   .bss.hdma_tim5_ch2:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1081   .bss.hdma_tim5_ch1:00000000 hdma_tim5_ch1
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1078   .bss.hdma_tim5_ch1:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1088   .bss.hdma_tim3_ch4_up:00000000 hdma_tim3_ch4_up
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1085   .bss.hdma_tim3_ch4_up:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1095   .bss.hdma_tim3_ch3:00000000 hdma_tim3_ch3
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1092   .bss.hdma_tim3_ch3:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1102   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1099   .bss.hdma_tim3_ch1_trig:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1106   .bss.htim8:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1113   .bss.htim5:00000000 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s:1120   .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccrvJQZK.s 			page 38


HAL_TIM_MspPostInit
memset
HAL_TIMEx_ConfigBreakDeadTime
HAL_PCD_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
