// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_178_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sum_V_4_reload,
        nodes_features_proj_V_16_0_load,
        nodes_features_proj_V_16_1_load,
        nodes_features_proj_V_16_2_load,
        nodes_features_proj_V_16_3_load,
        nodes_features_proj_V_16_4_load,
        nodes_features_proj_V_16_5_load,
        nodes_features_proj_V_16_6_load,
        nodes_features_proj_V_16_7_load,
        nodes_features_proj_V_16_8_load,
        nodes_features_proj_V_16_9_load,
        nodes_features_proj_V_16_10_load,
        nodes_features_proj_V_16_11_load,
        nodes_features_proj_V_16_12_load,
        nodes_features_proj_V_16_13_load,
        nodes_features_proj_V_16_14_load,
        nodes_features_proj_V_16_15_load,
        trunc_ln1171_1,
        all_attention_coefficients_buffer_V_1_load_1,
        all_attention_coefficients_buffer_V_2_load_1,
        all_attention_coefficients_buffer_V_3_load_1,
        all_attention_coefficients_buffer_V_4_load_1,
        all_attention_coefficients_buffer_V_5_load_1,
        all_attention_coefficients_buffer_V_6_load_1,
        all_attention_coefficients_buffer_V_7_load_1,
        all_attention_coefficients_buffer_V_8_load_1,
        all_attention_coefficients_buffer_V_9_load_1,
        all_attention_coefficients_buffer_V_10_load_1,
        all_attention_coefficients_buffer_V_11_load_1,
        all_attention_coefficients_buffer_V_12_load_1,
        all_attention_coefficients_buffer_V_13_load_1,
        all_attention_coefficients_buffer_V_14_load_1,
        all_attention_coefficients_buffer_V_15_load_1,
        all_attention_coefficients_buffer_V_0_load_1,
        nodes_features_proj_V_17_0_load,
        nodes_features_proj_V_17_1_load,
        nodes_features_proj_V_17_2_load,
        nodes_features_proj_V_17_3_load,
        nodes_features_proj_V_17_4_load,
        nodes_features_proj_V_17_5_load,
        nodes_features_proj_V_17_6_load,
        nodes_features_proj_V_17_7_load,
        nodes_features_proj_V_17_8_load,
        nodes_features_proj_V_17_9_load,
        nodes_features_proj_V_17_10_load,
        nodes_features_proj_V_17_11_load,
        nodes_features_proj_V_17_12_load,
        nodes_features_proj_V_17_13_load,
        nodes_features_proj_V_17_14_load,
        nodes_features_proj_V_17_15_load,
        nodes_features_proj_V_18_0_load,
        nodes_features_proj_V_18_1_load,
        nodes_features_proj_V_18_2_load,
        nodes_features_proj_V_18_3_load,
        nodes_features_proj_V_18_4_load,
        nodes_features_proj_V_18_5_load,
        nodes_features_proj_V_18_6_load,
        nodes_features_proj_V_18_7_load,
        nodes_features_proj_V_18_8_load,
        nodes_features_proj_V_18_9_load,
        nodes_features_proj_V_18_10_load,
        nodes_features_proj_V_18_11_load,
        nodes_features_proj_V_18_12_load,
        nodes_features_proj_V_18_13_load,
        nodes_features_proj_V_18_14_load,
        nodes_features_proj_V_18_15_load,
        sum_V_5_out,
        sum_V_5_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [27:0] sum_V_4_reload;
input  [27:0] nodes_features_proj_V_16_0_load;
input  [27:0] nodes_features_proj_V_16_1_load;
input  [27:0] nodes_features_proj_V_16_2_load;
input  [27:0] nodes_features_proj_V_16_3_load;
input  [27:0] nodes_features_proj_V_16_4_load;
input  [27:0] nodes_features_proj_V_16_5_load;
input  [27:0] nodes_features_proj_V_16_6_load;
input  [27:0] nodes_features_proj_V_16_7_load;
input  [27:0] nodes_features_proj_V_16_8_load;
input  [27:0] nodes_features_proj_V_16_9_load;
input  [27:0] nodes_features_proj_V_16_10_load;
input  [27:0] nodes_features_proj_V_16_11_load;
input  [27:0] nodes_features_proj_V_16_12_load;
input  [27:0] nodes_features_proj_V_16_13_load;
input  [27:0] nodes_features_proj_V_16_14_load;
input  [27:0] nodes_features_proj_V_16_15_load;
input  [3:0] trunc_ln1171_1;
input  [27:0] all_attention_coefficients_buffer_V_1_load_1;
input  [27:0] all_attention_coefficients_buffer_V_2_load_1;
input  [27:0] all_attention_coefficients_buffer_V_3_load_1;
input  [27:0] all_attention_coefficients_buffer_V_4_load_1;
input  [27:0] all_attention_coefficients_buffer_V_5_load_1;
input  [27:0] all_attention_coefficients_buffer_V_6_load_1;
input  [27:0] all_attention_coefficients_buffer_V_7_load_1;
input  [27:0] all_attention_coefficients_buffer_V_8_load_1;
input  [27:0] all_attention_coefficients_buffer_V_9_load_1;
input  [27:0] all_attention_coefficients_buffer_V_10_load_1;
input  [27:0] all_attention_coefficients_buffer_V_11_load_1;
input  [27:0] all_attention_coefficients_buffer_V_12_load_1;
input  [27:0] all_attention_coefficients_buffer_V_13_load_1;
input  [27:0] all_attention_coefficients_buffer_V_14_load_1;
input  [27:0] all_attention_coefficients_buffer_V_15_load_1;
input  [27:0] all_attention_coefficients_buffer_V_0_load_1;
input  [27:0] nodes_features_proj_V_17_0_load;
input  [27:0] nodes_features_proj_V_17_1_load;
input  [27:0] nodes_features_proj_V_17_2_load;
input  [27:0] nodes_features_proj_V_17_3_load;
input  [27:0] nodes_features_proj_V_17_4_load;
input  [27:0] nodes_features_proj_V_17_5_load;
input  [27:0] nodes_features_proj_V_17_6_load;
input  [27:0] nodes_features_proj_V_17_7_load;
input  [27:0] nodes_features_proj_V_17_8_load;
input  [27:0] nodes_features_proj_V_17_9_load;
input  [27:0] nodes_features_proj_V_17_10_load;
input  [27:0] nodes_features_proj_V_17_11_load;
input  [27:0] nodes_features_proj_V_17_12_load;
input  [27:0] nodes_features_proj_V_17_13_load;
input  [27:0] nodes_features_proj_V_17_14_load;
input  [27:0] nodes_features_proj_V_17_15_load;
input  [27:0] nodes_features_proj_V_18_0_load;
input  [27:0] nodes_features_proj_V_18_1_load;
input  [27:0] nodes_features_proj_V_18_2_load;
input  [27:0] nodes_features_proj_V_18_3_load;
input  [27:0] nodes_features_proj_V_18_4_load;
input  [27:0] nodes_features_proj_V_18_5_load;
input  [27:0] nodes_features_proj_V_18_6_load;
input  [27:0] nodes_features_proj_V_18_7_load;
input  [27:0] nodes_features_proj_V_18_8_load;
input  [27:0] nodes_features_proj_V_18_9_load;
input  [27:0] nodes_features_proj_V_18_10_load;
input  [27:0] nodes_features_proj_V_18_11_load;
input  [27:0] nodes_features_proj_V_18_12_load;
input  [27:0] nodes_features_proj_V_18_13_load;
input  [27:0] nodes_features_proj_V_18_14_load;
input  [27:0] nodes_features_proj_V_18_15_load;
output  [27:0] sum_V_5_out;
output   sum_V_5_out_ap_vld;

reg ap_idle;
reg sum_V_5_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln178_fu_724_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [27:0] grp_fu_656_p18;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln179_fu_736_p1;
reg   [0:0] icmp_ln178_reg_960;
wire   [27:0] r_V_fu_740_p18;
reg  signed [27:0] r_V_reg_968;
wire   [27:0] tmp_18_fu_778_p18;
wire   [27:0] tmp_17_fu_816_p18;
wire   [27:0] tmp_16_fu_854_p18;
wire   [45:0] r_V_7_fu_904_p2;
reg   [45:0] r_V_7_reg_988;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1171_reg_619;
reg  signed [27:0] ap_phi_reg_pp0_iter1_phi_ln1171_reg_619;
reg   [27:0] lhs_fu_208;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [4:0] n2_fu_212;
reg   [4:0] ap_sig_allocacmp_n2_1;
wire   [4:0] add_ln178_fu_730_p2;
wire    ap_block_pp0_stage0_01001;
wire   [3:0] r_V_fu_740_p17;
wire   [45:0] lhs_2_fu_913_p3;
wire   [45:0] ret_V_fu_921_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U2263(
    .din0(28'd0),
    .din1(28'd0),
    .din2(28'd0),
    .din3(28'd0),
    .din4(28'd0),
    .din5(28'd0),
    .din6(28'd0),
    .din7(28'd0),
    .din8(28'd0),
    .din9(28'd0),
    .din10(28'd0),
    .din11(28'd0),
    .din12(28'd0),
    .din13(28'd0),
    .din14(28'd0),
    .din15(28'd0),
    .din16(trunc_ln1171_1),
    .dout(grp_fu_656_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U2264(
    .din0(all_attention_coefficients_buffer_V_0_load_1),
    .din1(all_attention_coefficients_buffer_V_1_load_1),
    .din2(all_attention_coefficients_buffer_V_2_load_1),
    .din3(all_attention_coefficients_buffer_V_3_load_1),
    .din4(all_attention_coefficients_buffer_V_4_load_1),
    .din5(all_attention_coefficients_buffer_V_5_load_1),
    .din6(all_attention_coefficients_buffer_V_6_load_1),
    .din7(all_attention_coefficients_buffer_V_7_load_1),
    .din8(all_attention_coefficients_buffer_V_8_load_1),
    .din9(all_attention_coefficients_buffer_V_9_load_1),
    .din10(all_attention_coefficients_buffer_V_10_load_1),
    .din11(all_attention_coefficients_buffer_V_11_load_1),
    .din12(all_attention_coefficients_buffer_V_12_load_1),
    .din13(all_attention_coefficients_buffer_V_13_load_1),
    .din14(all_attention_coefficients_buffer_V_14_load_1),
    .din15(all_attention_coefficients_buffer_V_15_load_1),
    .din16(r_V_fu_740_p17),
    .dout(r_V_fu_740_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U2265(
    .din0(nodes_features_proj_V_18_0_load),
    .din1(nodes_features_proj_V_18_1_load),
    .din2(nodes_features_proj_V_18_2_load),
    .din3(nodes_features_proj_V_18_3_load),
    .din4(nodes_features_proj_V_18_4_load),
    .din5(nodes_features_proj_V_18_5_load),
    .din6(nodes_features_proj_V_18_6_load),
    .din7(nodes_features_proj_V_18_7_load),
    .din8(nodes_features_proj_V_18_8_load),
    .din9(nodes_features_proj_V_18_9_load),
    .din10(nodes_features_proj_V_18_10_load),
    .din11(nodes_features_proj_V_18_11_load),
    .din12(nodes_features_proj_V_18_12_load),
    .din13(nodes_features_proj_V_18_13_load),
    .din14(nodes_features_proj_V_18_14_load),
    .din15(nodes_features_proj_V_18_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_18_fu_778_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U2266(
    .din0(nodes_features_proj_V_17_0_load),
    .din1(nodes_features_proj_V_17_1_load),
    .din2(nodes_features_proj_V_17_2_load),
    .din3(nodes_features_proj_V_17_3_load),
    .din4(nodes_features_proj_V_17_4_load),
    .din5(nodes_features_proj_V_17_5_load),
    .din6(nodes_features_proj_V_17_6_load),
    .din7(nodes_features_proj_V_17_7_load),
    .din8(nodes_features_proj_V_17_8_load),
    .din9(nodes_features_proj_V_17_9_load),
    .din10(nodes_features_proj_V_17_10_load),
    .din11(nodes_features_proj_V_17_11_load),
    .din12(nodes_features_proj_V_17_12_load),
    .din13(nodes_features_proj_V_17_13_load),
    .din14(nodes_features_proj_V_17_14_load),
    .din15(nodes_features_proj_V_17_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_17_fu_816_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U2267(
    .din0(nodes_features_proj_V_16_0_load),
    .din1(nodes_features_proj_V_16_1_load),
    .din2(nodes_features_proj_V_16_2_load),
    .din3(nodes_features_proj_V_16_3_load),
    .din4(nodes_features_proj_V_16_4_load),
    .din5(nodes_features_proj_V_16_5_load),
    .din6(nodes_features_proj_V_16_6_load),
    .din7(nodes_features_proj_V_16_7_load),
    .din8(nodes_features_proj_V_16_8_load),
    .din9(nodes_features_proj_V_16_9_load),
    .din10(nodes_features_proj_V_16_10_load),
    .din11(nodes_features_proj_V_16_11_load),
    .din12(nodes_features_proj_V_16_12_load),
    .din13(nodes_features_proj_V_16_13_load),
    .din14(nodes_features_proj_V_16_14_load),
    .din15(nodes_features_proj_V_16_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_16_fu_854_p18)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U2268(
    .din0(ap_phi_reg_pp0_iter1_phi_ln1171_reg_619),
    .din1(r_V_reg_968),
    .dout(r_V_7_fu_904_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd15)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd3)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd4)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd5)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd6)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd7)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd8)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd9)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd10)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd11)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd12)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd13)) | ((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd14)))) begin
        ap_phi_reg_pp0_iter1_phi_ln1171_reg_619 <= grp_fu_656_p18;
    end else if (((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd2))) begin
        ap_phi_reg_pp0_iter1_phi_ln1171_reg_619 <= tmp_18_fu_778_p18;
    end else if (((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd1))) begin
        ap_phi_reg_pp0_iter1_phi_ln1171_reg_619 <= tmp_17_fu_816_p18;
    end else if (((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln179_fu_736_p1 == 4'd0))) begin
        ap_phi_reg_pp0_iter1_phi_ln1171_reg_619 <= tmp_16_fu_854_p18;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_phi_ln1171_reg_619 <= ap_phi_reg_pp0_iter0_phi_ln1171_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lhs_fu_208 <= sum_V_4_reload;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            lhs_fu_208 <= {{ret_V_fu_921_p2[45:18]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln178_fu_724_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_212 <= add_ln178_fu_730_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_212 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln178_reg_960 <= icmp_ln178_fu_724_p2;
        r_V_7_reg_988 <= r_V_7_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_fu_724_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_reg_968 <= r_V_fu_740_p18;
    end
end

always @ (*) begin
    if (((icmp_ln178_fu_724_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_n2_1 = n2_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln178_reg_960 == 1'd1))) begin
        sum_V_5_out_ap_vld = 1'b1;
    end else begin
        sum_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln178_fu_730_p2 = (ap_sig_allocacmp_n2_1 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_phi_ln1171_reg_619 = 'bx;

assign icmp_ln178_fu_724_p2 = ((ap_sig_allocacmp_n2_1 == 5'd16) ? 1'b1 : 1'b0);

assign lhs_2_fu_913_p3 = {{lhs_fu_208}, {18'd0}};

assign r_V_fu_740_p17 = ap_sig_allocacmp_n2_1[3:0];

assign ret_V_fu_921_p2 = (lhs_2_fu_913_p3 + r_V_7_reg_988);

assign sum_V_5_out = lhs_fu_208;

assign trunc_ln179_fu_736_p1 = ap_sig_allocacmp_n2_1[3:0];

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_178_8
