$date
	Sat Oct 22 22:53:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#469436
b1110 !
1"
#469438
b1110 &
b1110 %
1$
#469439
0"
#469442
b111 &
b111 %
#469446
b10110 &
b10110 %
#469450
b1011 &
b1011 %
#469454
b100010 &
b100010 %
#469458
b10001 &
b10001 %
#469462
b110100 &
b110100 %
#469466
b11010 &
b11010 %
#469470
b1101 &
b1101 %
#469474
b101000 &
b101000 %
#469478
b10100 &
b10100 %
#469482
b1010 &
b1010 %
#469486
b101 &
b101 %
#469490
b10000 &
b10000 %
#469494
b1000 &
b1000 %
#469498
b100 &
b100 %
#469502
b10 &
b10 %
#469506
b1 &
b1 %
1#
#469510
b0 &
0#
b0 %
0$
#1451753
b1101 !
1"
#1451754
b1101 &
b1101 %
1$
#1451755
0"
#1451758
b101000 &
b101000 %
#1451762
b10100 &
b10100 %
#1451766
b1010 &
b1010 %
#1451770
b101 &
b101 %
#1451774
b10000 &
b10000 %
#1451778
b1000 &
b1000 %
#1451782
b100 &
b100 %
#1451786
b10 &
b10 %
#1451790
b1 &
1#
b1 %
#1451794
b0 &
b0 %
0#
0$
#2456976
b1010 !
1"
#2456978
b1010 &
b1010 %
1$
#2456979
0"
#2456982
b101 &
b101 %
#2456986
b10000 &
b10000 %
#2456990
b1000 &
b1000 %
#2456994
b100 &
b100 %
#2456998
b10 &
b10 %
#2457002
b1 &
b1 %
1#
#2457006
b0 &
0#
b0 %
0$
#4500012
