Warning (10273): Verilog HDL warning at Single_ALU.sv(27): extended using "x" or "z" File: C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Single_ALU.sv Line: 27
