$date
	Sun Oct 23 03:52:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#406377
b101 !
1"
#406378
b101 &
b101 %
1$
#406379
0"
#406382
b10000 &
b10000 %
#406386
b1000 &
b1000 %
#406390
b100 &
b100 %
#406394
b10 &
b10 %
#406398
b1 &
1#
b1 %
#406402
b0 &
b0 %
0#
0$
#1381180
b10111 !
1"
#1381182
b10111 &
b10111 %
1$
#1381183
0"
#1381186
b1000110 &
b1000110 %
#1381190
b100011 &
b100011 %
#1381194
b1101010 &
b1101010 %
#1381198
b110101 &
b110101 %
#1381202
b10100000 &
b10100000 %
#1381206
b1010000 &
b1010000 %
#1381210
b101000 &
b101000 %
#1381214
b10100 &
b10100 %
#1381218
b1010 &
b1010 %
#1381222
b101 &
b101 %
#1381226
b10000 &
b10000 %
#1381230
b1000 &
b1000 %
#1381234
b100 &
b100 %
#1381238
b10 &
b10 %
#1381242
b1 &
b1 %
1#
#1381246
b0 &
0#
b0 %
0$
#2429142
b10100 &
b10100 %
1$
b10100 !
1"
#2429143
0"
#2429146
b1010 &
b1010 %
#2429150
b101 &
b101 %
#2429154
b10000 &
b10000 %
#2429158
b1000 &
b1000 %
#2429162
b100 &
b100 %
#2429166
b10 &
b10 %
#2429170
b1 &
b1 %
1#
#2429174
b0 &
0#
b0 %
0$
#4500012
