+incdir+$RV64_ROOT/testbench
$RV64_ROOT/design/swerv_wrapper.sv
$RV64_ROOT/design/mem.sv
$RV64_ROOT/design/pic_ctrl.sv
$RV64_ROOT/design/swerv.sv
$RV64_ROOT/design/dma_ctrl.sv
$RV64_ROOT/design/ifu/ifu_aln_ctl.sv
$RV64_ROOT/design/ifu/ifu_compress_ctl.sv
$RV64_ROOT/design/ifu/ifu_ifc_ctl.sv
$RV64_ROOT/design/ifu/ifu_bp_ctl.sv
$RV64_ROOT/design/ifu/ifu_ic_mem.sv
$RV64_ROOT/design/ifu/ifu_mem_ctl.sv
$RV64_ROOT/design/ifu/ifu_iccm_mem.sv
$RV64_ROOT/design/ifu/ifu.sv
$RV64_ROOT/design/dec/dec_decode_ctl.sv
$RV64_ROOT/design/dec/dec_gpr_ctl.sv
$RV64_ROOT/design/dec/dec_ib_ctl.sv
$RV64_ROOT/design/dec/dec_tlu_ctl.sv
$RV64_ROOT/design/dec/dec_trigger.sv
$RV64_ROOT/design/dec/dec.sv
$RV64_ROOT/design/exu/exu_alu_ctl.sv
$RV64_ROOT/design/exu/exu_mul_ctl.sv
$RV64_ROOT/design/exu/exu_div_ctl.sv
$RV64_ROOT/design/exu/exu_2bit_div_srt.sv
$RV64_ROOT/design/exu/exu_4bit_div_srt.sv
$RV64_ROOT/design/exu/exu.sv
$RV64_ROOT/design/lsu/lsu.sv
$RV64_ROOT/design/lsu/lsu_clkdomain.sv
$RV64_ROOT/design/lsu/lsu_addrcheck.sv
$RV64_ROOT/design/lsu/lsu_lsc_ctl.sv
$RV64_ROOT/design/lsu/lsu_stbuf.sv
$RV64_ROOT/design/lsu/lsu_bus_buffer.sv
$RV64_ROOT/design/lsu/lsu_bus_intf.sv
$RV64_ROOT/design/lsu/lsu_ecc.sv
$RV64_ROOT/design/lsu/lsu_dccm_mem.sv
$RV64_ROOT/design/lsu/lsu_dccm_ctl.sv
$RV64_ROOT/design/lsu/lsu_trigger.sv
$RV64_ROOT/design/dbg/dbg.sv
$RV64_ROOT/design/dmi/dmi_wrapper.v
$RV64_ROOT/design/dmi/dmi_jtag_to_core_sync.v
$RV64_ROOT/design/dmi/rvjtag_tap.sv
-v $RV64_ROOT/design/lib/beh_lib.sv
-v $RV64_ROOT/design/lib/mem_lib.sv
-v $RV64_ROOT/design/lib/ahb_to_axi4.sv
-v $RV64_ROOT/design/lib/axi4_to_ahb.sv
