{
  "module_name": "pll.h",
  "hash_id": "9c6ac47338e42eb2d108ad0ee9d1696262ded3dd0cbccceac3a37e233f3177d0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/davinci/pll.h",
  "human_readable_source": " \n \n\n#ifndef __CLK_DAVINCI_PLL_H___\n#define __CLK_DAVINCI_PLL_H___\n\n#include <linux/bitops.h>\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/regmap.h>\n#include <linux/types.h>\n\n#define PLL_HAS_CLKMODE\t\t\tBIT(0)  \n#define PLL_HAS_PREDIV\t\t\tBIT(1)  \n#define PLL_PREDIV_ALWAYS_ENABLED\tBIT(2)  \n#define PLL_PREDIV_FIXED_DIV\t\tBIT(3)  \n#define PLL_HAS_POSTDIV\t\t\tBIT(4)  \n#define PLL_POSTDIV_ALWAYS_ENABLED\tBIT(5)  \n#define PLL_POSTDIV_FIXED_DIV\t\tBIT(6)  \n#define PLL_HAS_EXTCLKSRC\t\tBIT(7)  \n#define PLL_PLLM_2X\t\t\tBIT(8)  \n#define PLL_PREDIV_FIXED8\t\tBIT(9)  \n\n \nstruct davinci_pll_clk_info {\n\tconst char *name;\n\tu32 unlock_reg;\n\tu32 unlock_mask;\n\tu32 pllm_mask;\n\tu32 pllm_min;\n\tu32 pllm_max;\n\tunsigned long pllout_min_rate;\n\tunsigned long pllout_max_rate;\n\tu32 flags;\n};\n\n#define SYSCLK_ARM_RATE\t\tBIT(0)  \n#define SYSCLK_ALWAYS_ENABLED\tBIT(1)  \n#define SYSCLK_FIXED_DIV\tBIT(2)  \n\n \nstruct davinci_pll_sysclk_info {\n\tconst char *name;\n\tconst char *parent_name;\n\tu32 id;\n\tu32 ratio_width;\n\tu32 flags;\n};\n\n#define SYSCLK(i, n, p, w, f)\t\t\t\t\\\nstatic const struct davinci_pll_sysclk_info n = {\t\\\n\t.name\t\t= #n,\t\t\t\t\\\n\t.parent_name\t= #p,\t\t\t\t\\\n\t.id\t\t= (i),\t\t\t\t\\\n\t.ratio_width\t= (w),\t\t\t\t\\\n\t.flags\t\t= (f),\t\t\t\t\\\n}\n\n \nstruct davinci_pll_obsclk_info {\n\tconst char *name;\n\tconst char * const *parent_names;\n\tu8 num_parents;\n\tu32 *table;\n\tu32 ocsrc_mask;\n};\n\nstruct clk *davinci_pll_clk_register(struct device *dev,\n\t\t\t\t     const struct davinci_pll_clk_info *info,\n\t\t\t\t     const char *parent_name,\n\t\t\t\t     void __iomem *base,\n\t\t\t\t     struct regmap *cfgchip);\nstruct clk *davinci_pll_auxclk_register(struct device *dev,\n\t\t\t\t\tconst char *name,\n\t\t\t\t\tvoid __iomem *base);\nstruct clk *davinci_pll_sysclkbp_clk_register(struct device *dev,\n\t\t\t\t\t      const char *name,\n\t\t\t\t\t      void __iomem *base);\nstruct clk *\ndavinci_pll_obsclk_register(struct device *dev,\n\t\t\t    const struct davinci_pll_obsclk_info *info,\n\t\t\t    void __iomem *base);\nstruct clk *\ndavinci_pll_sysclk_register(struct device *dev,\n\t\t\t    const struct davinci_pll_sysclk_info *info,\n\t\t\t    void __iomem *base);\n\nint of_davinci_pll_init(struct device *dev, struct device_node *node,\n\t\t\tconst struct davinci_pll_clk_info *info,\n\t\t\tconst struct davinci_pll_obsclk_info *obsclk_info,\n\t\t\tconst struct davinci_pll_sysclk_info **div_info,\n\t\t\tu8 max_sysclk_id,\n\t\t\tvoid __iomem *base,\n\t\t\tstruct regmap *cfgchip);\n\n \n\nint da850_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);\nvoid of_da850_pll0_init(struct device_node *node);\nint of_da850_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}