

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'
================================================================
* Date:           Thu Dec 29 16:02:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.054 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_533_2  |        2|      338|         3|          2|          1|  0 ~ 168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    41687|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|    32873|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    32873|    41800|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        3|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+------+------------+------------+
    |         Variable Name        | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+------+------------+------------+
    |add_ln533_fu_190_p2           |         +|   0|  0|    15|           8|           1|
    |ctr_2_fu_235_p2               |         +|   0|  0|    39|          32|           1|
    |ctr_4_fu_333_p2               |         +|   0|  0|    16|           9|           1|
    |sub_ln537_fu_225_p2           |         -|   0|  0|    12|           3|           5|
    |sub_ln538_fu_397_p2           |         -|   0|  0|    12|           3|           5|
    |and_ln537_fu_269_p2           |       and|   0|  0|  4096|        8192|        8192|
    |and_ln538_1_fu_430_p2         |       and|   0|  0|  4096|        8192|        8192|
    |and_ln538_fu_343_p2           |       and|   0|  0|     2|           1|           1|
    |ap_predicate_tran4to5_state3  |       and|   0|  0|     2|           1|           1|
    |icmp_ln533_fu_184_p2          |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln537_fu_219_p2          |      icmp|   0|  0|     9|           4|           4|
    |icmp_ln538_1_fu_327_p2        |      icmp|   0|  0|    16|          24|           1|
    |icmp_ln538_fu_311_p2          |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln539_fu_379_p2          |      icmp|   0|  0|    16|          24|           1|
    |or_ln537_fu_285_p2            |        or|   0|  0|  4096|        8192|        8192|
    |or_ln538_fu_445_p2            |        or|   0|  0|  4096|        8192|        8192|
    |ctr_3_fu_299_p3               |    select|   0|  0|    32|           1|          32|
    |ctr_5_fu_361_p3               |    select|   0|  0|    32|           1|          32|
    |select_ln537_fu_291_p3        |    select|   0|  0|  4095|           1|        8192|
    |select_ln538_1_fu_349_p3      |    select|   0|  0|    10|           1|           9|
    |select_ln538_fu_451_p3        |    select|   0|  0|  4095|           1|        8192|
    |shl_ln537_1_fu_279_p2         |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln537_fu_257_p2           |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln538_1_fu_439_p2         |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln538_fu_418_p2           |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0                 |       xor|   0|  0|     2|           1|           2|
    |xor_ln537_fu_263_p2           |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln538_fu_424_p2           |       xor|   0|  0|  4096|        8192|           2|
    +------------------------------+----------+----+---+------+------------+------------+
    |Total                         |          |   0|  0| 41687|       65731|       82036|
    +------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+------+-----------+
    |                  Name                  | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------+----+-----------+------+-----------+
    |a_1_fu_92                               |   9|          2|  8192|      16384|
    |a_1_out                                 |  14|          3|  8192|      24576|
    |ap_NS_fsm                               |  31|          6|     1|          6|
    |ap_enable_reg_pp0_iter1                 |   9|          2|     1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_146_p4  |   9|          2|     1|          2|
    |ap_return                               |   9|          2|     1|          2|
    |ctr_1_fu_84                             |   9|          2|    32|         64|
    |ctr_1_out                               |  14|          3|    32|         96|
    |i_fu_88                                 |   9|          2|     8|         16|
    +----------------------------------------+----+-----------+------+-----------+
    |Total                                   | 113|         24| 16460|      41148|
    +----------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |UnifiedRetVal_reg_142    |     1|   0|     1|          0|
    |a_1_fu_92                |  8192|   0|  8192|          0|
    |a_1_load_reg_502         |  8192|   0|  8192|          0|
    |add_ln533_reg_487        |     8|   0|     8|          0|
    |and_ln538_reg_523        |     1|   0|     1|          0|
    |ap_CS_fsm                |     5|   0|     5|          0|
    |ap_enable_reg_pp0_iter0  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |ap_exit_tran_regpp0      |     1|   0|     2|          1|
    |ap_return_preg           |     1|   0|     1|          0|
    |ctr_1_fu_84              |    32|   0|    32|          0|
    |ctr_1_load_reg_497       |    32|   0|    32|          0|
    |i_fu_88                  |     8|   0|     8|          0|
    |icmp_ln533_reg_483       |     1|   0|     1|          0|
    |icmp_ln539_reg_528       |     1|   0|     1|          0|
    |select_ln537_reg_512     |  8192|   0|  8192|          0|
    |select_ln538_reg_532     |  8192|   0|  8192|          0|
    |trunc_ln538_reg_518      |     8|   0|     8|          0|
    |trunc_ln_reg_507         |     4|   0|     4|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    | 32873|   0| 32874|          1|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+--------------------------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+-------------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk                   |   in|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_rst                   |   in|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_start                 |   in|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_done                  |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_idle                  |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_ready                 |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_return                |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|a_0                      |   in|  8192|     ap_none|                                   a_0|        scalar|
|ctr                      |   in|     8|     ap_none|                                   ctr|        scalar|
|buf_r_address0           |  out|     8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0                |  out|     1|   ap_memory|                                 buf_r|         array|
|buf_r_q0                 |   in|     8|   ap_memory|                                 buf_r|         array|
|a_1_out                  |  out|  8192|      ap_vld|                               a_1_out|       pointer|
|a_1_out_ap_vld           |  out|     1|      ap_vld|                               a_1_out|       pointer|
|ctr_1_out                |  out|    32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld         |  out|     1|      ap_vld|                             ctr_1_out|       pointer|
|select_ln538_out         |  out|  8192|      ap_vld|                      select_ln538_out|       pointer|
|select_ln538_out_ap_vld  |  out|     1|      ap_vld|                      select_ln538_out|       pointer|
+-------------------------+-----+------+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 7 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_1 = alloca i32 1"   --->   Operation 9 'alloca' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 10 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_0_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %a_0"   --->   Operation 11 'read' 'a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 12 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %a_0_read, i8192 %a_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_18 = load i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 17 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln533 = icmp_eq  i8 %i_18, i8 168" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 19 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln533 = add i8 %i_18, i8 1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 20 'add' 'add_ln533' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln533 = br i1 %icmp_ln533, void %for.body.split_ifconv, void %for.body.for.end_crit_edge.exitStub" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 21 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_42_cast = zext i8 %i_18" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 22 'zext' 'i_42_cast' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_42_cast" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 23 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 24 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 3 <SV = 2> <Delay = 5.05>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ctr_1_load = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 25 'load' 'ctr_1_load' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%a_1_load = load i8192 %a_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 26 'load' 'a_1_load' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 27 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%t0 = trunc i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 28 'trunc' 't0' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i4 %t0" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 29 'zext' 'zext_ln526' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load, i32 4, i32 7" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.72ns)   --->   "%icmp_ln537 = icmp_ult  i4 %t0, i4 9" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 31 'icmp' 'icmp_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.80ns)   --->   "%sub_ln537 = sub i5 4, i5 %zext_ln526" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 32 'sub' 'sub_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%sext_ln537 = sext i5 %sub_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 33 'sext' 'sext_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.14ns)   --->   "%ctr_2 = add i32 %ctr_1_load, i32 1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 34 'add' 'ctr_2' <Predicate = (!icmp_ln533)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 35 'trunc' 'trunc_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln537, i5 0" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i13 %tmp" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 37 'zext' 'zext_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%shl_ln537 = shl i8192 4294967295, i8192 %zext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 38 'shl' 'shl_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%xor_ln537 = xor i8192 %shl_ln537, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 39 'xor' 'xor_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%and_ln537 = and i8192 %a_1_load, i8192 %xor_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 40 'and' 'and_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%zext_ln537_1 = zext i32 %sext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 41 'zext' 'zext_ln537_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%shl_ln537_1 = shl i8192 %zext_ln537_1, i8192 %zext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 42 'shl' 'shl_ln537_1' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%or_ln537 = or i8192 %and_ln537, i8192 %shl_ln537_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 43 'or' 'or_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln537 = select i1 %icmp_ln537, i8192 %or_ln537, i8192 %a_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 44 'select' 'select_ln537' <Predicate = (!icmp_ln533)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.28ns)   --->   "%ctr_3 = select i1 %icmp_ln537, i32 %ctr_2, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 45 'select' 'ctr_3' <Predicate = (!icmp_ln533)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln523 = trunc i32 %ctr_3" [HLS_Final_vitis_src/spu.cpp:523]   --->   Operation 46 'trunc' 'trunc_ln523' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "%icmp_ln538 = icmp_ult  i8 %buf_load, i8 144" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 47 'icmp' 'icmp_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "%icmp_ln538_1 = icmp_eq  i24 %tmp_1, i24 0" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 49 'icmp' 'icmp_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.90ns)   --->   "%ctr_4 = add i9 %trunc_ln523, i9 1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 50 'add' 'ctr_4' <Predicate = (!icmp_ln533)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln538 = trunc i32 %ctr_3" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 51 'trunc' 'trunc_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.14ns)   --->   "%and_ln538 = and i1 %icmp_ln538, i1 %icmp_ln538_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 52 'and' 'and_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ctr_5)   --->   "%select_ln538_1 = select i1 %and_ln538, i9 %ctr_4, i9 256" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 53 'select' 'select_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ctr_5)   --->   "%zext_ln538_1 = zext i9 %select_ln538_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 54 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.38ns) (out node of the LUT)   --->   "%ctr_5 = select i1 %icmp_ln538, i32 %zext_ln538_1, i32 %ctr_3" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 55 'select' 'ctr_5' <Predicate = (!icmp_ln533)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_5, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 56 'partselect' 'tmp_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.87ns)   --->   "%icmp_ln539 = icmp_eq  i24 %tmp_3, i24 0" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 57 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln539, void %for.body.split_ifconv.for.end_crit_edge.exitStub, void %for.inc" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 58 'br' 'br_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln533 = store i8 %add_ln533, i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 59 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_3 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln533 = store i32 %ctr_5, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 60 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 168, i64 84" [HLS_Final_vitis_src/spu.cpp:534]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln534' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS_Final_vitis_src/spu.cpp:523]   --->   Operation 62 'specloopname' 'specloopname_ln523' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln526_1 = zext i4 %trunc_ln" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 63 'zext' 'zext_ln526_1' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.80ns)   --->   "%sub_ln538 = sub i5 4, i5 %zext_ln526_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 64 'sub' 'sub_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%sext_ln538 = sext i5 %sub_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 65 'sext' 'sext_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln538, i5 0" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i13 %tmp_2" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 67 'zext' 'zext_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%shl_ln538 = shl i8192 4294967295, i8192 %zext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 68 'shl' 'shl_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%xor_ln538 = xor i8192 %shl_ln538, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 69 'xor' 'xor_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%and_ln538_1 = and i8192 %select_ln537, i8192 %xor_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 70 'and' 'and_ln538_1' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%zext_ln538_2 = zext i32 %sext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 71 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%shl_ln538_1 = shl i8192 %zext_ln538_2, i8192 %zext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 72 'shl' 'shl_ln538_1' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%or_ln538 = or i8192 %and_ln538_1, i8192 %shl_ln538_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 73 'or' 'or_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln538 = select i1 %and_ln538, i8192 %or_ln538, i8192 %select_ln537" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 74 'select' 'select_ln538' <Predicate = (!icmp_ln533)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln533 = store i8192 %select_ln538, i8192 %a_1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 75 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 76 'br' 'br_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %a_1_out, i8192 %a_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 77 'write' 'write_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 78 'write' 'write_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln538 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %select_ln538_out, i8192 %select_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 79 'write' 'write_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln533)> <Delay = 0.46>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %for.body.split_ifconv.for.end_crit_edge.exitStub"   --->   Operation 81 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%ctr_1_load_1 = load i32 %ctr_1"   --->   Operation 83 'load' 'ctr_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%a_1_load_1 = load i8192 %a_1"   --->   Operation 84 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %a_1_out, i8192 %a_1_load_1"   --->   Operation 85 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load_1"   --->   Operation 86 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ctr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln538_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctr_1                   (alloca           ) [ 0111101]
i                       (alloca           ) [ 0111100]
a_1                     (alloca           ) [ 0111101]
ctr_read                (read             ) [ 0000000]
a_0_read                (read             ) [ 0000000]
ctr_cast                (zext             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i_18                    (load             ) [ 0000000]
specpipeline_ln0        (specpipeline     ) [ 0000000]
icmp_ln533              (icmp             ) [ 0011111]
add_ln533               (add              ) [ 0001000]
br_ln533                (br               ) [ 0000000]
i_42_cast               (zext             ) [ 0000000]
buf_addr                (getelementptr    ) [ 0001000]
ctr_1_load              (load             ) [ 0010111]
a_1_load                (load             ) [ 0010111]
buf_load                (load             ) [ 0000000]
t0                      (trunc            ) [ 0000000]
zext_ln526              (zext             ) [ 0000000]
trunc_ln                (partselect       ) [ 0010100]
icmp_ln537              (icmp             ) [ 0000000]
sub_ln537               (sub              ) [ 0000000]
sext_ln537              (sext             ) [ 0000000]
ctr_2                   (add              ) [ 0000000]
trunc_ln537             (trunc            ) [ 0000000]
tmp                     (bitconcatenate   ) [ 0000000]
zext_ln537              (zext             ) [ 0000000]
shl_ln537               (shl              ) [ 0000000]
xor_ln537               (xor              ) [ 0000000]
and_ln537               (and              ) [ 0000000]
zext_ln537_1            (zext             ) [ 0000000]
shl_ln537_1             (shl              ) [ 0000000]
or_ln537                (or               ) [ 0000000]
select_ln537            (select           ) [ 0010100]
ctr_3                   (select           ) [ 0000000]
trunc_ln523             (trunc            ) [ 0000000]
icmp_ln538              (icmp             ) [ 0000000]
tmp_1                   (partselect       ) [ 0000000]
icmp_ln538_1            (icmp             ) [ 0000000]
ctr_4                   (add              ) [ 0000000]
trunc_ln538             (trunc            ) [ 0010100]
and_ln538               (and              ) [ 0010100]
select_ln538_1          (select           ) [ 0000000]
zext_ln538_1            (zext             ) [ 0000000]
ctr_5                   (select           ) [ 0000000]
tmp_3                   (partselect       ) [ 0000000]
icmp_ln539              (icmp             ) [ 0011100]
br_ln539                (br               ) [ 0000000]
store_ln533             (store            ) [ 0000000]
store_ln533             (store            ) [ 0000000]
speclooptripcount_ln534 (speclooptripcount) [ 0000000]
specloopname_ln523      (specloopname     ) [ 0000000]
zext_ln526_1            (zext             ) [ 0000000]
sub_ln538               (sub              ) [ 0000000]
sext_ln538              (sext             ) [ 0000000]
tmp_2                   (bitconcatenate   ) [ 0000000]
zext_ln538              (zext             ) [ 0000000]
shl_ln538               (shl              ) [ 0000000]
xor_ln538               (xor              ) [ 0000000]
and_ln538_1             (and              ) [ 0000000]
zext_ln538_2            (zext             ) [ 0000000]
shl_ln538_1             (shl              ) [ 0000000]
or_ln538                (or               ) [ 0000000]
select_ln538            (select           ) [ 0000011]
store_ln533             (store            ) [ 0000000]
br_ln533                (br               ) [ 0000000]
write_ln537             (write            ) [ 0000000]
write_ln537             (write            ) [ 0000000]
write_ln538             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
UnifiedRetVal           (phi              ) [ 0000010]
ret_ln0                 (ret              ) [ 0000000]
ctr_1_load_1            (load             ) [ 0000000]
a_1_load_1              (load             ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctr_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln538_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln538_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="ctr_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ctr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctr_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_0_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8192" slack="0"/>
<pin id="104" dir="0" index="1" bw="8192" slack="0"/>
<pin id="105" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8192" slack="0"/>
<pin id="111" dir="0" index="2" bw="8192" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln537/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln537/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln538_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="8192" slack="0"/>
<pin id="125" dir="0" index="2" bw="8192" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln538/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buf_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="UnifiedRetVal_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2"/>
<pin id="144" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="UnifiedRetVal_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="2"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_1_load/3 ctr_1_load_1/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8192" slack="2"/>
<pin id="160" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/3 a_1_load_1/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ctr_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctr_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8192" slack="0"/>
<pin id="168" dir="0" index="1" bw="8192" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_18_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln533_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln533_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln533/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_42_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_42_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="t0_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t0/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln526_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="4" slack="0"/>
<pin id="214" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln537_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln537_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln537/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln537_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln537/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="ctr_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln537_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln537/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln537_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln537_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="33" slack="0"/>
<pin id="259" dir="0" index="1" bw="13" slack="0"/>
<pin id="260" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln537/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln537_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8192" slack="0"/>
<pin id="265" dir="0" index="1" bw="8192" slack="0"/>
<pin id="266" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln537/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln537_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8192" slack="0"/>
<pin id="271" dir="0" index="1" bw="8192" slack="0"/>
<pin id="272" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln537/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln537_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln537_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="13" slack="0"/>
<pin id="282" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln537_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln537_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8192" slack="0"/>
<pin id="287" dir="0" index="1" bw="8192" slack="0"/>
<pin id="288" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln537/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln537_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="8192" slack="0"/>
<pin id="294" dir="0" index="2" bw="8192" slack="0"/>
<pin id="295" dir="1" index="3" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ctr_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ctr_3/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln523_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln523/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln538_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln538/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="24" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln538_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="0" index="1" bw="24" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln538_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ctr_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_4/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln538_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln538/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="and_ln538_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln538/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln538_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="0" index="2" bw="9" slack="0"/>
<pin id="353" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln538_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln538_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="ctr_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ctr_5/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln539_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="0"/>
<pin id="381" dir="0" index="1" bw="24" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln539/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln533_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="0" index="1" bw="8" slack="2"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln533_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="2"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln526_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln526_1/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln538_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln538/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln538_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln538/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln538_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln538_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="33" slack="0"/>
<pin id="420" dir="0" index="1" bw="13" slack="0"/>
<pin id="421" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln538/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln538_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8192" slack="0"/>
<pin id="426" dir="0" index="1" bw="8192" slack="0"/>
<pin id="427" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln538/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln538_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8192" slack="1"/>
<pin id="432" dir="0" index="1" bw="8192" slack="0"/>
<pin id="433" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln538_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln538_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="shl_ln538_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="13" slack="0"/>
<pin id="442" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln538_1/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln538_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8192" slack="0"/>
<pin id="447" dir="0" index="1" bw="8192" slack="0"/>
<pin id="448" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln538/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln538_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="8192" slack="0"/>
<pin id="454" dir="0" index="2" bw="8192" slack="1"/>
<pin id="455" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln538/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln533_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8192" slack="0"/>
<pin id="459" dir="0" index="1" bw="8192" slack="3"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="ctr_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="476" class="1005" name="a_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8192" slack="0"/>
<pin id="478" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln533_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln533 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln533_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln533 "/>
</bind>
</comp>

<comp id="492" class="1005" name="buf_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="ctr_1_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ctr_1_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="a_1_load_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8192" slack="2"/>
<pin id="504" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="a_1_load "/>
</bind>
</comp>

<comp id="507" class="1005" name="trunc_ln_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="512" class="1005" name="select_ln537_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8192" slack="1"/>
<pin id="514" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="select_ln537 "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln538_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln538 "/>
</bind>
</comp>

<comp id="523" class="1005" name="and_ln538_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln538 "/>
</bind>
</comp>

<comp id="528" class="1005" name="icmp_ln539_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln539 "/>
</bind>
</comp>

<comp id="532" class="1005" name="select_ln538_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8192" slack="1"/>
<pin id="534" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="select_ln538 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="82" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="165"><net_src comp="96" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="162" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="204"><net_src comp="136" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="136" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="223"><net_src comp="201" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="205" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="154" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="154" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="158" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="231" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="253" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="269" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="219" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="158" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="219" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="235" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="154" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="136" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="299" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="317" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="307" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="299" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="311" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="327" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="333" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="311" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="299" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="361" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="383"><net_src comp="369" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="393"><net_src comp="361" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="403" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="414" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="430" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="84" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="472"><net_src comp="88" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="479"><net_src comp="92" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="486"><net_src comp="184" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="190" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="495"><net_src comp="129" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="500"><net_src comp="154" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="505"><net_src comp="158" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="510"><net_src comp="209" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="515"><net_src comp="291" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="521"><net_src comp="339" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="526"><net_src comp="343" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="531"><net_src comp="379" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="451" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_1_out | {5 6 }
	Port: ctr_1_out | {5 6 }
	Port: select_ln538_out | {5 }
 - Input state : 
	Port: sample_eta_Pipeline_VITIS_LOOP_533_2 : a_0 | {1 }
	Port: sample_eta_Pipeline_VITIS_LOOP_533_2 : ctr | {1 }
	Port: sample_eta_Pipeline_VITIS_LOOP_533_2 : buf_r | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln533 : 1
		add_ln533 : 1
		br_ln533 : 2
		i_42_cast : 1
		buf_addr : 2
		buf_load : 3
	State 3
		t0 : 1
		zext_ln526 : 2
		trunc_ln : 1
		icmp_ln537 : 2
		sub_ln537 : 3
		sext_ln537 : 4
		ctr_2 : 1
		trunc_ln537 : 1
		tmp : 2
		zext_ln537 : 3
		shl_ln537 : 4
		xor_ln537 : 5
		and_ln537 : 5
		zext_ln537_1 : 5
		shl_ln537_1 : 6
		or_ln537 : 7
		select_ln537 : 7
		ctr_3 : 3
		trunc_ln523 : 4
		icmp_ln538 : 1
		tmp_1 : 4
		icmp_ln538_1 : 5
		ctr_4 : 5
		trunc_ln538 : 4
		and_ln538 : 6
		select_ln538_1 : 6
		zext_ln538_1 : 7
		ctr_5 : 8
		tmp_3 : 9
		icmp_ln539 : 10
		br_ln539 : 11
		store_ln533 : 9
	State 4
		sub_ln538 : 1
		sext_ln538 : 2
		zext_ln538 : 1
		shl_ln538 : 2
		xor_ln538 : 3
		and_ln538_1 : 3
		zext_ln538_2 : 3
		shl_ln538_1 : 4
		or_ln538 : 3
		select_ln538 : 3
		store_ln533 : 4
	State 5
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 6
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln537_fu_291   |    0    |   4095  |
|          |       ctr_3_fu_299       |    0    |    32   |
|  select  |   select_ln538_1_fu_349  |    0    |    9    |
|          |       ctr_5_fu_361       |    0    |    32   |
|          |    select_ln538_fu_451   |    0    |   4095  |
|----------|--------------------------|---------|---------|
|          |     and_ln537_fu_269     |    0    |   4096  |
|    and   |     and_ln538_fu_343     |    0    |    2    |
|          |    and_ln538_1_fu_430    |    0    |   4096  |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln537_fu_263     |    0    |   4096  |
|          |     xor_ln538_fu_424     |    0    |   4096  |
|----------|--------------------------|---------|---------|
|    or    |      or_ln537_fu_285     |    0    |   4096  |
|          |      or_ln538_fu_445     |    0    |   4096  |
|----------|--------------------------|---------|---------|
|          |     shl_ln537_fu_257     |    0    |   104   |
|    shl   |    shl_ln537_1_fu_279    |    0    |   100   |
|          |     shl_ln538_fu_418     |    0    |   104   |
|          |    shl_ln538_1_fu_439    |    0    |   100   |
|----------|--------------------------|---------|---------|
|          |     add_ln533_fu_190     |    0    |    15   |
|    add   |       ctr_2_fu_235       |    0    |    39   |
|          |       ctr_4_fu_333       |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln533_fu_184    |    0    |    11   |
|          |     icmp_ln537_fu_219    |    0    |    9    |
|   icmp   |     icmp_ln538_fu_311    |    0    |    11   |
|          |    icmp_ln538_1_fu_327   |    0    |    16   |
|          |     icmp_ln539_fu_379    |    0    |    16   |
|----------|--------------------------|---------|---------|
|    sub   |     sub_ln537_fu_225     |    0    |    12   |
|          |     sub_ln538_fu_397     |    0    |    12   |
|----------|--------------------------|---------|---------|
|   read   |    ctr_read_read_fu_96   |    0    |    0    |
|          |   a_0_read_read_fu_102   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_108     |    0    |    0    |
|   write  |     grp_write_fu_115     |    0    |    0    |
|          | write_ln538_write_fu_122 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      ctr_cast_fu_162     |    0    |    0    |
|          |     i_42_cast_fu_196     |    0    |    0    |
|          |     zext_ln526_fu_205    |    0    |    0    |
|          |     zext_ln537_fu_253    |    0    |    0    |
|   zext   |    zext_ln537_1_fu_275   |    0    |    0    |
|          |    zext_ln538_1_fu_357   |    0    |    0    |
|          |    zext_ln526_1_fu_394   |    0    |    0    |
|          |     zext_ln538_fu_414    |    0    |    0    |
|          |    zext_ln538_2_fu_435   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         t0_fu_201        |    0    |    0    |
|   trunc  |    trunc_ln537_fu_241    |    0    |    0    |
|          |    trunc_ln523_fu_307    |    0    |    0    |
|          |    trunc_ln538_fu_339    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      trunc_ln_fu_209     |    0    |    0    |
|partselect|       tmp_1_fu_317       |    0    |    0    |
|          |       tmp_3_fu_369       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln537_fu_231    |    0    |    0    |
|          |     sext_ln538_fu_403    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        tmp_fu_245        |    0    |    0    |
|          |       tmp_2_fu_407       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |  33406  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_142|    1   |
|   a_1_load_reg_502  |  8192  |
|     a_1_reg_476     |  8192  |
|  add_ln533_reg_487  |    8   |
|  and_ln538_reg_523  |    1   |
|   buf_addr_reg_492  |    8   |
|  ctr_1_load_reg_497 |   32   |
|    ctr_1_reg_462    |   32   |
|      i_reg_469      |    8   |
|  icmp_ln533_reg_483 |    1   |
|  icmp_ln539_reg_528 |    1   |
| select_ln537_reg_512|  8192  |
| select_ln538_reg_532|  8192  |
| trunc_ln538_reg_518 |    8   |
|   trunc_ln_reg_507  |    4   |
+---------------------+--------+
|        Total        |  32872 |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_108 |  p2  |   2  | 8192 |  16384 ||    9    |
|  grp_write_fu_115 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  16464 ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  33406 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  32872 |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  32872 |  33433 |
+-----------+--------+--------+--------+
