extDirs ".v"
libName ""
libFiles ""
langName "Verilog"
libDirs ""
viewName "module"
