
2021-Firmware-Bootcamp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004440  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004500  08004500  00014500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004578  08004578  00014578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800457c  0800457c  0001457c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08004580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000194  20000014  08004594  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001a8  08004594  000201a8  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000102b2  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002412  00000000  00000000  000302ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ed8  00000000  00000000  00032700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000dd0  00000000  00000000  000335d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001a5ef  00000000  00000000  000343a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00013270  00000000  00000000  0004e997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00099a94  00000000  00000000  00061c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  000fb69b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003558  00000000  00000000  000fb6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080044e8 	.word	0x080044e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	080044e8 	.word	0x080044e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_dmul>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4657      	mov	r7, sl
 8000224:	464e      	mov	r6, r9
 8000226:	4645      	mov	r5, r8
 8000228:	46de      	mov	lr, fp
 800022a:	b5e0      	push	{r5, r6, r7, lr}
 800022c:	4698      	mov	r8, r3
 800022e:	030c      	lsls	r4, r1, #12
 8000230:	004b      	lsls	r3, r1, #1
 8000232:	0006      	movs	r6, r0
 8000234:	4692      	mov	sl, r2
 8000236:	b087      	sub	sp, #28
 8000238:	0b24      	lsrs	r4, r4, #12
 800023a:	0d5b      	lsrs	r3, r3, #21
 800023c:	0fcf      	lsrs	r7, r1, #31
 800023e:	2b00      	cmp	r3, #0
 8000240:	d100      	bne.n	8000244 <__aeabi_dmul+0x24>
 8000242:	e15c      	b.n	80004fe <__aeabi_dmul+0x2de>
 8000244:	4ad9      	ldr	r2, [pc, #868]	; (80005ac <__aeabi_dmul+0x38c>)
 8000246:	4293      	cmp	r3, r2
 8000248:	d100      	bne.n	800024c <__aeabi_dmul+0x2c>
 800024a:	e175      	b.n	8000538 <__aeabi_dmul+0x318>
 800024c:	0f42      	lsrs	r2, r0, #29
 800024e:	00e4      	lsls	r4, r4, #3
 8000250:	4314      	orrs	r4, r2
 8000252:	2280      	movs	r2, #128	; 0x80
 8000254:	0412      	lsls	r2, r2, #16
 8000256:	4314      	orrs	r4, r2
 8000258:	4ad5      	ldr	r2, [pc, #852]	; (80005b0 <__aeabi_dmul+0x390>)
 800025a:	00c5      	lsls	r5, r0, #3
 800025c:	4694      	mov	ip, r2
 800025e:	4463      	add	r3, ip
 8000260:	9300      	str	r3, [sp, #0]
 8000262:	2300      	movs	r3, #0
 8000264:	4699      	mov	r9, r3
 8000266:	469b      	mov	fp, r3
 8000268:	4643      	mov	r3, r8
 800026a:	4642      	mov	r2, r8
 800026c:	031e      	lsls	r6, r3, #12
 800026e:	0fd2      	lsrs	r2, r2, #31
 8000270:	005b      	lsls	r3, r3, #1
 8000272:	4650      	mov	r0, sl
 8000274:	4690      	mov	r8, r2
 8000276:	0b36      	lsrs	r6, r6, #12
 8000278:	0d5b      	lsrs	r3, r3, #21
 800027a:	d100      	bne.n	800027e <__aeabi_dmul+0x5e>
 800027c:	e120      	b.n	80004c0 <__aeabi_dmul+0x2a0>
 800027e:	4acb      	ldr	r2, [pc, #812]	; (80005ac <__aeabi_dmul+0x38c>)
 8000280:	4293      	cmp	r3, r2
 8000282:	d100      	bne.n	8000286 <__aeabi_dmul+0x66>
 8000284:	e162      	b.n	800054c <__aeabi_dmul+0x32c>
 8000286:	49ca      	ldr	r1, [pc, #808]	; (80005b0 <__aeabi_dmul+0x390>)
 8000288:	0f42      	lsrs	r2, r0, #29
 800028a:	468c      	mov	ip, r1
 800028c:	9900      	ldr	r1, [sp, #0]
 800028e:	4463      	add	r3, ip
 8000290:	00f6      	lsls	r6, r6, #3
 8000292:	468c      	mov	ip, r1
 8000294:	4316      	orrs	r6, r2
 8000296:	2280      	movs	r2, #128	; 0x80
 8000298:	449c      	add	ip, r3
 800029a:	0412      	lsls	r2, r2, #16
 800029c:	4663      	mov	r3, ip
 800029e:	4316      	orrs	r6, r2
 80002a0:	00c2      	lsls	r2, r0, #3
 80002a2:	2000      	movs	r0, #0
 80002a4:	9300      	str	r3, [sp, #0]
 80002a6:	9900      	ldr	r1, [sp, #0]
 80002a8:	4643      	mov	r3, r8
 80002aa:	3101      	adds	r1, #1
 80002ac:	468c      	mov	ip, r1
 80002ae:	4649      	mov	r1, r9
 80002b0:	407b      	eors	r3, r7
 80002b2:	9301      	str	r3, [sp, #4]
 80002b4:	290f      	cmp	r1, #15
 80002b6:	d826      	bhi.n	8000306 <__aeabi_dmul+0xe6>
 80002b8:	4bbe      	ldr	r3, [pc, #760]	; (80005b4 <__aeabi_dmul+0x394>)
 80002ba:	0089      	lsls	r1, r1, #2
 80002bc:	5859      	ldr	r1, [r3, r1]
 80002be:	468f      	mov	pc, r1
 80002c0:	4643      	mov	r3, r8
 80002c2:	9301      	str	r3, [sp, #4]
 80002c4:	0034      	movs	r4, r6
 80002c6:	0015      	movs	r5, r2
 80002c8:	4683      	mov	fp, r0
 80002ca:	465b      	mov	r3, fp
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	d016      	beq.n	80002fe <__aeabi_dmul+0xde>
 80002d0:	2b03      	cmp	r3, #3
 80002d2:	d100      	bne.n	80002d6 <__aeabi_dmul+0xb6>
 80002d4:	e203      	b.n	80006de <__aeabi_dmul+0x4be>
 80002d6:	2b01      	cmp	r3, #1
 80002d8:	d000      	beq.n	80002dc <__aeabi_dmul+0xbc>
 80002da:	e0cd      	b.n	8000478 <__aeabi_dmul+0x258>
 80002dc:	2200      	movs	r2, #0
 80002de:	2400      	movs	r4, #0
 80002e0:	2500      	movs	r5, #0
 80002e2:	9b01      	ldr	r3, [sp, #4]
 80002e4:	0512      	lsls	r2, r2, #20
 80002e6:	4322      	orrs	r2, r4
 80002e8:	07db      	lsls	r3, r3, #31
 80002ea:	431a      	orrs	r2, r3
 80002ec:	0028      	movs	r0, r5
 80002ee:	0011      	movs	r1, r2
 80002f0:	b007      	add	sp, #28
 80002f2:	bcf0      	pop	{r4, r5, r6, r7}
 80002f4:	46bb      	mov	fp, r7
 80002f6:	46b2      	mov	sl, r6
 80002f8:	46a9      	mov	r9, r5
 80002fa:	46a0      	mov	r8, r4
 80002fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fe:	2400      	movs	r4, #0
 8000300:	2500      	movs	r5, #0
 8000302:	4aaa      	ldr	r2, [pc, #680]	; (80005ac <__aeabi_dmul+0x38c>)
 8000304:	e7ed      	b.n	80002e2 <__aeabi_dmul+0xc2>
 8000306:	0c28      	lsrs	r0, r5, #16
 8000308:	042d      	lsls	r5, r5, #16
 800030a:	0c2d      	lsrs	r5, r5, #16
 800030c:	002b      	movs	r3, r5
 800030e:	0c11      	lsrs	r1, r2, #16
 8000310:	0412      	lsls	r2, r2, #16
 8000312:	0c12      	lsrs	r2, r2, #16
 8000314:	4353      	muls	r3, r2
 8000316:	4698      	mov	r8, r3
 8000318:	0013      	movs	r3, r2
 800031a:	002f      	movs	r7, r5
 800031c:	4343      	muls	r3, r0
 800031e:	4699      	mov	r9, r3
 8000320:	434f      	muls	r7, r1
 8000322:	444f      	add	r7, r9
 8000324:	46bb      	mov	fp, r7
 8000326:	4647      	mov	r7, r8
 8000328:	000b      	movs	r3, r1
 800032a:	0c3f      	lsrs	r7, r7, #16
 800032c:	46ba      	mov	sl, r7
 800032e:	4343      	muls	r3, r0
 8000330:	44da      	add	sl, fp
 8000332:	9302      	str	r3, [sp, #8]
 8000334:	45d1      	cmp	r9, sl
 8000336:	d904      	bls.n	8000342 <__aeabi_dmul+0x122>
 8000338:	2780      	movs	r7, #128	; 0x80
 800033a:	027f      	lsls	r7, r7, #9
 800033c:	46b9      	mov	r9, r7
 800033e:	444b      	add	r3, r9
 8000340:	9302      	str	r3, [sp, #8]
 8000342:	4653      	mov	r3, sl
 8000344:	0c1b      	lsrs	r3, r3, #16
 8000346:	469b      	mov	fp, r3
 8000348:	4653      	mov	r3, sl
 800034a:	041f      	lsls	r7, r3, #16
 800034c:	4643      	mov	r3, r8
 800034e:	041b      	lsls	r3, r3, #16
 8000350:	0c1b      	lsrs	r3, r3, #16
 8000352:	4698      	mov	r8, r3
 8000354:	003b      	movs	r3, r7
 8000356:	4443      	add	r3, r8
 8000358:	9304      	str	r3, [sp, #16]
 800035a:	0c33      	lsrs	r3, r6, #16
 800035c:	0436      	lsls	r6, r6, #16
 800035e:	0c36      	lsrs	r6, r6, #16
 8000360:	4698      	mov	r8, r3
 8000362:	0033      	movs	r3, r6
 8000364:	4343      	muls	r3, r0
 8000366:	4699      	mov	r9, r3
 8000368:	4643      	mov	r3, r8
 800036a:	4343      	muls	r3, r0
 800036c:	002f      	movs	r7, r5
 800036e:	469a      	mov	sl, r3
 8000370:	4643      	mov	r3, r8
 8000372:	4377      	muls	r7, r6
 8000374:	435d      	muls	r5, r3
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	444d      	add	r5, r9
 800037a:	1945      	adds	r5, r0, r5
 800037c:	45a9      	cmp	r9, r5
 800037e:	d903      	bls.n	8000388 <__aeabi_dmul+0x168>
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	025b      	lsls	r3, r3, #9
 8000384:	4699      	mov	r9, r3
 8000386:	44ca      	add	sl, r9
 8000388:	043f      	lsls	r7, r7, #16
 800038a:	0c28      	lsrs	r0, r5, #16
 800038c:	0c3f      	lsrs	r7, r7, #16
 800038e:	042d      	lsls	r5, r5, #16
 8000390:	19ed      	adds	r5, r5, r7
 8000392:	0c27      	lsrs	r7, r4, #16
 8000394:	0424      	lsls	r4, r4, #16
 8000396:	0c24      	lsrs	r4, r4, #16
 8000398:	0003      	movs	r3, r0
 800039a:	0020      	movs	r0, r4
 800039c:	4350      	muls	r0, r2
 800039e:	437a      	muls	r2, r7
 80003a0:	4691      	mov	r9, r2
 80003a2:	003a      	movs	r2, r7
 80003a4:	4453      	add	r3, sl
 80003a6:	9305      	str	r3, [sp, #20]
 80003a8:	0c03      	lsrs	r3, r0, #16
 80003aa:	469a      	mov	sl, r3
 80003ac:	434a      	muls	r2, r1
 80003ae:	4361      	muls	r1, r4
 80003b0:	4449      	add	r1, r9
 80003b2:	4451      	add	r1, sl
 80003b4:	44ab      	add	fp, r5
 80003b6:	4589      	cmp	r9, r1
 80003b8:	d903      	bls.n	80003c2 <__aeabi_dmul+0x1a2>
 80003ba:	2380      	movs	r3, #128	; 0x80
 80003bc:	025b      	lsls	r3, r3, #9
 80003be:	4699      	mov	r9, r3
 80003c0:	444a      	add	r2, r9
 80003c2:	0400      	lsls	r0, r0, #16
 80003c4:	0c0b      	lsrs	r3, r1, #16
 80003c6:	0c00      	lsrs	r0, r0, #16
 80003c8:	0409      	lsls	r1, r1, #16
 80003ca:	1809      	adds	r1, r1, r0
 80003cc:	0020      	movs	r0, r4
 80003ce:	4699      	mov	r9, r3
 80003d0:	4643      	mov	r3, r8
 80003d2:	4370      	muls	r0, r6
 80003d4:	435c      	muls	r4, r3
 80003d6:	437e      	muls	r6, r7
 80003d8:	435f      	muls	r7, r3
 80003da:	0c03      	lsrs	r3, r0, #16
 80003dc:	4698      	mov	r8, r3
 80003de:	19a4      	adds	r4, r4, r6
 80003e0:	4444      	add	r4, r8
 80003e2:	444a      	add	r2, r9
 80003e4:	9703      	str	r7, [sp, #12]
 80003e6:	42a6      	cmp	r6, r4
 80003e8:	d904      	bls.n	80003f4 <__aeabi_dmul+0x1d4>
 80003ea:	2380      	movs	r3, #128	; 0x80
 80003ec:	025b      	lsls	r3, r3, #9
 80003ee:	4698      	mov	r8, r3
 80003f0:	4447      	add	r7, r8
 80003f2:	9703      	str	r7, [sp, #12]
 80003f4:	0423      	lsls	r3, r4, #16
 80003f6:	9e02      	ldr	r6, [sp, #8]
 80003f8:	469a      	mov	sl, r3
 80003fa:	9b05      	ldr	r3, [sp, #20]
 80003fc:	445e      	add	r6, fp
 80003fe:	4698      	mov	r8, r3
 8000400:	42ae      	cmp	r6, r5
 8000402:	41ad      	sbcs	r5, r5
 8000404:	1876      	adds	r6, r6, r1
 8000406:	428e      	cmp	r6, r1
 8000408:	4189      	sbcs	r1, r1
 800040a:	0400      	lsls	r0, r0, #16
 800040c:	0c00      	lsrs	r0, r0, #16
 800040e:	4450      	add	r0, sl
 8000410:	4440      	add	r0, r8
 8000412:	426d      	negs	r5, r5
 8000414:	1947      	adds	r7, r0, r5
 8000416:	46b8      	mov	r8, r7
 8000418:	4693      	mov	fp, r2
 800041a:	4249      	negs	r1, r1
 800041c:	4689      	mov	r9, r1
 800041e:	44c3      	add	fp, r8
 8000420:	44d9      	add	r9, fp
 8000422:	4298      	cmp	r0, r3
 8000424:	4180      	sbcs	r0, r0
 8000426:	45a8      	cmp	r8, r5
 8000428:	41ad      	sbcs	r5, r5
 800042a:	4593      	cmp	fp, r2
 800042c:	4192      	sbcs	r2, r2
 800042e:	4589      	cmp	r9, r1
 8000430:	4189      	sbcs	r1, r1
 8000432:	426d      	negs	r5, r5
 8000434:	4240      	negs	r0, r0
 8000436:	4328      	orrs	r0, r5
 8000438:	0c24      	lsrs	r4, r4, #16
 800043a:	4252      	negs	r2, r2
 800043c:	4249      	negs	r1, r1
 800043e:	430a      	orrs	r2, r1
 8000440:	9b03      	ldr	r3, [sp, #12]
 8000442:	1900      	adds	r0, r0, r4
 8000444:	1880      	adds	r0, r0, r2
 8000446:	18c7      	adds	r7, r0, r3
 8000448:	464b      	mov	r3, r9
 800044a:	0ddc      	lsrs	r4, r3, #23
 800044c:	9b04      	ldr	r3, [sp, #16]
 800044e:	0275      	lsls	r5, r6, #9
 8000450:	431d      	orrs	r5, r3
 8000452:	1e6a      	subs	r2, r5, #1
 8000454:	4195      	sbcs	r5, r2
 8000456:	464b      	mov	r3, r9
 8000458:	0df6      	lsrs	r6, r6, #23
 800045a:	027f      	lsls	r7, r7, #9
 800045c:	4335      	orrs	r5, r6
 800045e:	025a      	lsls	r2, r3, #9
 8000460:	433c      	orrs	r4, r7
 8000462:	4315      	orrs	r5, r2
 8000464:	01fb      	lsls	r3, r7, #7
 8000466:	d400      	bmi.n	800046a <__aeabi_dmul+0x24a>
 8000468:	e11c      	b.n	80006a4 <__aeabi_dmul+0x484>
 800046a:	2101      	movs	r1, #1
 800046c:	086a      	lsrs	r2, r5, #1
 800046e:	400d      	ands	r5, r1
 8000470:	4315      	orrs	r5, r2
 8000472:	07e2      	lsls	r2, r4, #31
 8000474:	4315      	orrs	r5, r2
 8000476:	0864      	lsrs	r4, r4, #1
 8000478:	494f      	ldr	r1, [pc, #316]	; (80005b8 <__aeabi_dmul+0x398>)
 800047a:	4461      	add	r1, ip
 800047c:	2900      	cmp	r1, #0
 800047e:	dc00      	bgt.n	8000482 <__aeabi_dmul+0x262>
 8000480:	e0b0      	b.n	80005e4 <__aeabi_dmul+0x3c4>
 8000482:	076b      	lsls	r3, r5, #29
 8000484:	d009      	beq.n	800049a <__aeabi_dmul+0x27a>
 8000486:	220f      	movs	r2, #15
 8000488:	402a      	ands	r2, r5
 800048a:	2a04      	cmp	r2, #4
 800048c:	d005      	beq.n	800049a <__aeabi_dmul+0x27a>
 800048e:	1d2a      	adds	r2, r5, #4
 8000490:	42aa      	cmp	r2, r5
 8000492:	41ad      	sbcs	r5, r5
 8000494:	426d      	negs	r5, r5
 8000496:	1964      	adds	r4, r4, r5
 8000498:	0015      	movs	r5, r2
 800049a:	01e3      	lsls	r3, r4, #7
 800049c:	d504      	bpl.n	80004a8 <__aeabi_dmul+0x288>
 800049e:	2180      	movs	r1, #128	; 0x80
 80004a0:	4a46      	ldr	r2, [pc, #280]	; (80005bc <__aeabi_dmul+0x39c>)
 80004a2:	00c9      	lsls	r1, r1, #3
 80004a4:	4014      	ands	r4, r2
 80004a6:	4461      	add	r1, ip
 80004a8:	4a45      	ldr	r2, [pc, #276]	; (80005c0 <__aeabi_dmul+0x3a0>)
 80004aa:	4291      	cmp	r1, r2
 80004ac:	dd00      	ble.n	80004b0 <__aeabi_dmul+0x290>
 80004ae:	e726      	b.n	80002fe <__aeabi_dmul+0xde>
 80004b0:	0762      	lsls	r2, r4, #29
 80004b2:	08ed      	lsrs	r5, r5, #3
 80004b4:	0264      	lsls	r4, r4, #9
 80004b6:	0549      	lsls	r1, r1, #21
 80004b8:	4315      	orrs	r5, r2
 80004ba:	0b24      	lsrs	r4, r4, #12
 80004bc:	0d4a      	lsrs	r2, r1, #21
 80004be:	e710      	b.n	80002e2 <__aeabi_dmul+0xc2>
 80004c0:	4652      	mov	r2, sl
 80004c2:	4332      	orrs	r2, r6
 80004c4:	d100      	bne.n	80004c8 <__aeabi_dmul+0x2a8>
 80004c6:	e07f      	b.n	80005c8 <__aeabi_dmul+0x3a8>
 80004c8:	2e00      	cmp	r6, #0
 80004ca:	d100      	bne.n	80004ce <__aeabi_dmul+0x2ae>
 80004cc:	e0dc      	b.n	8000688 <__aeabi_dmul+0x468>
 80004ce:	0030      	movs	r0, r6
 80004d0:	f000 f978 	bl	80007c4 <__clzsi2>
 80004d4:	0002      	movs	r2, r0
 80004d6:	3a0b      	subs	r2, #11
 80004d8:	231d      	movs	r3, #29
 80004da:	0001      	movs	r1, r0
 80004dc:	1a9b      	subs	r3, r3, r2
 80004de:	4652      	mov	r2, sl
 80004e0:	3908      	subs	r1, #8
 80004e2:	40da      	lsrs	r2, r3
 80004e4:	408e      	lsls	r6, r1
 80004e6:	4316      	orrs	r6, r2
 80004e8:	4652      	mov	r2, sl
 80004ea:	408a      	lsls	r2, r1
 80004ec:	9b00      	ldr	r3, [sp, #0]
 80004ee:	4935      	ldr	r1, [pc, #212]	; (80005c4 <__aeabi_dmul+0x3a4>)
 80004f0:	1a18      	subs	r0, r3, r0
 80004f2:	0003      	movs	r3, r0
 80004f4:	468c      	mov	ip, r1
 80004f6:	4463      	add	r3, ip
 80004f8:	2000      	movs	r0, #0
 80004fa:	9300      	str	r3, [sp, #0]
 80004fc:	e6d3      	b.n	80002a6 <__aeabi_dmul+0x86>
 80004fe:	0025      	movs	r5, r4
 8000500:	4305      	orrs	r5, r0
 8000502:	d04a      	beq.n	800059a <__aeabi_dmul+0x37a>
 8000504:	2c00      	cmp	r4, #0
 8000506:	d100      	bne.n	800050a <__aeabi_dmul+0x2ea>
 8000508:	e0b0      	b.n	800066c <__aeabi_dmul+0x44c>
 800050a:	0020      	movs	r0, r4
 800050c:	f000 f95a 	bl	80007c4 <__clzsi2>
 8000510:	0001      	movs	r1, r0
 8000512:	0002      	movs	r2, r0
 8000514:	390b      	subs	r1, #11
 8000516:	231d      	movs	r3, #29
 8000518:	0010      	movs	r0, r2
 800051a:	1a5b      	subs	r3, r3, r1
 800051c:	0031      	movs	r1, r6
 800051e:	0035      	movs	r5, r6
 8000520:	3808      	subs	r0, #8
 8000522:	4084      	lsls	r4, r0
 8000524:	40d9      	lsrs	r1, r3
 8000526:	4085      	lsls	r5, r0
 8000528:	430c      	orrs	r4, r1
 800052a:	4826      	ldr	r0, [pc, #152]	; (80005c4 <__aeabi_dmul+0x3a4>)
 800052c:	1a83      	subs	r3, r0, r2
 800052e:	9300      	str	r3, [sp, #0]
 8000530:	2300      	movs	r3, #0
 8000532:	4699      	mov	r9, r3
 8000534:	469b      	mov	fp, r3
 8000536:	e697      	b.n	8000268 <__aeabi_dmul+0x48>
 8000538:	0005      	movs	r5, r0
 800053a:	4325      	orrs	r5, r4
 800053c:	d126      	bne.n	800058c <__aeabi_dmul+0x36c>
 800053e:	2208      	movs	r2, #8
 8000540:	9300      	str	r3, [sp, #0]
 8000542:	2302      	movs	r3, #2
 8000544:	2400      	movs	r4, #0
 8000546:	4691      	mov	r9, r2
 8000548:	469b      	mov	fp, r3
 800054a:	e68d      	b.n	8000268 <__aeabi_dmul+0x48>
 800054c:	4652      	mov	r2, sl
 800054e:	9b00      	ldr	r3, [sp, #0]
 8000550:	4332      	orrs	r2, r6
 8000552:	d110      	bne.n	8000576 <__aeabi_dmul+0x356>
 8000554:	4915      	ldr	r1, [pc, #84]	; (80005ac <__aeabi_dmul+0x38c>)
 8000556:	2600      	movs	r6, #0
 8000558:	468c      	mov	ip, r1
 800055a:	4463      	add	r3, ip
 800055c:	4649      	mov	r1, r9
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	2302      	movs	r3, #2
 8000562:	4319      	orrs	r1, r3
 8000564:	4689      	mov	r9, r1
 8000566:	2002      	movs	r0, #2
 8000568:	e69d      	b.n	80002a6 <__aeabi_dmul+0x86>
 800056a:	465b      	mov	r3, fp
 800056c:	9701      	str	r7, [sp, #4]
 800056e:	2b02      	cmp	r3, #2
 8000570:	d000      	beq.n	8000574 <__aeabi_dmul+0x354>
 8000572:	e6ad      	b.n	80002d0 <__aeabi_dmul+0xb0>
 8000574:	e6c3      	b.n	80002fe <__aeabi_dmul+0xde>
 8000576:	4a0d      	ldr	r2, [pc, #52]	; (80005ac <__aeabi_dmul+0x38c>)
 8000578:	2003      	movs	r0, #3
 800057a:	4694      	mov	ip, r2
 800057c:	4463      	add	r3, ip
 800057e:	464a      	mov	r2, r9
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	2303      	movs	r3, #3
 8000584:	431a      	orrs	r2, r3
 8000586:	4691      	mov	r9, r2
 8000588:	4652      	mov	r2, sl
 800058a:	e68c      	b.n	80002a6 <__aeabi_dmul+0x86>
 800058c:	220c      	movs	r2, #12
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2303      	movs	r3, #3
 8000592:	0005      	movs	r5, r0
 8000594:	4691      	mov	r9, r2
 8000596:	469b      	mov	fp, r3
 8000598:	e666      	b.n	8000268 <__aeabi_dmul+0x48>
 800059a:	2304      	movs	r3, #4
 800059c:	4699      	mov	r9, r3
 800059e:	2300      	movs	r3, #0
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	2400      	movs	r4, #0
 80005a6:	469b      	mov	fp, r3
 80005a8:	e65e      	b.n	8000268 <__aeabi_dmul+0x48>
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	000007ff 	.word	0x000007ff
 80005b0:	fffffc01 	.word	0xfffffc01
 80005b4:	08004520 	.word	0x08004520
 80005b8:	000003ff 	.word	0x000003ff
 80005bc:	feffffff 	.word	0xfeffffff
 80005c0:	000007fe 	.word	0x000007fe
 80005c4:	fffffc0d 	.word	0xfffffc0d
 80005c8:	4649      	mov	r1, r9
 80005ca:	2301      	movs	r3, #1
 80005cc:	4319      	orrs	r1, r3
 80005ce:	4689      	mov	r9, r1
 80005d0:	2600      	movs	r6, #0
 80005d2:	2001      	movs	r0, #1
 80005d4:	e667      	b.n	80002a6 <__aeabi_dmul+0x86>
 80005d6:	2300      	movs	r3, #0
 80005d8:	2480      	movs	r4, #128	; 0x80
 80005da:	2500      	movs	r5, #0
 80005dc:	4a43      	ldr	r2, [pc, #268]	; (80006ec <__aeabi_dmul+0x4cc>)
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	0324      	lsls	r4, r4, #12
 80005e2:	e67e      	b.n	80002e2 <__aeabi_dmul+0xc2>
 80005e4:	2001      	movs	r0, #1
 80005e6:	1a40      	subs	r0, r0, r1
 80005e8:	2838      	cmp	r0, #56	; 0x38
 80005ea:	dd00      	ble.n	80005ee <__aeabi_dmul+0x3ce>
 80005ec:	e676      	b.n	80002dc <__aeabi_dmul+0xbc>
 80005ee:	281f      	cmp	r0, #31
 80005f0:	dd5b      	ble.n	80006aa <__aeabi_dmul+0x48a>
 80005f2:	221f      	movs	r2, #31
 80005f4:	0023      	movs	r3, r4
 80005f6:	4252      	negs	r2, r2
 80005f8:	1a51      	subs	r1, r2, r1
 80005fa:	40cb      	lsrs	r3, r1
 80005fc:	0019      	movs	r1, r3
 80005fe:	2820      	cmp	r0, #32
 8000600:	d003      	beq.n	800060a <__aeabi_dmul+0x3ea>
 8000602:	4a3b      	ldr	r2, [pc, #236]	; (80006f0 <__aeabi_dmul+0x4d0>)
 8000604:	4462      	add	r2, ip
 8000606:	4094      	lsls	r4, r2
 8000608:	4325      	orrs	r5, r4
 800060a:	1e6a      	subs	r2, r5, #1
 800060c:	4195      	sbcs	r5, r2
 800060e:	002a      	movs	r2, r5
 8000610:	430a      	orrs	r2, r1
 8000612:	2107      	movs	r1, #7
 8000614:	000d      	movs	r5, r1
 8000616:	2400      	movs	r4, #0
 8000618:	4015      	ands	r5, r2
 800061a:	4211      	tst	r1, r2
 800061c:	d05b      	beq.n	80006d6 <__aeabi_dmul+0x4b6>
 800061e:	210f      	movs	r1, #15
 8000620:	2400      	movs	r4, #0
 8000622:	4011      	ands	r1, r2
 8000624:	2904      	cmp	r1, #4
 8000626:	d053      	beq.n	80006d0 <__aeabi_dmul+0x4b0>
 8000628:	1d11      	adds	r1, r2, #4
 800062a:	4291      	cmp	r1, r2
 800062c:	4192      	sbcs	r2, r2
 800062e:	4252      	negs	r2, r2
 8000630:	18a4      	adds	r4, r4, r2
 8000632:	000a      	movs	r2, r1
 8000634:	0223      	lsls	r3, r4, #8
 8000636:	d54b      	bpl.n	80006d0 <__aeabi_dmul+0x4b0>
 8000638:	2201      	movs	r2, #1
 800063a:	2400      	movs	r4, #0
 800063c:	2500      	movs	r5, #0
 800063e:	e650      	b.n	80002e2 <__aeabi_dmul+0xc2>
 8000640:	2380      	movs	r3, #128	; 0x80
 8000642:	031b      	lsls	r3, r3, #12
 8000644:	421c      	tst	r4, r3
 8000646:	d009      	beq.n	800065c <__aeabi_dmul+0x43c>
 8000648:	421e      	tst	r6, r3
 800064a:	d107      	bne.n	800065c <__aeabi_dmul+0x43c>
 800064c:	4333      	orrs	r3, r6
 800064e:	031c      	lsls	r4, r3, #12
 8000650:	4643      	mov	r3, r8
 8000652:	0015      	movs	r5, r2
 8000654:	0b24      	lsrs	r4, r4, #12
 8000656:	4a25      	ldr	r2, [pc, #148]	; (80006ec <__aeabi_dmul+0x4cc>)
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	e642      	b.n	80002e2 <__aeabi_dmul+0xc2>
 800065c:	2280      	movs	r2, #128	; 0x80
 800065e:	0312      	lsls	r2, r2, #12
 8000660:	4314      	orrs	r4, r2
 8000662:	0324      	lsls	r4, r4, #12
 8000664:	4a21      	ldr	r2, [pc, #132]	; (80006ec <__aeabi_dmul+0x4cc>)
 8000666:	0b24      	lsrs	r4, r4, #12
 8000668:	9701      	str	r7, [sp, #4]
 800066a:	e63a      	b.n	80002e2 <__aeabi_dmul+0xc2>
 800066c:	f000 f8aa 	bl	80007c4 <__clzsi2>
 8000670:	0001      	movs	r1, r0
 8000672:	0002      	movs	r2, r0
 8000674:	3115      	adds	r1, #21
 8000676:	3220      	adds	r2, #32
 8000678:	291c      	cmp	r1, #28
 800067a:	dc00      	bgt.n	800067e <__aeabi_dmul+0x45e>
 800067c:	e74b      	b.n	8000516 <__aeabi_dmul+0x2f6>
 800067e:	0034      	movs	r4, r6
 8000680:	3808      	subs	r0, #8
 8000682:	2500      	movs	r5, #0
 8000684:	4084      	lsls	r4, r0
 8000686:	e750      	b.n	800052a <__aeabi_dmul+0x30a>
 8000688:	f000 f89c 	bl	80007c4 <__clzsi2>
 800068c:	0003      	movs	r3, r0
 800068e:	001a      	movs	r2, r3
 8000690:	3215      	adds	r2, #21
 8000692:	3020      	adds	r0, #32
 8000694:	2a1c      	cmp	r2, #28
 8000696:	dc00      	bgt.n	800069a <__aeabi_dmul+0x47a>
 8000698:	e71e      	b.n	80004d8 <__aeabi_dmul+0x2b8>
 800069a:	4656      	mov	r6, sl
 800069c:	3b08      	subs	r3, #8
 800069e:	2200      	movs	r2, #0
 80006a0:	409e      	lsls	r6, r3
 80006a2:	e723      	b.n	80004ec <__aeabi_dmul+0x2cc>
 80006a4:	9b00      	ldr	r3, [sp, #0]
 80006a6:	469c      	mov	ip, r3
 80006a8:	e6e6      	b.n	8000478 <__aeabi_dmul+0x258>
 80006aa:	4912      	ldr	r1, [pc, #72]	; (80006f4 <__aeabi_dmul+0x4d4>)
 80006ac:	0022      	movs	r2, r4
 80006ae:	4461      	add	r1, ip
 80006b0:	002e      	movs	r6, r5
 80006b2:	408d      	lsls	r5, r1
 80006b4:	408a      	lsls	r2, r1
 80006b6:	40c6      	lsrs	r6, r0
 80006b8:	1e69      	subs	r1, r5, #1
 80006ba:	418d      	sbcs	r5, r1
 80006bc:	4332      	orrs	r2, r6
 80006be:	432a      	orrs	r2, r5
 80006c0:	40c4      	lsrs	r4, r0
 80006c2:	0753      	lsls	r3, r2, #29
 80006c4:	d0b6      	beq.n	8000634 <__aeabi_dmul+0x414>
 80006c6:	210f      	movs	r1, #15
 80006c8:	4011      	ands	r1, r2
 80006ca:	2904      	cmp	r1, #4
 80006cc:	d1ac      	bne.n	8000628 <__aeabi_dmul+0x408>
 80006ce:	e7b1      	b.n	8000634 <__aeabi_dmul+0x414>
 80006d0:	0765      	lsls	r5, r4, #29
 80006d2:	0264      	lsls	r4, r4, #9
 80006d4:	0b24      	lsrs	r4, r4, #12
 80006d6:	08d2      	lsrs	r2, r2, #3
 80006d8:	4315      	orrs	r5, r2
 80006da:	2200      	movs	r2, #0
 80006dc:	e601      	b.n	80002e2 <__aeabi_dmul+0xc2>
 80006de:	2280      	movs	r2, #128	; 0x80
 80006e0:	0312      	lsls	r2, r2, #12
 80006e2:	4314      	orrs	r4, r2
 80006e4:	0324      	lsls	r4, r4, #12
 80006e6:	4a01      	ldr	r2, [pc, #4]	; (80006ec <__aeabi_dmul+0x4cc>)
 80006e8:	0b24      	lsrs	r4, r4, #12
 80006ea:	e5fa      	b.n	80002e2 <__aeabi_dmul+0xc2>
 80006ec:	000007ff 	.word	0x000007ff
 80006f0:	0000043e 	.word	0x0000043e
 80006f4:	0000041e 	.word	0x0000041e

080006f8 <__aeabi_d2iz>:
 80006f8:	000a      	movs	r2, r1
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	4c13      	ldr	r4, [pc, #76]	; (800074c <__aeabi_d2iz+0x54>)
 80006fe:	0053      	lsls	r3, r2, #1
 8000700:	0309      	lsls	r1, r1, #12
 8000702:	0005      	movs	r5, r0
 8000704:	0b09      	lsrs	r1, r1, #12
 8000706:	2000      	movs	r0, #0
 8000708:	0d5b      	lsrs	r3, r3, #21
 800070a:	0fd2      	lsrs	r2, r2, #31
 800070c:	42a3      	cmp	r3, r4
 800070e:	dd04      	ble.n	800071a <__aeabi_d2iz+0x22>
 8000710:	480f      	ldr	r0, [pc, #60]	; (8000750 <__aeabi_d2iz+0x58>)
 8000712:	4283      	cmp	r3, r0
 8000714:	dd02      	ble.n	800071c <__aeabi_d2iz+0x24>
 8000716:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <__aeabi_d2iz+0x5c>)
 8000718:	18d0      	adds	r0, r2, r3
 800071a:	bd30      	pop	{r4, r5, pc}
 800071c:	2080      	movs	r0, #128	; 0x80
 800071e:	0340      	lsls	r0, r0, #13
 8000720:	4301      	orrs	r1, r0
 8000722:	480d      	ldr	r0, [pc, #52]	; (8000758 <__aeabi_d2iz+0x60>)
 8000724:	1ac0      	subs	r0, r0, r3
 8000726:	281f      	cmp	r0, #31
 8000728:	dd08      	ble.n	800073c <__aeabi_d2iz+0x44>
 800072a:	480c      	ldr	r0, [pc, #48]	; (800075c <__aeabi_d2iz+0x64>)
 800072c:	1ac3      	subs	r3, r0, r3
 800072e:	40d9      	lsrs	r1, r3
 8000730:	000b      	movs	r3, r1
 8000732:	4258      	negs	r0, r3
 8000734:	2a00      	cmp	r2, #0
 8000736:	d1f0      	bne.n	800071a <__aeabi_d2iz+0x22>
 8000738:	0018      	movs	r0, r3
 800073a:	e7ee      	b.n	800071a <__aeabi_d2iz+0x22>
 800073c:	4c08      	ldr	r4, [pc, #32]	; (8000760 <__aeabi_d2iz+0x68>)
 800073e:	40c5      	lsrs	r5, r0
 8000740:	46a4      	mov	ip, r4
 8000742:	4463      	add	r3, ip
 8000744:	4099      	lsls	r1, r3
 8000746:	000b      	movs	r3, r1
 8000748:	432b      	orrs	r3, r5
 800074a:	e7f2      	b.n	8000732 <__aeabi_d2iz+0x3a>
 800074c:	000003fe 	.word	0x000003fe
 8000750:	0000041d 	.word	0x0000041d
 8000754:	7fffffff 	.word	0x7fffffff
 8000758:	00000433 	.word	0x00000433
 800075c:	00000413 	.word	0x00000413
 8000760:	fffffbed 	.word	0xfffffbed

08000764 <__aeabi_i2d>:
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	2800      	cmp	r0, #0
 8000768:	d016      	beq.n	8000798 <__aeabi_i2d+0x34>
 800076a:	17c3      	asrs	r3, r0, #31
 800076c:	18c5      	adds	r5, r0, r3
 800076e:	405d      	eors	r5, r3
 8000770:	0fc4      	lsrs	r4, r0, #31
 8000772:	0028      	movs	r0, r5
 8000774:	f000 f826 	bl	80007c4 <__clzsi2>
 8000778:	4a11      	ldr	r2, [pc, #68]	; (80007c0 <__aeabi_i2d+0x5c>)
 800077a:	1a12      	subs	r2, r2, r0
 800077c:	280a      	cmp	r0, #10
 800077e:	dc16      	bgt.n	80007ae <__aeabi_i2d+0x4a>
 8000780:	0003      	movs	r3, r0
 8000782:	002e      	movs	r6, r5
 8000784:	3315      	adds	r3, #21
 8000786:	409e      	lsls	r6, r3
 8000788:	230b      	movs	r3, #11
 800078a:	1a18      	subs	r0, r3, r0
 800078c:	40c5      	lsrs	r5, r0
 800078e:	0552      	lsls	r2, r2, #21
 8000790:	032d      	lsls	r5, r5, #12
 8000792:	0b2d      	lsrs	r5, r5, #12
 8000794:	0d53      	lsrs	r3, r2, #21
 8000796:	e003      	b.n	80007a0 <__aeabi_i2d+0x3c>
 8000798:	2400      	movs	r4, #0
 800079a:	2300      	movs	r3, #0
 800079c:	2500      	movs	r5, #0
 800079e:	2600      	movs	r6, #0
 80007a0:	051b      	lsls	r3, r3, #20
 80007a2:	432b      	orrs	r3, r5
 80007a4:	07e4      	lsls	r4, r4, #31
 80007a6:	4323      	orrs	r3, r4
 80007a8:	0030      	movs	r0, r6
 80007aa:	0019      	movs	r1, r3
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	380b      	subs	r0, #11
 80007b0:	4085      	lsls	r5, r0
 80007b2:	0552      	lsls	r2, r2, #21
 80007b4:	032d      	lsls	r5, r5, #12
 80007b6:	2600      	movs	r6, #0
 80007b8:	0b2d      	lsrs	r5, r5, #12
 80007ba:	0d53      	lsrs	r3, r2, #21
 80007bc:	e7f0      	b.n	80007a0 <__aeabi_i2d+0x3c>
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	0000041e 	.word	0x0000041e

080007c4 <__clzsi2>:
 80007c4:	211c      	movs	r1, #28
 80007c6:	2301      	movs	r3, #1
 80007c8:	041b      	lsls	r3, r3, #16
 80007ca:	4298      	cmp	r0, r3
 80007cc:	d301      	bcc.n	80007d2 <__clzsi2+0xe>
 80007ce:	0c00      	lsrs	r0, r0, #16
 80007d0:	3910      	subs	r1, #16
 80007d2:	0a1b      	lsrs	r3, r3, #8
 80007d4:	4298      	cmp	r0, r3
 80007d6:	d301      	bcc.n	80007dc <__clzsi2+0x18>
 80007d8:	0a00      	lsrs	r0, r0, #8
 80007da:	3908      	subs	r1, #8
 80007dc:	091b      	lsrs	r3, r3, #4
 80007de:	4298      	cmp	r0, r3
 80007e0:	d301      	bcc.n	80007e6 <__clzsi2+0x22>
 80007e2:	0900      	lsrs	r0, r0, #4
 80007e4:	3904      	subs	r1, #4
 80007e6:	a202      	add	r2, pc, #8	; (adr r2, 80007f0 <__clzsi2+0x2c>)
 80007e8:	5c10      	ldrb	r0, [r2, r0]
 80007ea:	1840      	adds	r0, r0, r1
 80007ec:	4770      	bx	lr
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	02020304 	.word	0x02020304
 80007f4:	01010101 	.word	0x01010101
	...

08000800 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	0018      	movs	r0, r3
 800080a:	230c      	movs	r3, #12
 800080c:	001a      	movs	r2, r3
 800080e:	2100      	movs	r1, #0
 8000810:	f003 fe62 	bl	80044d8 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000814:	4b26      	ldr	r3, [pc, #152]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000816:	4a27      	ldr	r2, [pc, #156]	; (80008b4 <MX_ADC_Init+0xb4>)
 8000818:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800081a:	4b25      	ldr	r3, [pc, #148]	; (80008b0 <MX_ADC_Init+0xb0>)
 800081c:	2200      	movs	r2, #0
 800081e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000820:	4b23      	ldr	r3, [pc, #140]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000826:	4b22      	ldr	r3, [pc, #136]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000828:	2200      	movs	r2, #0
 800082a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800082c:	4b20      	ldr	r3, [pc, #128]	; (80008b0 <MX_ADC_Init+0xb0>)
 800082e:	2201      	movs	r2, #1
 8000830:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000832:	4b1f      	ldr	r3, [pc, #124]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000834:	2204      	movs	r2, #4
 8000836:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000838:	4b1d      	ldr	r3, [pc, #116]	; (80008b0 <MX_ADC_Init+0xb0>)
 800083a:	2200      	movs	r2, #0
 800083c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800083e:	4b1c      	ldr	r3, [pc, #112]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000840:	2200      	movs	r2, #0
 8000842:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000844:	4b1a      	ldr	r3, [pc, #104]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000846:	2200      	movs	r2, #0
 8000848:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800084a:	4b19      	ldr	r3, [pc, #100]	; (80008b0 <MX_ADC_Init+0xb0>)
 800084c:	2200      	movs	r2, #0
 800084e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000850:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000852:	22c2      	movs	r2, #194	; 0xc2
 8000854:	32ff      	adds	r2, #255	; 0xff
 8000856:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000858:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <MX_ADC_Init+0xb0>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800085e:	4b14      	ldr	r3, [pc, #80]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000860:	2224      	movs	r2, #36	; 0x24
 8000862:	2100      	movs	r1, #0
 8000864:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000866:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000868:	2201      	movs	r2, #1
 800086a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800086c:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_ADC_Init+0xb0>)
 800086e:	0018      	movs	r0, r3
 8000870:	f000 fcec 	bl	800124c <HAL_ADC_Init>
 8000874:	1e03      	subs	r3, r0, #0
 8000876:	d001      	beq.n	800087c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000878:	f000 f9d4 	bl	8000c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	2280      	movs	r2, #128	; 0x80
 8000886:	0152      	lsls	r2, r2, #5
 8000888:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	2280      	movs	r2, #128	; 0x80
 800088e:	0552      	lsls	r2, r2, #21
 8000890:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000892:	1d3a      	adds	r2, r7, #4
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <MX_ADC_Init+0xb0>)
 8000896:	0011      	movs	r1, r2
 8000898:	0018      	movs	r0, r3
 800089a:	f000 fe17 	bl	80014cc <HAL_ADC_ConfigChannel>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d001      	beq.n	80008a6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80008a2:	f000 f9bf 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	b004      	add	sp, #16
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	20000030 	.word	0x20000030
 80008b4:	40012400 	.word	0x40012400

080008b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b08b      	sub	sp, #44	; 0x2c
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	2414      	movs	r4, #20
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	0018      	movs	r0, r3
 80008c6:	2314      	movs	r3, #20
 80008c8:	001a      	movs	r2, r3
 80008ca:	2100      	movs	r1, #0
 80008cc:	f003 fe04 	bl	80044d8 <memset>
  if(adcHandle->Instance==ADC1)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a19      	ldr	r2, [pc, #100]	; (800093c <HAL_ADC_MspInit+0x84>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d12b      	bne.n	8000932 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008da:	4b19      	ldr	r3, [pc, #100]	; (8000940 <HAL_ADC_MspInit+0x88>)
 80008dc:	699a      	ldr	r2, [r3, #24]
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <HAL_ADC_MspInit+0x88>)
 80008e0:	2180      	movs	r1, #128	; 0x80
 80008e2:	0089      	lsls	r1, r1, #2
 80008e4:	430a      	orrs	r2, r1
 80008e6:	619a      	str	r2, [r3, #24]
 80008e8:	4b15      	ldr	r3, [pc, #84]	; (8000940 <HAL_ADC_MspInit+0x88>)
 80008ea:	699a      	ldr	r2, [r3, #24]
 80008ec:	2380      	movs	r3, #128	; 0x80
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	4013      	ands	r3, r2
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b12      	ldr	r3, [pc, #72]	; (8000940 <HAL_ADC_MspInit+0x88>)
 80008f8:	695a      	ldr	r2, [r3, #20]
 80008fa:	4b11      	ldr	r3, [pc, #68]	; (8000940 <HAL_ADC_MspInit+0x88>)
 80008fc:	2180      	movs	r1, #128	; 0x80
 80008fe:	0289      	lsls	r1, r1, #10
 8000900:	430a      	orrs	r2, r1
 8000902:	615a      	str	r2, [r3, #20]
 8000904:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <HAL_ADC_MspInit+0x88>)
 8000906:	695a      	ldr	r2, [r3, #20]
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	029b      	lsls	r3, r3, #10
 800090c:	4013      	ands	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000912:	193b      	adds	r3, r7, r4
 8000914:	2201      	movs	r2, #1
 8000916:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000918:	193b      	adds	r3, r7, r4
 800091a:	2203      	movs	r2, #3
 800091c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	193b      	adds	r3, r7, r4
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	193a      	adds	r2, r7, r4
 8000926:	2390      	movs	r3, #144	; 0x90
 8000928:	05db      	lsls	r3, r3, #23
 800092a:	0011      	movs	r1, r2
 800092c:	0018      	movs	r0, r3
 800092e:	f000 ff8f 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	46bd      	mov	sp, r7
 8000936:	b00b      	add	sp, #44	; 0x2c
 8000938:	bd90      	pop	{r4, r7, pc}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	40012400 	.word	0x40012400
 8000940:	40021000 	.word	0x40021000

08000944 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b08b      	sub	sp, #44	; 0x2c
 8000948:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	2414      	movs	r4, #20
 800094c:	193b      	adds	r3, r7, r4
 800094e:	0018      	movs	r0, r3
 8000950:	2314      	movs	r3, #20
 8000952:	001a      	movs	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	f003 fdbf 	bl	80044d8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095a:	4b41      	ldr	r3, [pc, #260]	; (8000a60 <MX_GPIO_Init+0x11c>)
 800095c:	695a      	ldr	r2, [r3, #20]
 800095e:	4b40      	ldr	r3, [pc, #256]	; (8000a60 <MX_GPIO_Init+0x11c>)
 8000960:	2180      	movs	r1, #128	; 0x80
 8000962:	0309      	lsls	r1, r1, #12
 8000964:	430a      	orrs	r2, r1
 8000966:	615a      	str	r2, [r3, #20]
 8000968:	4b3d      	ldr	r3, [pc, #244]	; (8000a60 <MX_GPIO_Init+0x11c>)
 800096a:	695a      	ldr	r2, [r3, #20]
 800096c:	2380      	movs	r3, #128	; 0x80
 800096e:	031b      	lsls	r3, r3, #12
 8000970:	4013      	ands	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
 8000974:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000976:	4b3a      	ldr	r3, [pc, #232]	; (8000a60 <MX_GPIO_Init+0x11c>)
 8000978:	695a      	ldr	r2, [r3, #20]
 800097a:	4b39      	ldr	r3, [pc, #228]	; (8000a60 <MX_GPIO_Init+0x11c>)
 800097c:	2180      	movs	r1, #128	; 0x80
 800097e:	03c9      	lsls	r1, r1, #15
 8000980:	430a      	orrs	r2, r1
 8000982:	615a      	str	r2, [r3, #20]
 8000984:	4b36      	ldr	r3, [pc, #216]	; (8000a60 <MX_GPIO_Init+0x11c>)
 8000986:	695a      	ldr	r2, [r3, #20]
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	03db      	lsls	r3, r3, #15
 800098c:	4013      	ands	r3, r2
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	4b33      	ldr	r3, [pc, #204]	; (8000a60 <MX_GPIO_Init+0x11c>)
 8000994:	695a      	ldr	r2, [r3, #20]
 8000996:	4b32      	ldr	r3, [pc, #200]	; (8000a60 <MX_GPIO_Init+0x11c>)
 8000998:	2180      	movs	r1, #128	; 0x80
 800099a:	0289      	lsls	r1, r1, #10
 800099c:	430a      	orrs	r2, r1
 800099e:	615a      	str	r2, [r3, #20]
 80009a0:	4b2f      	ldr	r3, [pc, #188]	; (8000a60 <MX_GPIO_Init+0x11c>)
 80009a2:	695a      	ldr	r2, [r3, #20]
 80009a4:	2380      	movs	r3, #128	; 0x80
 80009a6:	029b      	lsls	r3, r3, #10
 80009a8:	4013      	ands	r3, r2
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b2c      	ldr	r3, [pc, #176]	; (8000a60 <MX_GPIO_Init+0x11c>)
 80009b0:	695a      	ldr	r2, [r3, #20]
 80009b2:	4b2b      	ldr	r3, [pc, #172]	; (8000a60 <MX_GPIO_Init+0x11c>)
 80009b4:	2180      	movs	r1, #128	; 0x80
 80009b6:	02c9      	lsls	r1, r1, #11
 80009b8:	430a      	orrs	r2, r1
 80009ba:	615a      	str	r2, [r3, #20]
 80009bc:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <MX_GPIO_Init+0x11c>)
 80009be:	695a      	ldr	r2, [r3, #20]
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	02db      	lsls	r3, r3, #11
 80009c4:	4013      	ands	r3, r2
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009ca:	2390      	movs	r3, #144	; 0x90
 80009cc:	05db      	lsls	r3, r3, #23
 80009ce:	2200      	movs	r2, #0
 80009d0:	2120      	movs	r1, #32
 80009d2:	0018      	movs	r0, r3
 80009d4:	f001 f8b4 	bl	8001b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80009d8:	2380      	movs	r3, #128	; 0x80
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4821      	ldr	r0, [pc, #132]	; (8000a64 <MX_GPIO_Init+0x120>)
 80009de:	2200      	movs	r2, #0
 80009e0:	0019      	movs	r1, r3
 80009e2:	f001 f8ad 	bl	8001b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	2280      	movs	r2, #128	; 0x80
 80009ea:	0192      	lsls	r2, r2, #6
 80009ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	2284      	movs	r2, #132	; 0x84
 80009f2:	0392      	lsls	r2, r2, #14
 80009f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	193b      	adds	r3, r7, r4
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009fc:	193b      	adds	r3, r7, r4
 80009fe:	4a1a      	ldr	r2, [pc, #104]	; (8000a68 <MX_GPIO_Init+0x124>)
 8000a00:	0019      	movs	r1, r3
 8000a02:	0010      	movs	r0, r2
 8000a04:	f000 ff24 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a08:	193b      	adds	r3, r7, r4
 8000a0a:	2220      	movs	r2, #32
 8000a0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	193b      	adds	r3, r7, r4
 8000a10:	2201      	movs	r2, #1
 8000a12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	193b      	adds	r3, r7, r4
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	193b      	adds	r3, r7, r4
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a20:	193a      	adds	r2, r7, r4
 8000a22:	2390      	movs	r3, #144	; 0x90
 8000a24:	05db      	lsls	r3, r3, #23
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f000 ff11 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a2e:	0021      	movs	r1, r4
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	2280      	movs	r2, #128	; 0x80
 8000a34:	0052      	lsls	r2, r2, #1
 8000a36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	2200      	movs	r2, #0
 8000a48:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	4a05      	ldr	r2, [pc, #20]	; (8000a64 <MX_GPIO_Init+0x120>)
 8000a4e:	0019      	movs	r1, r3
 8000a50:	0010      	movs	r0, r2
 8000a52:	f000 fefd 	bl	8001850 <HAL_GPIO_Init>

}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	b00b      	add	sp, #44	; 0x2c
 8000a5c:	bd90      	pop	{r4, r7, pc}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	40021000 	.word	0x40021000
 8000a64:	48000400 	.word	0x48000400
 8000a68:	48000800 	.word	0x48000800

08000a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b089      	sub	sp, #36	; 0x24
 8000a70:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a72:	f000 fb87 	bl	8001184 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a76:	f000 f87b 	bl	8000b70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7a:	f7ff ff63 	bl	8000944 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a7e:	f000 fadb 	bl	8001038 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000a82:	f000 f8d5 	bl	8000c30 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000a86:	f000 f9c3 	bl	8000e10 <MX_TIM1_Init>
  MX_ADC_Init();
 8000a8a:	f7ff feb9 	bl	8000800 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	4830      	ldr	r0, [pc, #192]	; (8000b54 <main+0xe8>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	0019      	movs	r1, r3
 8000a98:	f001 f852 	bl	8001b40 <HAL_GPIO_WritePin>

  uint8_t tx_buffer[3];
  tx_buffer[0] = 0x01;
 8000a9c:	2108      	movs	r1, #8
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = 0x80;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	705a      	strb	r2, [r3, #1]
  uint8_t rx_buffer[3];

  //pull CS pin low.
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000aaa:	2380      	movs	r3, #128	; 0x80
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	4829      	ldr	r0, [pc, #164]	; (8000b54 <main+0xe8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	0019      	movs	r1, r3
 8000ab4:	f001 f844 	bl	8001b40 <HAL_GPIO_WritePin>

  // Start timer
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ab8:	4b27      	ldr	r3, [pc, #156]	; (8000b58 <main+0xec>)
 8000aba:	2100      	movs	r1, #0
 8000abc:	0018      	movs	r0, r3
 8000abe:	f002 fb03 	bl	80030c8 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  hal_status =  HAL_SPI_TransmitReceive(&hspi1, tx_buffer, rx_buffer, data_size, timeout); // transmit/receive data to/from ADC.
 8000ac2:	4b26      	ldr	r3, [pc, #152]	; (8000b5c <main+0xf0>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b29c      	uxth	r4, r3
 8000ac8:	4b25      	ldr	r3, [pc, #148]	; (8000b60 <main+0xf4>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	1d3a      	adds	r2, r7, #4
 8000ace:	2108      	movs	r1, #8
 8000ad0:	1879      	adds	r1, r7, r1
 8000ad2:	4824      	ldr	r0, [pc, #144]	; (8000b64 <main+0xf8>)
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	0023      	movs	r3, r4
 8000ad8:	f001 ff06 	bl	80028e8 <HAL_SPI_TransmitReceive>
 8000adc:	0003      	movs	r3, r0
 8000ade:	001a      	movs	r2, r3
 8000ae0:	4b21      	ldr	r3, [pc, #132]	; (8000b68 <main+0xfc>)
 8000ae2:	701a      	strb	r2, [r3, #0]

	  uint8_t second_byte =  rx_buffer[1];
 8000ae4:	2117      	movs	r1, #23
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	1d3a      	adds	r2, r7, #4
 8000aea:	7852      	ldrb	r2, [r2, #1]
 8000aec:	701a      	strb	r2, [r3, #0]
	  uint8_t third_byte = rx_buffer[2];
 8000aee:	2016      	movs	r0, #22
 8000af0:	183b      	adds	r3, r7, r0
 8000af2:	1d3a      	adds	r2, r7, #4
 8000af4:	7892      	ldrb	r2, [r2, #2]
 8000af6:	701a      	strb	r2, [r3, #0]

	  // We want the last 2 bits of the second received byte and the full byte of the third received byte.
	  uint16_t analog_voltage_val = ((second_byte & 0x03) << 8) + third_byte;
 8000af8:	187b      	adds	r3, r7, r1
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	021b      	lsls	r3, r3, #8
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	23c0      	movs	r3, #192	; 0xc0
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4013      	ands	r3, r2
 8000b06:	b299      	uxth	r1, r3
 8000b08:	183b      	adds	r3, r7, r0
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	2014      	movs	r0, #20
 8000b10:	183b      	adds	r3, r7, r0
 8000b12:	188a      	adds	r2, r1, r2
 8000b14:	801a      	strh	r2, [r3, #0]

	  // map ADC value to a value between 480 and 960 for 5 - 10% duty cycle since counter period is 9600.
	  int mapped_val = (480.0/1024) * analog_voltage_val;
 8000b16:	183b      	adds	r3, r7, r0
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f7ff fe22 	bl	8000764 <__aeabi_i2d>
 8000b20:	2200      	movs	r2, #0
 8000b22:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <main+0x100>)
 8000b24:	f7ff fb7c 	bl	8000220 <__aeabi_dmul>
 8000b28:	0002      	movs	r2, r0
 8000b2a:	000b      	movs	r3, r1
 8000b2c:	0010      	movs	r0, r2
 8000b2e:	0019      	movs	r1, r3
 8000b30:	f7ff fde2 	bl	80006f8 <__aeabi_d2iz>
 8000b34:	0003      	movs	r3, r0
 8000b36:	613b      	str	r3, [r7, #16]
	  uint16_t on_counts = mapped_val + 480;
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	210e      	movs	r1, #14
 8000b3e:	187b      	adds	r3, r7, r1
 8000b40:	32e1      	adds	r2, #225	; 0xe1
 8000b42:	32ff      	adds	r2, #255	; 0xff
 8000b44:	801a      	strh	r2, [r3, #0]

	  // Set compare register.
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, on_counts);
 8000b46:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <main+0xec>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	187a      	adds	r2, r7, r1
 8000b4c:	8812      	ldrh	r2, [r2, #0]
 8000b4e:	635a      	str	r2, [r3, #52]	; 0x34
  {
 8000b50:	e7b7      	b.n	8000ac2 <main+0x56>
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	48000400 	.word	0x48000400
 8000b58:	200000d8 	.word	0x200000d8
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000004 	.word	0x20000004
 8000b64:	20000074 	.word	0x20000074
 8000b68:	20000070 	.word	0x20000070
 8000b6c:	3fde0000 	.word	0x3fde0000

08000b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b099      	sub	sp, #100	; 0x64
 8000b74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b76:	242c      	movs	r4, #44	; 0x2c
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	2334      	movs	r3, #52	; 0x34
 8000b7e:	001a      	movs	r2, r3
 8000b80:	2100      	movs	r1, #0
 8000b82:	f003 fca9 	bl	80044d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b86:	231c      	movs	r3, #28
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	2310      	movs	r3, #16
 8000b8e:	001a      	movs	r2, r3
 8000b90:	2100      	movs	r1, #0
 8000b92:	f003 fca1 	bl	80044d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b96:	003b      	movs	r3, r7
 8000b98:	0018      	movs	r0, r3
 8000b9a:	231c      	movs	r3, #28
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	f003 fc9a 	bl	80044d8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
 8000ba4:	0021      	movs	r1, r4
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2230      	movs	r2, #48	; 0x30
 8000baa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2201      	movs	r2, #1
 8000bb0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2210      	movs	r2, #16
 8000bbc:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f000 ffd8 	bl	8001b7c <HAL_RCC_OscConfig>
 8000bcc:	1e03      	subs	r3, r0, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000bd0:	f000 f828 	bl	8000c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd4:	211c      	movs	r1, #28
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2207      	movs	r2, #7
 8000bda:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	2203      	movs	r2, #3
 8000be0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000be2:	187b      	adds	r3, r7, r1
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f001 fb48 	bl	8002288 <HAL_RCC_ClockConfig>
 8000bf8:	1e03      	subs	r3, r0, #0
 8000bfa:	d001      	beq.n	8000c00 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000bfc:	f000 f812 	bl	8000c24 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c00:	003b      	movs	r3, r7
 8000c02:	2202      	movs	r2, #2
 8000c04:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c06:	003b      	movs	r3, r7
 8000c08:	2200      	movs	r2, #0
 8000c0a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c0c:	003b      	movs	r3, r7
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f001 fcb4 	bl	800257c <HAL_RCCEx_PeriphCLKConfig>
 8000c14:	1e03      	subs	r3, r0, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000c18:	f000 f804 	bl	8000c24 <Error_Handler>
  }
}
 8000c1c:	46c0      	nop			; (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b019      	add	sp, #100	; 0x64
 8000c22:	bd90      	pop	{r4, r7, pc}

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c28:	b672      	cpsid	i
}
 8000c2a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <Error_Handler+0x8>
	...

08000c30 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000c34:	4b1b      	ldr	r3, [pc, #108]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c36:	4a1c      	ldr	r2, [pc, #112]	; (8000ca8 <MX_SPI1_Init+0x78>)
 8000c38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c3c:	2282      	movs	r2, #130	; 0x82
 8000c3e:	0052      	lsls	r2, r2, #1
 8000c40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c4a:	22e0      	movs	r2, #224	; 0xe0
 8000c4c:	00d2      	lsls	r2, r2, #3
 8000c4e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c50:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c56:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c5e:	2280      	movs	r2, #128	; 0x80
 8000c60:	0092      	lsls	r2, r2, #2
 8000c62:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c64:	4b0f      	ldr	r3, [pc, #60]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c66:	2210      	movs	r2, #16
 8000c68:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c7e:	2207      	movs	r2, #7
 8000c80:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c82:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c8a:	2208      	movs	r2, #8
 8000c8c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c90:	0018      	movs	r0, r3
 8000c92:	f001 fd71 	bl	8002778 <HAL_SPI_Init>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c9a:	f7ff ffc3 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000074 	.word	0x20000074
 8000ca8:	40013000 	.word	0x40013000

08000cac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b08b      	sub	sp, #44	; 0x2c
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb4:	2414      	movs	r4, #20
 8000cb6:	193b      	adds	r3, r7, r4
 8000cb8:	0018      	movs	r0, r3
 8000cba:	2314      	movs	r3, #20
 8000cbc:	001a      	movs	r2, r3
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	f003 fc0a 	bl	80044d8 <memset>
  if(spiHandle->Instance==SPI1)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a2e      	ldr	r2, [pc, #184]	; (8000d84 <HAL_SPI_MspInit+0xd8>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d155      	bne.n	8000d7a <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cce:	4b2e      	ldr	r3, [pc, #184]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000cd0:	699a      	ldr	r2, [r3, #24]
 8000cd2:	4b2d      	ldr	r3, [pc, #180]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000cd4:	2180      	movs	r1, #128	; 0x80
 8000cd6:	0149      	lsls	r1, r1, #5
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	619a      	str	r2, [r3, #24]
 8000cdc:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000cde:	699a      	ldr	r2, [r3, #24]
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	015b      	lsls	r3, r3, #5
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b27      	ldr	r3, [pc, #156]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000cec:	695a      	ldr	r2, [r3, #20]
 8000cee:	4b26      	ldr	r3, [pc, #152]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	0289      	lsls	r1, r1, #10
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	615a      	str	r2, [r3, #20]
 8000cf8:	4b23      	ldr	r3, [pc, #140]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000cfa:	695a      	ldr	r2, [r3, #20]
 8000cfc:	2380      	movs	r3, #128	; 0x80
 8000cfe:	029b      	lsls	r3, r3, #10
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d06:	4b20      	ldr	r3, [pc, #128]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000d08:	695a      	ldr	r2, [r3, #20]
 8000d0a:	4b1f      	ldr	r3, [pc, #124]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000d0c:	2180      	movs	r1, #128	; 0x80
 8000d0e:	02c9      	lsls	r1, r1, #11
 8000d10:	430a      	orrs	r2, r1
 8000d12:	615a      	str	r2, [r3, #20]
 8000d14:	4b1c      	ldr	r3, [pc, #112]	; (8000d88 <HAL_SPI_MspInit+0xdc>)
 8000d16:	695a      	ldr	r2, [r3, #20]
 8000d18:	2380      	movs	r3, #128	; 0x80
 8000d1a:	02db      	lsls	r3, r3, #11
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d22:	193b      	adds	r3, r7, r4
 8000d24:	22c0      	movs	r2, #192	; 0xc0
 8000d26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	193b      	adds	r3, r7, r4
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	193b      	adds	r3, r7, r4
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	2203      	movs	r2, #3
 8000d38:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d3a:	193b      	adds	r3, r7, r4
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d40:	193a      	adds	r2, r7, r4
 8000d42:	2390      	movs	r3, #144	; 0x90
 8000d44:	05db      	lsls	r3, r3, #23
 8000d46:	0011      	movs	r1, r2
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f000 fd81 	bl	8001850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d4e:	0021      	movs	r1, r4
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2208      	movs	r2, #8
 8000d54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2202      	movs	r2, #2
 8000d5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	2203      	movs	r2, #3
 8000d66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	4a06      	ldr	r2, [pc, #24]	; (8000d8c <HAL_SPI_MspInit+0xe0>)
 8000d72:	0019      	movs	r1, r3
 8000d74:	0010      	movs	r0, r2
 8000d76:	f000 fd6b 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b00b      	add	sp, #44	; 0x2c
 8000d80:	bd90      	pop	{r4, r7, pc}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	40013000 	.word	0x40013000
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	48000400 	.word	0x48000400

08000d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <HAL_MspInit+0x44>)
 8000d98:	699a      	ldr	r2, [r3, #24]
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <HAL_MspInit+0x44>)
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	619a      	str	r2, [r3, #24]
 8000da2:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <HAL_MspInit+0x44>)
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	2201      	movs	r2, #1
 8000da8:	4013      	ands	r3, r2
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <HAL_MspInit+0x44>)
 8000db0:	69da      	ldr	r2, [r3, #28]
 8000db2:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <HAL_MspInit+0x44>)
 8000db4:	2180      	movs	r1, #128	; 0x80
 8000db6:	0549      	lsls	r1, r1, #21
 8000db8:	430a      	orrs	r2, r1
 8000dba:	61da      	str	r2, [r3, #28]
 8000dbc:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <HAL_MspInit+0x44>)
 8000dbe:	69da      	ldr	r2, [r3, #28]
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	055b      	lsls	r3, r3, #21
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	40021000 	.word	0x40021000

08000dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ddc:	e7fe      	b.n	8000ddc <NMI_Handler+0x4>

08000dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de2:	e7fe      	b.n	8000de2 <HardFault_Handler+0x4>

08000de4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dfc:	f000 fa0a 	bl	8001214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e00:	46c0      	nop			; (mov r8, r8)
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b096      	sub	sp, #88	; 0x58
 8000e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e16:	2348      	movs	r3, #72	; 0x48
 8000e18:	18fb      	adds	r3, r7, r3
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	2310      	movs	r3, #16
 8000e1e:	001a      	movs	r2, r3
 8000e20:	2100      	movs	r1, #0
 8000e22:	f003 fb59 	bl	80044d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e26:	2340      	movs	r3, #64	; 0x40
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	2308      	movs	r3, #8
 8000e2e:	001a      	movs	r2, r3
 8000e30:	2100      	movs	r1, #0
 8000e32:	f003 fb51 	bl	80044d8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e36:	2324      	movs	r3, #36	; 0x24
 8000e38:	18fb      	adds	r3, r7, r3
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	231c      	movs	r3, #28
 8000e3e:	001a      	movs	r2, r3
 8000e40:	2100      	movs	r1, #0
 8000e42:	f003 fb49 	bl	80044d8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	0018      	movs	r0, r3
 8000e4a:	2320      	movs	r3, #32
 8000e4c:	001a      	movs	r2, r3
 8000e4e:	2100      	movs	r1, #0
 8000e50:	f003 fb42 	bl	80044d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e54:	4b46      	ldr	r3, [pc, #280]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e56:	4a47      	ldr	r2, [pc, #284]	; (8000f74 <MX_TIM1_Init+0x164>)
 8000e58:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 8000e5a:	4b45      	ldr	r3, [pc, #276]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e5c:	2263      	movs	r2, #99	; 0x63
 8000e5e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e60:	4b43      	ldr	r3, [pc, #268]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9600;
 8000e66:	4b42      	ldr	r3, [pc, #264]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e68:	2296      	movs	r2, #150	; 0x96
 8000e6a:	0192      	lsls	r2, r2, #6
 8000e6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e6e:	4b40      	ldr	r3, [pc, #256]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e74:	4b3e      	ldr	r3, [pc, #248]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e7a:	4b3d      	ldr	r3, [pc, #244]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e80:	4b3b      	ldr	r3, [pc, #236]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e82:	0018      	movs	r0, r3
 8000e84:	f002 f878 	bl	8002f78 <HAL_TIM_Base_Init>
 8000e88:	1e03      	subs	r3, r0, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000e8c:	f7ff feca 	bl	8000c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e90:	2148      	movs	r1, #72	; 0x48
 8000e92:	187b      	adds	r3, r7, r1
 8000e94:	2280      	movs	r2, #128	; 0x80
 8000e96:	0152      	lsls	r2, r2, #5
 8000e98:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e9a:	187a      	adds	r2, r7, r1
 8000e9c:	4b34      	ldr	r3, [pc, #208]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000e9e:	0011      	movs	r1, r2
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	f002 fa8f 	bl	80033c4 <HAL_TIM_ConfigClockSource>
 8000ea6:	1e03      	subs	r3, r0, #0
 8000ea8:	d001      	beq.n	8000eae <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000eaa:	f7ff febb 	bl	8000c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000eae:	4b30      	ldr	r3, [pc, #192]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f002 f8b1 	bl	8003018 <HAL_TIM_PWM_Init>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000eba:	f7ff feb3 	bl	8000c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ebe:	2140      	movs	r1, #64	; 0x40
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2200      	movs	r2, #0
 8000eca:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ecc:	187a      	adds	r2, r7, r1
 8000ece:	4b28      	ldr	r3, [pc, #160]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000ed0:	0011      	movs	r1, r2
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f002 fe84 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed8:	1e03      	subs	r3, r0, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000edc:	f7ff fea2 	bl	8000c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ee0:	2124      	movs	r1, #36	; 0x24
 8000ee2:	187b      	adds	r3, r7, r1
 8000ee4:	2260      	movs	r2, #96	; 0x60
 8000ee6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	2200      	movs	r2, #0
 8000eec:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eee:	187b      	adds	r3, r7, r1
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ef4:	187b      	adds	r3, r7, r1
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000efa:	187b      	adds	r3, r7, r1
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	2200      	movs	r2, #0
 8000f04:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f0c:	1879      	adds	r1, r7, r1
 8000f0e:	4b18      	ldr	r3, [pc, #96]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	0018      	movs	r0, r3
 8000f14:	f002 f990 	bl	8003238 <HAL_TIM_PWM_ConfigChannel>
 8000f18:	1e03      	subs	r3, r0, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000f1c:	f7ff fe82 	bl	8000c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f20:	1d3b      	adds	r3, r7, #4
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2200      	movs	r2, #0
 8000f2a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	2200      	movs	r2, #0
 8000f36:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	0192      	lsls	r2, r2, #6
 8000f44:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f4c:	1d3a      	adds	r2, r7, #4
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000f50:	0011      	movs	r1, r2
 8000f52:	0018      	movs	r0, r3
 8000f54:	f002 fea2 	bl	8003c9c <HAL_TIMEx_ConfigBreakDeadTime>
 8000f58:	1e03      	subs	r3, r0, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8000f5c:	f7ff fe62 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f60:	4b03      	ldr	r3, [pc, #12]	; (8000f70 <MX_TIM1_Init+0x160>)
 8000f62:	0018      	movs	r0, r3
 8000f64:	f000 f828 	bl	8000fb8 <HAL_TIM_MspPostInit>

}
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b016      	add	sp, #88	; 0x58
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200000d8 	.word	0x200000d8
 8000f74:	40012c00 	.word	0x40012c00

08000f78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <HAL_TIM_Base_MspInit+0x38>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d10d      	bne.n	8000fa6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f8a:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000f8c:	699a      	ldr	r2, [r3, #24]
 8000f8e:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	0109      	lsls	r1, r1, #4
 8000f94:	430a      	orrs	r2, r1
 8000f96:	619a      	str	r2, [r3, #24]
 8000f98:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000f9a:	699a      	ldr	r2, [r3, #24]
 8000f9c:	2380      	movs	r3, #128	; 0x80
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b004      	add	sp, #16
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	40012c00 	.word	0x40012c00
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000fb8:	b590      	push	{r4, r7, lr}
 8000fba:	b089      	sub	sp, #36	; 0x24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	240c      	movs	r4, #12
 8000fc2:	193b      	adds	r3, r7, r4
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	2314      	movs	r3, #20
 8000fc8:	001a      	movs	r2, r3
 8000fca:	2100      	movs	r1, #0
 8000fcc:	f003 fa84 	bl	80044d8 <memset>
  if(timHandle->Instance==TIM1)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a16      	ldr	r2, [pc, #88]	; (8001030 <HAL_TIM_MspPostInit+0x78>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d125      	bne.n	8001026 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	4b16      	ldr	r3, [pc, #88]	; (8001034 <HAL_TIM_MspPostInit+0x7c>)
 8000fdc:	695a      	ldr	r2, [r3, #20]
 8000fde:	4b15      	ldr	r3, [pc, #84]	; (8001034 <HAL_TIM_MspPostInit+0x7c>)
 8000fe0:	2180      	movs	r1, #128	; 0x80
 8000fe2:	0289      	lsls	r1, r1, #10
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	615a      	str	r2, [r3, #20]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <HAL_TIM_MspPostInit+0x7c>)
 8000fea:	695a      	ldr	r2, [r3, #20]
 8000fec:	2380      	movs	r3, #128	; 0x80
 8000fee:	029b      	lsls	r3, r3, #10
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	0052      	lsls	r2, r2, #1
 8000ffc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	0021      	movs	r1, r4
 8001000:	187b      	adds	r3, r7, r1
 8001002:	2202      	movs	r2, #2
 8001004:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	187b      	adds	r3, r7, r1
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	187b      	adds	r3, r7, r1
 800100e:	2200      	movs	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001012:	187b      	adds	r3, r7, r1
 8001014:	2202      	movs	r2, #2
 8001016:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001018:	187a      	adds	r2, r7, r1
 800101a:	2390      	movs	r3, #144	; 0x90
 800101c:	05db      	lsls	r3, r3, #23
 800101e:	0011      	movs	r1, r2
 8001020:	0018      	movs	r0, r3
 8001022:	f000 fc15 	bl	8001850 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b009      	add	sp, #36	; 0x24
 800102c:	bd90      	pop	{r4, r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	40012c00 	.word	0x40012c00
 8001034:	40021000 	.word	0x40021000

08001038 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_USART2_UART_Init+0x58>)
 800103e:	4a15      	ldr	r2, [pc, #84]	; (8001094 <MX_USART2_UART_Init+0x5c>)
 8001040:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001042:	4b13      	ldr	r3, [pc, #76]	; (8001090 <MX_USART2_UART_Init+0x58>)
 8001044:	2296      	movs	r2, #150	; 0x96
 8001046:	0212      	lsls	r2, r2, #8
 8001048:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_USART2_UART_Init+0x58>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001050:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_USART2_UART_Init+0x58>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001056:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <MX_USART2_UART_Init+0x58>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <MX_USART2_UART_Init+0x58>)
 800105e:	220c      	movs	r2, #12
 8001060:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <MX_USART2_UART_Init+0x58>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001068:	4b09      	ldr	r3, [pc, #36]	; (8001090 <MX_USART2_UART_Init+0x58>)
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800106e:	4b08      	ldr	r3, [pc, #32]	; (8001090 <MX_USART2_UART_Init+0x58>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001074:	4b06      	ldr	r3, [pc, #24]	; (8001090 <MX_USART2_UART_Init+0x58>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800107a:	4b05      	ldr	r3, [pc, #20]	; (8001090 <MX_USART2_UART_Init+0x58>)
 800107c:	0018      	movs	r0, r3
 800107e:	f002 fe6b 	bl	8003d58 <HAL_UART_Init>
 8001082:	1e03      	subs	r3, r0, #0
 8001084:	d001      	beq.n	800108a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001086:	f7ff fdcd 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000120 	.word	0x20000120
 8001094:	40004400 	.word	0x40004400

08001098 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001098:	b590      	push	{r4, r7, lr}
 800109a:	b08b      	sub	sp, #44	; 0x2c
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	2414      	movs	r4, #20
 80010a2:	193b      	adds	r3, r7, r4
 80010a4:	0018      	movs	r0, r3
 80010a6:	2314      	movs	r3, #20
 80010a8:	001a      	movs	r2, r3
 80010aa:	2100      	movs	r1, #0
 80010ac:	f003 fa14 	bl	80044d8 <memset>
  if(uartHandle->Instance==USART2)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a1c      	ldr	r2, [pc, #112]	; (8001128 <HAL_UART_MspInit+0x90>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d132      	bne.n	8001120 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010ba:	4b1c      	ldr	r3, [pc, #112]	; (800112c <HAL_UART_MspInit+0x94>)
 80010bc:	69da      	ldr	r2, [r3, #28]
 80010be:	4b1b      	ldr	r3, [pc, #108]	; (800112c <HAL_UART_MspInit+0x94>)
 80010c0:	2180      	movs	r1, #128	; 0x80
 80010c2:	0289      	lsls	r1, r1, #10
 80010c4:	430a      	orrs	r2, r1
 80010c6:	61da      	str	r2, [r3, #28]
 80010c8:	4b18      	ldr	r3, [pc, #96]	; (800112c <HAL_UART_MspInit+0x94>)
 80010ca:	69da      	ldr	r2, [r3, #28]
 80010cc:	2380      	movs	r3, #128	; 0x80
 80010ce:	029b      	lsls	r3, r3, #10
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <HAL_UART_MspInit+0x94>)
 80010d8:	695a      	ldr	r2, [r3, #20]
 80010da:	4b14      	ldr	r3, [pc, #80]	; (800112c <HAL_UART_MspInit+0x94>)
 80010dc:	2180      	movs	r1, #128	; 0x80
 80010de:	0289      	lsls	r1, r1, #10
 80010e0:	430a      	orrs	r2, r1
 80010e2:	615a      	str	r2, [r3, #20]
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <HAL_UART_MspInit+0x94>)
 80010e6:	695a      	ldr	r2, [r3, #20]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	029b      	lsls	r3, r3, #10
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010f2:	0021      	movs	r1, r4
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	220c      	movs	r2, #12
 80010f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2202      	movs	r2, #2
 80010fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001106:	187b      	adds	r3, r7, r1
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800110c:	187b      	adds	r3, r7, r1
 800110e:	2201      	movs	r2, #1
 8001110:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001112:	187a      	adds	r2, r7, r1
 8001114:	2390      	movs	r3, #144	; 0x90
 8001116:	05db      	lsls	r3, r3, #23
 8001118:	0011      	movs	r1, r2
 800111a:	0018      	movs	r0, r3
 800111c:	f000 fb98 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	b00b      	add	sp, #44	; 0x2c
 8001126:	bd90      	pop	{r4, r7, pc}
 8001128:	40004400 	.word	0x40004400
 800112c:	40021000 	.word	0x40021000

08001130 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001130:	480d      	ldr	r0, [pc, #52]	; (8001168 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001132:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001134:	480d      	ldr	r0, [pc, #52]	; (800116c <LoopForever+0x6>)
  ldr r1, =_edata
 8001136:	490e      	ldr	r1, [pc, #56]	; (8001170 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001138:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <LoopForever+0xe>)
  movs r3, #0
 800113a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800113c:	e002      	b.n	8001144 <LoopCopyDataInit>

0800113e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800113e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001142:	3304      	adds	r3, #4

08001144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001148:	d3f9      	bcc.n	800113e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114a:	4a0b      	ldr	r2, [pc, #44]	; (8001178 <LoopForever+0x12>)
  ldr r4, =_ebss
 800114c:	4c0b      	ldr	r4, [pc, #44]	; (800117c <LoopForever+0x16>)
  movs r3, #0
 800114e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001150:	e001      	b.n	8001156 <LoopFillZerobss>

08001152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001154:	3204      	adds	r2, #4

08001156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001158:	d3fb      	bcc.n	8001152 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800115a:	f7ff fe54 	bl	8000e06 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800115e:	f003 f997 	bl	8004490 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001162:	f7ff fc83 	bl	8000a6c <main>

08001166 <LoopForever>:

LoopForever:
    b LoopForever
 8001166:	e7fe      	b.n	8001166 <LoopForever>
  ldr   r0, =_estack
 8001168:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800116c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001170:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001174:	08004580 	.word	0x08004580
  ldr r2, =_sbss
 8001178:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800117c:	200001a8 	.word	0x200001a8

08001180 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001180:	e7fe      	b.n	8001180 <ADC1_COMP_IRQHandler>
	...

08001184 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001188:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <HAL_Init+0x24>)
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <HAL_Init+0x24>)
 800118e:	2110      	movs	r1, #16
 8001190:	430a      	orrs	r2, r1
 8001192:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001194:	2000      	movs	r0, #0
 8001196:	f000 f809 	bl	80011ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800119a:	f7ff fdf9 	bl	8000d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800119e:	2300      	movs	r3, #0
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	40022000 	.word	0x40022000

080011ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011b4:	4b14      	ldr	r3, [pc, #80]	; (8001208 <HAL_InitTick+0x5c>)
 80011b6:	681c      	ldr	r4, [r3, #0]
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <HAL_InitTick+0x60>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	0019      	movs	r1, r3
 80011be:	23fa      	movs	r3, #250	; 0xfa
 80011c0:	0098      	lsls	r0, r3, #2
 80011c2:	f7fe ffa1 	bl	8000108 <__udivsi3>
 80011c6:	0003      	movs	r3, r0
 80011c8:	0019      	movs	r1, r3
 80011ca:	0020      	movs	r0, r4
 80011cc:	f7fe ff9c 	bl	8000108 <__udivsi3>
 80011d0:	0003      	movs	r3, r0
 80011d2:	0018      	movs	r0, r3
 80011d4:	f000 fb2f 	bl	8001836 <HAL_SYSTICK_Config>
 80011d8:	1e03      	subs	r3, r0, #0
 80011da:	d001      	beq.n	80011e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e00f      	b.n	8001200 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	d80b      	bhi.n	80011fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	2301      	movs	r3, #1
 80011ea:	425b      	negs	r3, r3
 80011ec:	2200      	movs	r2, #0
 80011ee:	0018      	movs	r0, r3
 80011f0:	f000 fb0c 	bl	800180c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <HAL_InitTick+0x64>)
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e000      	b.n	8001200 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
}
 8001200:	0018      	movs	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	b003      	add	sp, #12
 8001206:	bd90      	pop	{r4, r7, pc}
 8001208:	20000008 	.word	0x20000008
 800120c:	20000010 	.word	0x20000010
 8001210:	2000000c 	.word	0x2000000c

08001214 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <HAL_IncTick+0x1c>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	001a      	movs	r2, r3
 800121e:	4b05      	ldr	r3, [pc, #20]	; (8001234 <HAL_IncTick+0x20>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	18d2      	adds	r2, r2, r3
 8001224:	4b03      	ldr	r3, [pc, #12]	; (8001234 <HAL_IncTick+0x20>)
 8001226:	601a      	str	r2, [r3, #0]
}
 8001228:	46c0      	nop			; (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	20000010 	.word	0x20000010
 8001234:	200001a4 	.word	0x200001a4

08001238 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  return uwTick;
 800123c:	4b02      	ldr	r3, [pc, #8]	; (8001248 <HAL_GetTick+0x10>)
 800123e:	681b      	ldr	r3, [r3, #0]
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	200001a4 	.word	0x200001a4

0800124c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001254:	230f      	movs	r3, #15
 8001256:	18fb      	adds	r3, r7, r3
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d101      	bne.n	800126a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e125      	b.n	80014b6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10a      	bne.n	8001288 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2234      	movs	r2, #52	; 0x34
 800127c:	2100      	movs	r1, #0
 800127e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	0018      	movs	r0, r3
 8001284:	f7ff fb18 	bl	80008b8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128c:	2210      	movs	r2, #16
 800128e:	4013      	ands	r3, r2
 8001290:	d000      	beq.n	8001294 <HAL_ADC_Init+0x48>
 8001292:	e103      	b.n	800149c <HAL_ADC_Init+0x250>
 8001294:	230f      	movs	r3, #15
 8001296:	18fb      	adds	r3, r7, r3
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d000      	beq.n	80012a0 <HAL_ADC_Init+0x54>
 800129e:	e0fd      	b.n	800149c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2204      	movs	r2, #4
 80012a8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80012aa:	d000      	beq.n	80012ae <HAL_ADC_Init+0x62>
 80012ac:	e0f6      	b.n	800149c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012b2:	4a83      	ldr	r2, [pc, #524]	; (80014c0 <HAL_ADC_Init+0x274>)
 80012b4:	4013      	ands	r3, r2
 80012b6:	2202      	movs	r2, #2
 80012b8:	431a      	orrs	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	2203      	movs	r2, #3
 80012c6:	4013      	ands	r3, r2
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d112      	bne.n	80012f2 <HAL_ADC_Init+0xa6>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2201      	movs	r2, #1
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d009      	beq.n	80012ee <HAL_ADC_Init+0xa2>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68da      	ldr	r2, [r3, #12]
 80012e0:	2380      	movs	r3, #128	; 0x80
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	401a      	ands	r2, r3
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	021b      	lsls	r3, r3, #8
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d101      	bne.n	80012f2 <HAL_ADC_Init+0xa6>
 80012ee:	2301      	movs	r3, #1
 80012f0:	e000      	b.n	80012f4 <HAL_ADC_Init+0xa8>
 80012f2:	2300      	movs	r3, #0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d116      	bne.n	8001326 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	2218      	movs	r2, #24
 8001300:	4393      	bics	r3, r2
 8001302:	0019      	movs	r1, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	430a      	orrs	r2, r1
 800130e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	0899      	lsrs	r1, r3, #2
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	430a      	orrs	r2, r1
 8001324:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4964      	ldr	r1, [pc, #400]	; (80014c4 <HAL_ADC_Init+0x278>)
 8001332:	400a      	ands	r2, r1
 8001334:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7e1b      	ldrb	r3, [r3, #24]
 800133a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	7e5b      	ldrb	r3, [r3, #25]
 8001340:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001342:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	7e9b      	ldrb	r3, [r3, #26]
 8001348:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800134a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001350:	2b01      	cmp	r3, #1
 8001352:	d002      	beq.n	800135a <HAL_ADC_Init+0x10e>
 8001354:	2380      	movs	r3, #128	; 0x80
 8001356:	015b      	lsls	r3, r3, #5
 8001358:	e000      	b.n	800135c <HAL_ADC_Init+0x110>
 800135a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800135c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001362:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	691b      	ldr	r3, [r3, #16]
 8001368:	2b02      	cmp	r3, #2
 800136a:	d101      	bne.n	8001370 <HAL_ADC_Init+0x124>
 800136c:	2304      	movs	r3, #4
 800136e:	e000      	b.n	8001372 <HAL_ADC_Init+0x126>
 8001370:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001372:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2124      	movs	r1, #36	; 0x24
 8001378:	5c5b      	ldrb	r3, [r3, r1]
 800137a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800137c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	4313      	orrs	r3, r2
 8001382:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	7edb      	ldrb	r3, [r3, #27]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d115      	bne.n	80013b8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	7e9b      	ldrb	r3, [r3, #26]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d105      	bne.n	80013a0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	2280      	movs	r2, #128	; 0x80
 8001398:	0252      	lsls	r2, r2, #9
 800139a:	4313      	orrs	r3, r2
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	e00b      	b.n	80013b8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013a4:	2220      	movs	r2, #32
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b0:	2201      	movs	r2, #1
 80013b2:	431a      	orrs	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69da      	ldr	r2, [r3, #28]
 80013bc:	23c2      	movs	r3, #194	; 0xc2
 80013be:	33ff      	adds	r3, #255	; 0xff
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d007      	beq.n	80013d4 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80013cc:	4313      	orrs	r3, r2
 80013ce:	68ba      	ldr	r2, [r7, #8]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	68d9      	ldr	r1, [r3, #12]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	430a      	orrs	r2, r1
 80013e2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	055b      	lsls	r3, r3, #21
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d01b      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d017      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d013      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001404:	2b03      	cmp	r3, #3
 8001406:	d00f      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140c:	2b04      	cmp	r3, #4
 800140e:	d00b      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001414:	2b05      	cmp	r3, #5
 8001416:	d007      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141c:	2b06      	cmp	r3, #6
 800141e:	d003      	beq.n	8001428 <HAL_ADC_Init+0x1dc>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001424:	2b07      	cmp	r3, #7
 8001426:	d112      	bne.n	800144e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	695a      	ldr	r2, [r3, #20]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2107      	movs	r1, #7
 8001434:	438a      	bics	r2, r1
 8001436:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6959      	ldr	r1, [r3, #20]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001442:	2207      	movs	r2, #7
 8001444:	401a      	ands	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	430a      	orrs	r2, r1
 800144c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	4a1c      	ldr	r2, [pc, #112]	; (80014c8 <HAL_ADC_Init+0x27c>)
 8001456:	4013      	ands	r3, r2
 8001458:	68ba      	ldr	r2, [r7, #8]
 800145a:	429a      	cmp	r2, r3
 800145c:	d10b      	bne.n	8001476 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001468:	2203      	movs	r2, #3
 800146a:	4393      	bics	r3, r2
 800146c:	2201      	movs	r2, #1
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001474:	e01c      	b.n	80014b0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800147a:	2212      	movs	r2, #18
 800147c:	4393      	bics	r3, r2
 800147e:	2210      	movs	r2, #16
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800148a:	2201      	movs	r2, #1
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001492:	230f      	movs	r3, #15
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800149a:	e009      	b.n	80014b0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a0:	2210      	movs	r2, #16
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80014a8:	230f      	movs	r3, #15
 80014aa:	18fb      	adds	r3, r7, r3
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014b0:	230f      	movs	r3, #15
 80014b2:	18fb      	adds	r3, r7, r3
 80014b4:	781b      	ldrb	r3, [r3, #0]
}
 80014b6:	0018      	movs	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	b004      	add	sp, #16
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	fffffefd 	.word	0xfffffefd
 80014c4:	fffe0219 	.word	0xfffe0219
 80014c8:	833fffe7 	.word	0x833fffe7

080014cc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014d6:	230f      	movs	r3, #15
 80014d8:	18fb      	adds	r3, r7, r3
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	055b      	lsls	r3, r3, #21
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d011      	beq.n	8001512 <HAL_ADC_ConfigChannel+0x46>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d00d      	beq.n	8001512 <HAL_ADC_ConfigChannel+0x46>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d009      	beq.n	8001512 <HAL_ADC_ConfigChannel+0x46>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001502:	2b03      	cmp	r3, #3
 8001504:	d005      	beq.n	8001512 <HAL_ADC_ConfigChannel+0x46>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150a:	2b04      	cmp	r3, #4
 800150c:	d001      	beq.n	8001512 <HAL_ADC_ConfigChannel+0x46>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2234      	movs	r2, #52	; 0x34
 8001516:	5c9b      	ldrb	r3, [r3, r2]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d101      	bne.n	8001520 <HAL_ADC_ConfigChannel+0x54>
 800151c:	2302      	movs	r3, #2
 800151e:	e0d0      	b.n	80016c2 <HAL_ADC_ConfigChannel+0x1f6>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2234      	movs	r2, #52	; 0x34
 8001524:	2101      	movs	r1, #1
 8001526:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2204      	movs	r2, #4
 8001530:	4013      	ands	r3, r2
 8001532:	d000      	beq.n	8001536 <HAL_ADC_ConfigChannel+0x6a>
 8001534:	e0b4      	b.n	80016a0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	4a64      	ldr	r2, [pc, #400]	; (80016cc <HAL_ADC_ConfigChannel+0x200>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d100      	bne.n	8001542 <HAL_ADC_ConfigChannel+0x76>
 8001540:	e082      	b.n	8001648 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2201      	movs	r2, #1
 800154e:	409a      	lsls	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	430a      	orrs	r2, r1
 8001556:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	429a      	cmp	r2, r3
 8001562:	d037      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001568:	2b01      	cmp	r3, #1
 800156a:	d033      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001570:	2b02      	cmp	r3, #2
 8001572:	d02f      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001578:	2b03      	cmp	r3, #3
 800157a:	d02b      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	2b04      	cmp	r3, #4
 8001582:	d027      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001588:	2b05      	cmp	r3, #5
 800158a:	d023      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001590:	2b06      	cmp	r3, #6
 8001592:	d01f      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001598:	2b07      	cmp	r3, #7
 800159a:	d01b      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	2107      	movs	r1, #7
 80015a8:	400b      	ands	r3, r1
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d012      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	695a      	ldr	r2, [r3, #20]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2107      	movs	r1, #7
 80015ba:	438a      	bics	r2, r1
 80015bc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6959      	ldr	r1, [r3, #20]
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2207      	movs	r2, #7
 80015ca:	401a      	ands	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	430a      	orrs	r2, r1
 80015d2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b10      	cmp	r3, #16
 80015da:	d007      	beq.n	80015ec <HAL_ADC_ConfigChannel+0x120>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b11      	cmp	r3, #17
 80015e2:	d003      	beq.n	80015ec <HAL_ADC_ConfigChannel+0x120>
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b12      	cmp	r3, #18
 80015ea:	d163      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80015ec:	4b38      	ldr	r3, [pc, #224]	; (80016d0 <HAL_ADC_ConfigChannel+0x204>)
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b10      	cmp	r3, #16
 80015f6:	d009      	beq.n	800160c <HAL_ADC_ConfigChannel+0x140>
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b11      	cmp	r3, #17
 80015fe:	d102      	bne.n	8001606 <HAL_ADC_ConfigChannel+0x13a>
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	03db      	lsls	r3, r3, #15
 8001604:	e004      	b.n	8001610 <HAL_ADC_ConfigChannel+0x144>
 8001606:	2380      	movs	r3, #128	; 0x80
 8001608:	045b      	lsls	r3, r3, #17
 800160a:	e001      	b.n	8001610 <HAL_ADC_ConfigChannel+0x144>
 800160c:	2380      	movs	r3, #128	; 0x80
 800160e:	041b      	lsls	r3, r3, #16
 8001610:	4a2f      	ldr	r2, [pc, #188]	; (80016d0 <HAL_ADC_ConfigChannel+0x204>)
 8001612:	430b      	orrs	r3, r1
 8001614:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b10      	cmp	r3, #16
 800161c:	d14a      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800161e:	4b2d      	ldr	r3, [pc, #180]	; (80016d4 <HAL_ADC_ConfigChannel+0x208>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	492d      	ldr	r1, [pc, #180]	; (80016d8 <HAL_ADC_ConfigChannel+0x20c>)
 8001624:	0018      	movs	r0, r3
 8001626:	f7fe fd6f 	bl	8000108 <__udivsi3>
 800162a:	0003      	movs	r3, r0
 800162c:	001a      	movs	r2, r3
 800162e:	0013      	movs	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	189b      	adds	r3, r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001638:	e002      	b.n	8001640 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	3b01      	subs	r3, #1
 800163e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f9      	bne.n	800163a <HAL_ADC_ConfigChannel+0x16e>
 8001646:	e035      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2101      	movs	r1, #1
 8001654:	4099      	lsls	r1, r3
 8001656:	000b      	movs	r3, r1
 8001658:	43d9      	mvns	r1, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	400a      	ands	r2, r1
 8001660:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b10      	cmp	r3, #16
 8001668:	d007      	beq.n	800167a <HAL_ADC_ConfigChannel+0x1ae>
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2b11      	cmp	r3, #17
 8001670:	d003      	beq.n	800167a <HAL_ADC_ConfigChannel+0x1ae>
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b12      	cmp	r3, #18
 8001678:	d11c      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_ADC_ConfigChannel+0x204>)
 800167c:	6819      	ldr	r1, [r3, #0]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b10      	cmp	r3, #16
 8001684:	d007      	beq.n	8001696 <HAL_ADC_ConfigChannel+0x1ca>
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b11      	cmp	r3, #17
 800168c:	d101      	bne.n	8001692 <HAL_ADC_ConfigChannel+0x1c6>
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <HAL_ADC_ConfigChannel+0x210>)
 8001690:	e002      	b.n	8001698 <HAL_ADC_ConfigChannel+0x1cc>
 8001692:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <HAL_ADC_ConfigChannel+0x214>)
 8001694:	e000      	b.n	8001698 <HAL_ADC_ConfigChannel+0x1cc>
 8001696:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <HAL_ADC_ConfigChannel+0x218>)
 8001698:	4a0d      	ldr	r2, [pc, #52]	; (80016d0 <HAL_ADC_ConfigChannel+0x204>)
 800169a:	400b      	ands	r3, r1
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	e009      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a4:	2220      	movs	r2, #32
 80016a6:	431a      	orrs	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80016ac:	230f      	movs	r3, #15
 80016ae:	18fb      	adds	r3, r7, r3
 80016b0:	2201      	movs	r2, #1
 80016b2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2234      	movs	r2, #52	; 0x34
 80016b8:	2100      	movs	r1, #0
 80016ba:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80016bc:	230f      	movs	r3, #15
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	781b      	ldrb	r3, [r3, #0]
}
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b004      	add	sp, #16
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	00001001 	.word	0x00001001
 80016d0:	40012708 	.word	0x40012708
 80016d4:	20000008 	.word	0x20000008
 80016d8:	000f4240 	.word	0x000f4240
 80016dc:	ffbfffff 	.word	0xffbfffff
 80016e0:	feffffff 	.word	0xfeffffff
 80016e4:	ff7fffff 	.word	0xff7fffff

080016e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	0002      	movs	r2, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	1dfb      	adds	r3, r7, #7
 80016f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016f6:	1dfb      	adds	r3, r7, #7
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b7f      	cmp	r3, #127	; 0x7f
 80016fc:	d828      	bhi.n	8001750 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016fe:	4a2f      	ldr	r2, [pc, #188]	; (80017bc <__NVIC_SetPriority+0xd4>)
 8001700:	1dfb      	adds	r3, r7, #7
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	b25b      	sxtb	r3, r3
 8001706:	089b      	lsrs	r3, r3, #2
 8001708:	33c0      	adds	r3, #192	; 0xc0
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	589b      	ldr	r3, [r3, r2]
 800170e:	1dfa      	adds	r2, r7, #7
 8001710:	7812      	ldrb	r2, [r2, #0]
 8001712:	0011      	movs	r1, r2
 8001714:	2203      	movs	r2, #3
 8001716:	400a      	ands	r2, r1
 8001718:	00d2      	lsls	r2, r2, #3
 800171a:	21ff      	movs	r1, #255	; 0xff
 800171c:	4091      	lsls	r1, r2
 800171e:	000a      	movs	r2, r1
 8001720:	43d2      	mvns	r2, r2
 8001722:	401a      	ands	r2, r3
 8001724:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	019b      	lsls	r3, r3, #6
 800172a:	22ff      	movs	r2, #255	; 0xff
 800172c:	401a      	ands	r2, r3
 800172e:	1dfb      	adds	r3, r7, #7
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	0018      	movs	r0, r3
 8001734:	2303      	movs	r3, #3
 8001736:	4003      	ands	r3, r0
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800173c:	481f      	ldr	r0, [pc, #124]	; (80017bc <__NVIC_SetPriority+0xd4>)
 800173e:	1dfb      	adds	r3, r7, #7
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b25b      	sxtb	r3, r3
 8001744:	089b      	lsrs	r3, r3, #2
 8001746:	430a      	orrs	r2, r1
 8001748:	33c0      	adds	r3, #192	; 0xc0
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800174e:	e031      	b.n	80017b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001750:	4a1b      	ldr	r2, [pc, #108]	; (80017c0 <__NVIC_SetPriority+0xd8>)
 8001752:	1dfb      	adds	r3, r7, #7
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	0019      	movs	r1, r3
 8001758:	230f      	movs	r3, #15
 800175a:	400b      	ands	r3, r1
 800175c:	3b08      	subs	r3, #8
 800175e:	089b      	lsrs	r3, r3, #2
 8001760:	3306      	adds	r3, #6
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	18d3      	adds	r3, r2, r3
 8001766:	3304      	adds	r3, #4
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	1dfa      	adds	r2, r7, #7
 800176c:	7812      	ldrb	r2, [r2, #0]
 800176e:	0011      	movs	r1, r2
 8001770:	2203      	movs	r2, #3
 8001772:	400a      	ands	r2, r1
 8001774:	00d2      	lsls	r2, r2, #3
 8001776:	21ff      	movs	r1, #255	; 0xff
 8001778:	4091      	lsls	r1, r2
 800177a:	000a      	movs	r2, r1
 800177c:	43d2      	mvns	r2, r2
 800177e:	401a      	ands	r2, r3
 8001780:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	019b      	lsls	r3, r3, #6
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	401a      	ands	r2, r3
 800178a:	1dfb      	adds	r3, r7, #7
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	0018      	movs	r0, r3
 8001790:	2303      	movs	r3, #3
 8001792:	4003      	ands	r3, r0
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001798:	4809      	ldr	r0, [pc, #36]	; (80017c0 <__NVIC_SetPriority+0xd8>)
 800179a:	1dfb      	adds	r3, r7, #7
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	001c      	movs	r4, r3
 80017a0:	230f      	movs	r3, #15
 80017a2:	4023      	ands	r3, r4
 80017a4:	3b08      	subs	r3, #8
 80017a6:	089b      	lsrs	r3, r3, #2
 80017a8:	430a      	orrs	r2, r1
 80017aa:	3306      	adds	r3, #6
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	18c3      	adds	r3, r0, r3
 80017b0:	3304      	adds	r3, #4
 80017b2:	601a      	str	r2, [r3, #0]
}
 80017b4:	46c0      	nop			; (mov r8, r8)
 80017b6:	46bd      	mov	sp, r7
 80017b8:	b003      	add	sp, #12
 80017ba:	bd90      	pop	{r4, r7, pc}
 80017bc:	e000e100 	.word	0xe000e100
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	1e5a      	subs	r2, r3, #1
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	045b      	lsls	r3, r3, #17
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d301      	bcc.n	80017dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d8:	2301      	movs	r3, #1
 80017da:	e010      	b.n	80017fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017dc:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <SysTick_Config+0x44>)
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	3a01      	subs	r2, #1
 80017e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e4:	2301      	movs	r3, #1
 80017e6:	425b      	negs	r3, r3
 80017e8:	2103      	movs	r1, #3
 80017ea:	0018      	movs	r0, r3
 80017ec:	f7ff ff7c 	bl	80016e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017f0:	4b05      	ldr	r3, [pc, #20]	; (8001808 <SysTick_Config+0x44>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f6:	4b04      	ldr	r3, [pc, #16]	; (8001808 <SysTick_Config+0x44>)
 80017f8:	2207      	movs	r2, #7
 80017fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	0018      	movs	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	b002      	add	sp, #8
 8001804:	bd80      	pop	{r7, pc}
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	e000e010 	.word	0xe000e010

0800180c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
 8001816:	210f      	movs	r1, #15
 8001818:	187b      	adds	r3, r7, r1
 800181a:	1c02      	adds	r2, r0, #0
 800181c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	187b      	adds	r3, r7, r1
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	b25b      	sxtb	r3, r3
 8001826:	0011      	movs	r1, r2
 8001828:	0018      	movs	r0, r3
 800182a:	f7ff ff5d 	bl	80016e8 <__NVIC_SetPriority>
}
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	0018      	movs	r0, r3
 8001842:	f7ff ffbf 	bl	80017c4 <SysTick_Config>
 8001846:	0003      	movs	r3, r0
}
 8001848:	0018      	movs	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	b002      	add	sp, #8
 800184e:	bd80      	pop	{r7, pc}

08001850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800185e:	e155      	b.n	8001b0c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2101      	movs	r1, #1
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	4091      	lsls	r1, r2
 800186a:	000a      	movs	r2, r1
 800186c:	4013      	ands	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <HAL_GPIO_Init+0x28>
 8001876:	e146      	b.n	8001b06 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2203      	movs	r2, #3
 800187e:	4013      	ands	r3, r2
 8001880:	2b01      	cmp	r3, #1
 8001882:	d005      	beq.n	8001890 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2203      	movs	r2, #3
 800188a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800188c:	2b02      	cmp	r3, #2
 800188e:	d130      	bne.n	80018f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	2203      	movs	r2, #3
 800189c:	409a      	lsls	r2, r3
 800189e:	0013      	movs	r3, r2
 80018a0:	43da      	mvns	r2, r3
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	409a      	lsls	r2, r3
 80018b2:	0013      	movs	r3, r2
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018c6:	2201      	movs	r2, #1
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	409a      	lsls	r2, r3
 80018cc:	0013      	movs	r3, r2
 80018ce:	43da      	mvns	r2, r3
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	4013      	ands	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	2201      	movs	r2, #1
 80018de:	401a      	ands	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	409a      	lsls	r2, r3
 80018e4:	0013      	movs	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2203      	movs	r2, #3
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d017      	beq.n	800192e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	409a      	lsls	r2, r3
 800190c:	0013      	movs	r3, r2
 800190e:	43da      	mvns	r2, r3
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	4013      	ands	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	409a      	lsls	r2, r3
 8001920:	0013      	movs	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4313      	orrs	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2203      	movs	r2, #3
 8001934:	4013      	ands	r3, r2
 8001936:	2b02      	cmp	r3, #2
 8001938:	d123      	bne.n	8001982 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	08da      	lsrs	r2, r3, #3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	3208      	adds	r2, #8
 8001942:	0092      	lsls	r2, r2, #2
 8001944:	58d3      	ldr	r3, [r2, r3]
 8001946:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	2207      	movs	r2, #7
 800194c:	4013      	ands	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	220f      	movs	r2, #15
 8001952:	409a      	lsls	r2, r3
 8001954:	0013      	movs	r3, r2
 8001956:	43da      	mvns	r2, r3
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	691a      	ldr	r2, [r3, #16]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2107      	movs	r1, #7
 8001966:	400b      	ands	r3, r1
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	409a      	lsls	r2, r3
 800196c:	0013      	movs	r3, r2
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	08da      	lsrs	r2, r3, #3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3208      	adds	r2, #8
 800197c:	0092      	lsls	r2, r2, #2
 800197e:	6939      	ldr	r1, [r7, #16]
 8001980:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	2203      	movs	r2, #3
 800198e:	409a      	lsls	r2, r3
 8001990:	0013      	movs	r3, r2
 8001992:	43da      	mvns	r2, r3
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4013      	ands	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2203      	movs	r2, #3
 80019a0:	401a      	ands	r2, r3
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	409a      	lsls	r2, r3
 80019a8:	0013      	movs	r3, r2
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	23c0      	movs	r3, #192	; 0xc0
 80019bc:	029b      	lsls	r3, r3, #10
 80019be:	4013      	ands	r3, r2
 80019c0:	d100      	bne.n	80019c4 <HAL_GPIO_Init+0x174>
 80019c2:	e0a0      	b.n	8001b06 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c4:	4b57      	ldr	r3, [pc, #348]	; (8001b24 <HAL_GPIO_Init+0x2d4>)
 80019c6:	699a      	ldr	r2, [r3, #24]
 80019c8:	4b56      	ldr	r3, [pc, #344]	; (8001b24 <HAL_GPIO_Init+0x2d4>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	430a      	orrs	r2, r1
 80019ce:	619a      	str	r2, [r3, #24]
 80019d0:	4b54      	ldr	r3, [pc, #336]	; (8001b24 <HAL_GPIO_Init+0x2d4>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	2201      	movs	r2, #1
 80019d6:	4013      	ands	r3, r2
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019dc:	4a52      	ldr	r2, [pc, #328]	; (8001b28 <HAL_GPIO_Init+0x2d8>)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	089b      	lsrs	r3, r3, #2
 80019e2:	3302      	adds	r3, #2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	589b      	ldr	r3, [r3, r2]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	2203      	movs	r2, #3
 80019ee:	4013      	ands	r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	220f      	movs	r2, #15
 80019f4:	409a      	lsls	r2, r3
 80019f6:	0013      	movs	r3, r2
 80019f8:	43da      	mvns	r2, r3
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	2390      	movs	r3, #144	; 0x90
 8001a04:	05db      	lsls	r3, r3, #23
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d019      	beq.n	8001a3e <HAL_GPIO_Init+0x1ee>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a47      	ldr	r2, [pc, #284]	; (8001b2c <HAL_GPIO_Init+0x2dc>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d013      	beq.n	8001a3a <HAL_GPIO_Init+0x1ea>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a46      	ldr	r2, [pc, #280]	; (8001b30 <HAL_GPIO_Init+0x2e0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d00d      	beq.n	8001a36 <HAL_GPIO_Init+0x1e6>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a45      	ldr	r2, [pc, #276]	; (8001b34 <HAL_GPIO_Init+0x2e4>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d007      	beq.n	8001a32 <HAL_GPIO_Init+0x1e2>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a44      	ldr	r2, [pc, #272]	; (8001b38 <HAL_GPIO_Init+0x2e8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d101      	bne.n	8001a2e <HAL_GPIO_Init+0x1de>
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	e008      	b.n	8001a40 <HAL_GPIO_Init+0x1f0>
 8001a2e:	2305      	movs	r3, #5
 8001a30:	e006      	b.n	8001a40 <HAL_GPIO_Init+0x1f0>
 8001a32:	2303      	movs	r3, #3
 8001a34:	e004      	b.n	8001a40 <HAL_GPIO_Init+0x1f0>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e002      	b.n	8001a40 <HAL_GPIO_Init+0x1f0>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <HAL_GPIO_Init+0x1f0>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	2103      	movs	r1, #3
 8001a44:	400a      	ands	r2, r1
 8001a46:	0092      	lsls	r2, r2, #2
 8001a48:	4093      	lsls	r3, r2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a50:	4935      	ldr	r1, [pc, #212]	; (8001b28 <HAL_GPIO_Init+0x2d8>)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	3302      	adds	r3, #2
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a5e:	4b37      	ldr	r3, [pc, #220]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	43da      	mvns	r2, r3
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	2380      	movs	r3, #128	; 0x80
 8001a74:	025b      	lsls	r3, r3, #9
 8001a76:	4013      	ands	r3, r2
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a82:	4b2e      	ldr	r3, [pc, #184]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a88:	4b2c      	ldr	r3, [pc, #176]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	43da      	mvns	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	029b      	lsls	r3, r3, #10
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001aac:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ab2:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	43da      	mvns	r2, r3
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	035b      	lsls	r3, r3, #13
 8001aca:	4013      	ands	r3, r2
 8001acc:	d003      	beq.n	8001ad6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ad6:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001adc:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	43da      	mvns	r2, r3
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	039b      	lsls	r3, r3, #14
 8001af4:	4013      	ands	r3, r2
 8001af6:	d003      	beq.n	8001b00 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b00:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	40da      	lsrs	r2, r3
 8001b14:	1e13      	subs	r3, r2, #0
 8001b16:	d000      	beq.n	8001b1a <HAL_GPIO_Init+0x2ca>
 8001b18:	e6a2      	b.n	8001860 <HAL_GPIO_Init+0x10>
  } 
}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46c0      	nop			; (mov r8, r8)
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b006      	add	sp, #24
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40010000 	.word	0x40010000
 8001b2c:	48000400 	.word	0x48000400
 8001b30:	48000800 	.word	0x48000800
 8001b34:	48000c00 	.word	0x48000c00
 8001b38:	48001000 	.word	0x48001000
 8001b3c:	40010400 	.word	0x40010400

08001b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	0008      	movs	r0, r1
 8001b4a:	0011      	movs	r1, r2
 8001b4c:	1cbb      	adds	r3, r7, #2
 8001b4e:	1c02      	adds	r2, r0, #0
 8001b50:	801a      	strh	r2, [r3, #0]
 8001b52:	1c7b      	adds	r3, r7, #1
 8001b54:	1c0a      	adds	r2, r1, #0
 8001b56:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b58:	1c7b      	adds	r3, r7, #1
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d004      	beq.n	8001b6a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b60:	1cbb      	adds	r3, r7, #2
 8001b62:	881a      	ldrh	r2, [r3, #0]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b68:	e003      	b.n	8001b72 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b6a:	1cbb      	adds	r3, r7, #2
 8001b6c:	881a      	ldrh	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	46bd      	mov	sp, r7
 8001b76:	b002      	add	sp, #8
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d102      	bne.n	8001b90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	f000 fb76 	bl	800227c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2201      	movs	r2, #1
 8001b96:	4013      	ands	r3, r2
 8001b98:	d100      	bne.n	8001b9c <HAL_RCC_OscConfig+0x20>
 8001b9a:	e08e      	b.n	8001cba <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b9c:	4bc5      	ldr	r3, [pc, #788]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	220c      	movs	r2, #12
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	d00e      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ba8:	4bc2      	ldr	r3, [pc, #776]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	220c      	movs	r2, #12
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b08      	cmp	r3, #8
 8001bb2:	d117      	bne.n	8001be4 <HAL_RCC_OscConfig+0x68>
 8001bb4:	4bbf      	ldr	r3, [pc, #764]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	23c0      	movs	r3, #192	; 0xc0
 8001bba:	025b      	lsls	r3, r3, #9
 8001bbc:	401a      	ands	r2, r3
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	025b      	lsls	r3, r3, #9
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d10e      	bne.n	8001be4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc6:	4bbb      	ldr	r3, [pc, #748]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	2380      	movs	r3, #128	; 0x80
 8001bcc:	029b      	lsls	r3, r3, #10
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d100      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x58>
 8001bd2:	e071      	b.n	8001cb8 <HAL_RCC_OscConfig+0x13c>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d000      	beq.n	8001bde <HAL_RCC_OscConfig+0x62>
 8001bdc:	e06c      	b.n	8001cb8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	f000 fb4c 	bl	800227c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d107      	bne.n	8001bfc <HAL_RCC_OscConfig+0x80>
 8001bec:	4bb1      	ldr	r3, [pc, #708]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4bb0      	ldr	r3, [pc, #704]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001bf2:	2180      	movs	r1, #128	; 0x80
 8001bf4:	0249      	lsls	r1, r1, #9
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	e02f      	b.n	8001c5c <HAL_RCC_OscConfig+0xe0>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d10c      	bne.n	8001c1e <HAL_RCC_OscConfig+0xa2>
 8001c04:	4bab      	ldr	r3, [pc, #684]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4baa      	ldr	r3, [pc, #680]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c0a:	49ab      	ldr	r1, [pc, #684]	; (8001eb8 <HAL_RCC_OscConfig+0x33c>)
 8001c0c:	400a      	ands	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	4ba8      	ldr	r3, [pc, #672]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4ba7      	ldr	r3, [pc, #668]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c16:	49a9      	ldr	r1, [pc, #676]	; (8001ebc <HAL_RCC_OscConfig+0x340>)
 8001c18:	400a      	ands	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	e01e      	b.n	8001c5c <HAL_RCC_OscConfig+0xe0>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b05      	cmp	r3, #5
 8001c24:	d10e      	bne.n	8001c44 <HAL_RCC_OscConfig+0xc8>
 8001c26:	4ba3      	ldr	r3, [pc, #652]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	4ba2      	ldr	r3, [pc, #648]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c2c:	2180      	movs	r1, #128	; 0x80
 8001c2e:	02c9      	lsls	r1, r1, #11
 8001c30:	430a      	orrs	r2, r1
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	4b9f      	ldr	r3, [pc, #636]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b9e      	ldr	r3, [pc, #632]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c3a:	2180      	movs	r1, #128	; 0x80
 8001c3c:	0249      	lsls	r1, r1, #9
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	e00b      	b.n	8001c5c <HAL_RCC_OscConfig+0xe0>
 8001c44:	4b9b      	ldr	r3, [pc, #620]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b9a      	ldr	r3, [pc, #616]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c4a:	499b      	ldr	r1, [pc, #620]	; (8001eb8 <HAL_RCC_OscConfig+0x33c>)
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	4b98      	ldr	r3, [pc, #608]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4b97      	ldr	r3, [pc, #604]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c56:	4999      	ldr	r1, [pc, #612]	; (8001ebc <HAL_RCC_OscConfig+0x340>)
 8001c58:	400a      	ands	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d014      	beq.n	8001c8e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c64:	f7ff fae8 	bl	8001238 <HAL_GetTick>
 8001c68:	0003      	movs	r3, r0
 8001c6a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c6e:	f7ff fae3 	bl	8001238 <HAL_GetTick>
 8001c72:	0002      	movs	r2, r0
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b64      	cmp	r3, #100	; 0x64
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e2fd      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c80:	4b8c      	ldr	r3, [pc, #560]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	2380      	movs	r3, #128	; 0x80
 8001c86:	029b      	lsls	r3, r3, #10
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0xf2>
 8001c8c:	e015      	b.n	8001cba <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8e:	f7ff fad3 	bl	8001238 <HAL_GetTick>
 8001c92:	0003      	movs	r3, r0
 8001c94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c98:	f7ff face 	bl	8001238 <HAL_GetTick>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b64      	cmp	r3, #100	; 0x64
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e2e8      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001caa:	4b82      	ldr	r3, [pc, #520]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	029b      	lsls	r3, r3, #10
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d1f0      	bne.n	8001c98 <HAL_RCC_OscConfig+0x11c>
 8001cb6:	e000      	b.n	8001cba <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d100      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x14a>
 8001cc4:	e06c      	b.n	8001da0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cc6:	4b7b      	ldr	r3, [pc, #492]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	220c      	movs	r2, #12
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d00e      	beq.n	8001cee <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cd0:	4b78      	ldr	r3, [pc, #480]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	220c      	movs	r2, #12
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d11f      	bne.n	8001d1c <HAL_RCC_OscConfig+0x1a0>
 8001cdc:	4b75      	ldr	r3, [pc, #468]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	23c0      	movs	r3, #192	; 0xc0
 8001ce2:	025b      	lsls	r3, r3, #9
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	021b      	lsls	r3, r3, #8
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d116      	bne.n	8001d1c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cee:	4b71      	ldr	r3, [pc, #452]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d005      	beq.n	8001d04 <HAL_RCC_OscConfig+0x188>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d001      	beq.n	8001d04 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e2bb      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d04:	4b6b      	ldr	r3, [pc, #428]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	22f8      	movs	r2, #248	; 0xf8
 8001d0a:	4393      	bics	r3, r2
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	00da      	lsls	r2, r3, #3
 8001d14:	4b67      	ldr	r3, [pc, #412]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d1a:	e041      	b.n	8001da0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d024      	beq.n	8001d6e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d24:	4b63      	ldr	r3, [pc, #396]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b62      	ldr	r3, [pc, #392]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7ff fa82 	bl	8001238 <HAL_GetTick>
 8001d34:	0003      	movs	r3, r0
 8001d36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d38:	e008      	b.n	8001d4c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d3a:	f7ff fa7d 	bl	8001238 <HAL_GetTick>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e297      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4c:	4b59      	ldr	r3, [pc, #356]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2202      	movs	r2, #2
 8001d52:	4013      	ands	r3, r2
 8001d54:	d0f1      	beq.n	8001d3a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d56:	4b57      	ldr	r3, [pc, #348]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	22f8      	movs	r2, #248	; 0xf8
 8001d5c:	4393      	bics	r3, r2
 8001d5e:	0019      	movs	r1, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	00da      	lsls	r2, r3, #3
 8001d66:	4b53      	ldr	r3, [pc, #332]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e018      	b.n	8001da0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d6e:	4b51      	ldr	r3, [pc, #324]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	4b50      	ldr	r3, [pc, #320]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d74:	2101      	movs	r1, #1
 8001d76:	438a      	bics	r2, r1
 8001d78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7a:	f7ff fa5d 	bl	8001238 <HAL_GetTick>
 8001d7e:	0003      	movs	r3, r0
 8001d80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d84:	f7ff fa58 	bl	8001238 <HAL_GetTick>
 8001d88:	0002      	movs	r2, r0
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e272      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d96:	4b47      	ldr	r3, [pc, #284]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d1f1      	bne.n	8001d84 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2208      	movs	r2, #8
 8001da6:	4013      	ands	r3, r2
 8001da8:	d036      	beq.n	8001e18 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d019      	beq.n	8001de6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001db2:	4b40      	ldr	r3, [pc, #256]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001db6:	4b3f      	ldr	r3, [pc, #252]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001db8:	2101      	movs	r1, #1
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dbe:	f7ff fa3b 	bl	8001238 <HAL_GetTick>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dc8:	f7ff fa36 	bl	8001238 <HAL_GetTick>
 8001dcc:	0002      	movs	r2, r0
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e250      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dda:	4b36      	ldr	r3, [pc, #216]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	2202      	movs	r2, #2
 8001de0:	4013      	ands	r3, r2
 8001de2:	d0f1      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x24c>
 8001de4:	e018      	b.n	8001e18 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001de6:	4b33      	ldr	r3, [pc, #204]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dea:	4b32      	ldr	r3, [pc, #200]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001dec:	2101      	movs	r1, #1
 8001dee:	438a      	bics	r2, r1
 8001df0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df2:	f7ff fa21 	bl	8001238 <HAL_GetTick>
 8001df6:	0003      	movs	r3, r0
 8001df8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dfc:	f7ff fa1c 	bl	8001238 <HAL_GetTick>
 8001e00:	0002      	movs	r2, r0
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e236      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e0e:	4b29      	ldr	r3, [pc, #164]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e12:	2202      	movs	r2, #2
 8001e14:	4013      	ands	r3, r2
 8001e16:	d1f1      	bne.n	8001dfc <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d100      	bne.n	8001e24 <HAL_RCC_OscConfig+0x2a8>
 8001e22:	e0b5      	b.n	8001f90 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e24:	201f      	movs	r0, #31
 8001e26:	183b      	adds	r3, r7, r0
 8001e28:	2200      	movs	r2, #0
 8001e2a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e2c:	4b21      	ldr	r3, [pc, #132]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001e2e:	69da      	ldr	r2, [r3, #28]
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	055b      	lsls	r3, r3, #21
 8001e34:	4013      	ands	r3, r2
 8001e36:	d110      	bne.n	8001e5a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e38:	4b1e      	ldr	r3, [pc, #120]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001e3a:	69da      	ldr	r2, [r3, #28]
 8001e3c:	4b1d      	ldr	r3, [pc, #116]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001e3e:	2180      	movs	r1, #128	; 0x80
 8001e40:	0549      	lsls	r1, r1, #21
 8001e42:	430a      	orrs	r2, r1
 8001e44:	61da      	str	r2, [r3, #28]
 8001e46:	4b1b      	ldr	r3, [pc, #108]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001e48:	69da      	ldr	r2, [r3, #28]
 8001e4a:	2380      	movs	r3, #128	; 0x80
 8001e4c:	055b      	lsls	r3, r3, #21
 8001e4e:	4013      	ands	r3, r2
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e54:	183b      	adds	r3, r7, r0
 8001e56:	2201      	movs	r2, #1
 8001e58:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5a:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_RCC_OscConfig+0x344>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	2380      	movs	r3, #128	; 0x80
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4013      	ands	r3, r2
 8001e64:	d11a      	bne.n	8001e9c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e66:	4b16      	ldr	r3, [pc, #88]	; (8001ec0 <HAL_RCC_OscConfig+0x344>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <HAL_RCC_OscConfig+0x344>)
 8001e6c:	2180      	movs	r1, #128	; 0x80
 8001e6e:	0049      	lsls	r1, r1, #1
 8001e70:	430a      	orrs	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e74:	f7ff f9e0 	bl	8001238 <HAL_GetTick>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e7e:	f7ff f9db 	bl	8001238 <HAL_GetTick>
 8001e82:	0002      	movs	r2, r0
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b64      	cmp	r3, #100	; 0x64
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e1f5      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_RCC_OscConfig+0x344>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d10f      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x348>
 8001ea4:	4b03      	ldr	r3, [pc, #12]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001ea6:	6a1a      	ldr	r2, [r3, #32]
 8001ea8:	4b02      	ldr	r3, [pc, #8]	; (8001eb4 <HAL_RCC_OscConfig+0x338>)
 8001eaa:	2101      	movs	r1, #1
 8001eac:	430a      	orrs	r2, r1
 8001eae:	621a      	str	r2, [r3, #32]
 8001eb0:	e036      	b.n	8001f20 <HAL_RCC_OscConfig+0x3a4>
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	fffeffff 	.word	0xfffeffff
 8001ebc:	fffbffff 	.word	0xfffbffff
 8001ec0:	40007000 	.word	0x40007000
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10c      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x36a>
 8001ecc:	4bca      	ldr	r3, [pc, #808]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001ece:	6a1a      	ldr	r2, [r3, #32]
 8001ed0:	4bc9      	ldr	r3, [pc, #804]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	438a      	bics	r2, r1
 8001ed6:	621a      	str	r2, [r3, #32]
 8001ed8:	4bc7      	ldr	r3, [pc, #796]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001eda:	6a1a      	ldr	r2, [r3, #32]
 8001edc:	4bc6      	ldr	r3, [pc, #792]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001ede:	2104      	movs	r1, #4
 8001ee0:	438a      	bics	r2, r1
 8001ee2:	621a      	str	r2, [r3, #32]
 8001ee4:	e01c      	b.n	8001f20 <HAL_RCC_OscConfig+0x3a4>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2b05      	cmp	r3, #5
 8001eec:	d10c      	bne.n	8001f08 <HAL_RCC_OscConfig+0x38c>
 8001eee:	4bc2      	ldr	r3, [pc, #776]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001ef0:	6a1a      	ldr	r2, [r3, #32]
 8001ef2:	4bc1      	ldr	r3, [pc, #772]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001ef4:	2104      	movs	r1, #4
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	621a      	str	r2, [r3, #32]
 8001efa:	4bbf      	ldr	r3, [pc, #764]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001efc:	6a1a      	ldr	r2, [r3, #32]
 8001efe:	4bbe      	ldr	r3, [pc, #760]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f00:	2101      	movs	r1, #1
 8001f02:	430a      	orrs	r2, r1
 8001f04:	621a      	str	r2, [r3, #32]
 8001f06:	e00b      	b.n	8001f20 <HAL_RCC_OscConfig+0x3a4>
 8001f08:	4bbb      	ldr	r3, [pc, #748]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f0a:	6a1a      	ldr	r2, [r3, #32]
 8001f0c:	4bba      	ldr	r3, [pc, #744]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f0e:	2101      	movs	r1, #1
 8001f10:	438a      	bics	r2, r1
 8001f12:	621a      	str	r2, [r3, #32]
 8001f14:	4bb8      	ldr	r3, [pc, #736]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f16:	6a1a      	ldr	r2, [r3, #32]
 8001f18:	4bb7      	ldr	r3, [pc, #732]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f1a:	2104      	movs	r1, #4
 8001f1c:	438a      	bics	r2, r1
 8001f1e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d014      	beq.n	8001f52 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f28:	f7ff f986 	bl	8001238 <HAL_GetTick>
 8001f2c:	0003      	movs	r3, r0
 8001f2e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f30:	e009      	b.n	8001f46 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f32:	f7ff f981 	bl	8001238 <HAL_GetTick>
 8001f36:	0002      	movs	r2, r0
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	4aaf      	ldr	r2, [pc, #700]	; (80021fc <HAL_RCC_OscConfig+0x680>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e19a      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f46:	4bac      	ldr	r3, [pc, #688]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f48:	6a1b      	ldr	r3, [r3, #32]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d0f0      	beq.n	8001f32 <HAL_RCC_OscConfig+0x3b6>
 8001f50:	e013      	b.n	8001f7a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f52:	f7ff f971 	bl	8001238 <HAL_GetTick>
 8001f56:	0003      	movs	r3, r0
 8001f58:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f5a:	e009      	b.n	8001f70 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f5c:	f7ff f96c 	bl	8001238 <HAL_GetTick>
 8001f60:	0002      	movs	r2, r0
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	4aa5      	ldr	r2, [pc, #660]	; (80021fc <HAL_RCC_OscConfig+0x680>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e185      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f70:	4ba1      	ldr	r3, [pc, #644]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	2202      	movs	r2, #2
 8001f76:	4013      	ands	r3, r2
 8001f78:	d1f0      	bne.n	8001f5c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f7a:	231f      	movs	r3, #31
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d105      	bne.n	8001f90 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f84:	4b9c      	ldr	r3, [pc, #624]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f86:	69da      	ldr	r2, [r3, #28]
 8001f88:	4b9b      	ldr	r3, [pc, #620]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001f8a:	499d      	ldr	r1, [pc, #628]	; (8002200 <HAL_RCC_OscConfig+0x684>)
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2210      	movs	r2, #16
 8001f96:	4013      	ands	r3, r2
 8001f98:	d063      	beq.n	8002062 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d12a      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001fa2:	4b95      	ldr	r3, [pc, #596]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001fa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fa6:	4b94      	ldr	r3, [pc, #592]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001fa8:	2104      	movs	r1, #4
 8001faa:	430a      	orrs	r2, r1
 8001fac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001fae:	4b92      	ldr	r3, [pc, #584]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001fb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fb2:	4b91      	ldr	r3, [pc, #580]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fba:	f7ff f93d 	bl	8001238 <HAL_GetTick>
 8001fbe:	0003      	movs	r3, r0
 8001fc0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fc4:	f7ff f938 	bl	8001238 <HAL_GetTick>
 8001fc8:	0002      	movs	r2, r0
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e152      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fd6:	4b88      	ldr	r3, [pc, #544]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d0f1      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fe0:	4b85      	ldr	r3, [pc, #532]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe4:	22f8      	movs	r2, #248	; 0xf8
 8001fe6:	4393      	bics	r3, r2
 8001fe8:	0019      	movs	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	00da      	lsls	r2, r3, #3
 8001ff0:	4b81      	ldr	r3, [pc, #516]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	635a      	str	r2, [r3, #52]	; 0x34
 8001ff6:	e034      	b.n	8002062 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	3305      	adds	r3, #5
 8001ffe:	d111      	bne.n	8002024 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002000:	4b7d      	ldr	r3, [pc, #500]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002002:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002004:	4b7c      	ldr	r3, [pc, #496]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002006:	2104      	movs	r1, #4
 8002008:	438a      	bics	r2, r1
 800200a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800200c:	4b7a      	ldr	r3, [pc, #488]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800200e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002010:	22f8      	movs	r2, #248	; 0xf8
 8002012:	4393      	bics	r3, r2
 8002014:	0019      	movs	r1, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	00da      	lsls	r2, r3, #3
 800201c:	4b76      	ldr	r3, [pc, #472]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800201e:	430a      	orrs	r2, r1
 8002020:	635a      	str	r2, [r3, #52]	; 0x34
 8002022:	e01e      	b.n	8002062 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002024:	4b74      	ldr	r3, [pc, #464]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002026:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002028:	4b73      	ldr	r3, [pc, #460]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800202a:	2104      	movs	r1, #4
 800202c:	430a      	orrs	r2, r1
 800202e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002030:	4b71      	ldr	r3, [pc, #452]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002034:	4b70      	ldr	r3, [pc, #448]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002036:	2101      	movs	r1, #1
 8002038:	438a      	bics	r2, r1
 800203a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800203c:	f7ff f8fc 	bl	8001238 <HAL_GetTick>
 8002040:	0003      	movs	r3, r0
 8002042:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002046:	f7ff f8f7 	bl	8001238 <HAL_GetTick>
 800204a:	0002      	movs	r2, r0
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e111      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002058:	4b67      	ldr	r3, [pc, #412]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800205a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800205c:	2202      	movs	r2, #2
 800205e:	4013      	ands	r3, r2
 8002060:	d1f1      	bne.n	8002046 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2220      	movs	r2, #32
 8002068:	4013      	ands	r3, r2
 800206a:	d05c      	beq.n	8002126 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800206c:	4b62      	ldr	r3, [pc, #392]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	220c      	movs	r2, #12
 8002072:	4013      	ands	r3, r2
 8002074:	2b0c      	cmp	r3, #12
 8002076:	d00e      	beq.n	8002096 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002078:	4b5f      	ldr	r3, [pc, #380]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	220c      	movs	r2, #12
 800207e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002080:	2b08      	cmp	r3, #8
 8002082:	d114      	bne.n	80020ae <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002084:	4b5c      	ldr	r3, [pc, #368]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	23c0      	movs	r3, #192	; 0xc0
 800208a:	025b      	lsls	r3, r3, #9
 800208c:	401a      	ands	r2, r3
 800208e:	23c0      	movs	r3, #192	; 0xc0
 8002090:	025b      	lsls	r3, r3, #9
 8002092:	429a      	cmp	r2, r3
 8002094:	d10b      	bne.n	80020ae <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002096:	4b58      	ldr	r3, [pc, #352]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002098:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	025b      	lsls	r3, r3, #9
 800209e:	4013      	ands	r3, r2
 80020a0:	d040      	beq.n	8002124 <HAL_RCC_OscConfig+0x5a8>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a1b      	ldr	r3, [r3, #32]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d03c      	beq.n	8002124 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0e6      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d01b      	beq.n	80020ee <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80020b6:	4b50      	ldr	r3, [pc, #320]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80020b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020ba:	4b4f      	ldr	r3, [pc, #316]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80020bc:	2180      	movs	r1, #128	; 0x80
 80020be:	0249      	lsls	r1, r1, #9
 80020c0:	430a      	orrs	r2, r1
 80020c2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff f8b8 	bl	8001238 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020ce:	f7ff f8b3 	bl	8001238 <HAL_GetTick>
 80020d2:	0002      	movs	r2, r0
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e0cd      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80020e0:	4b45      	ldr	r3, [pc, #276]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80020e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020e4:	2380      	movs	r3, #128	; 0x80
 80020e6:	025b      	lsls	r3, r3, #9
 80020e8:	4013      	ands	r3, r2
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x552>
 80020ec:	e01b      	b.n	8002126 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80020ee:	4b42      	ldr	r3, [pc, #264]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80020f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020f2:	4b41      	ldr	r3, [pc, #260]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80020f4:	4943      	ldr	r1, [pc, #268]	; (8002204 <HAL_RCC_OscConfig+0x688>)
 80020f6:	400a      	ands	r2, r1
 80020f8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7ff f89d 	bl	8001238 <HAL_GetTick>
 80020fe:	0003      	movs	r3, r0
 8002100:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002104:	f7ff f898 	bl	8001238 <HAL_GetTick>
 8002108:	0002      	movs	r2, r0
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e0b2      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002116:	4b38      	ldr	r3, [pc, #224]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002118:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	025b      	lsls	r3, r3, #9
 800211e:	4013      	ands	r3, r2
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x588>
 8002122:	e000      	b.n	8002126 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002124:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	2b00      	cmp	r3, #0
 800212c:	d100      	bne.n	8002130 <HAL_RCC_OscConfig+0x5b4>
 800212e:	e0a4      	b.n	800227a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002130:	4b31      	ldr	r3, [pc, #196]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	220c      	movs	r2, #12
 8002136:	4013      	ands	r3, r2
 8002138:	2b08      	cmp	r3, #8
 800213a:	d100      	bne.n	800213e <HAL_RCC_OscConfig+0x5c2>
 800213c:	e078      	b.n	8002230 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002142:	2b02      	cmp	r3, #2
 8002144:	d14c      	bne.n	80021e0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002146:	4b2c      	ldr	r3, [pc, #176]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800214c:	492e      	ldr	r1, [pc, #184]	; (8002208 <HAL_RCC_OscConfig+0x68c>)
 800214e:	400a      	ands	r2, r1
 8002150:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002152:	f7ff f871 	bl	8001238 <HAL_GetTick>
 8002156:	0003      	movs	r3, r0
 8002158:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800215c:	f7ff f86c 	bl	8001238 <HAL_GetTick>
 8002160:	0002      	movs	r2, r0
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e086      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800216e:	4b22      	ldr	r3, [pc, #136]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	2380      	movs	r3, #128	; 0x80
 8002174:	049b      	lsls	r3, r3, #18
 8002176:	4013      	ands	r3, r2
 8002178:	d1f0      	bne.n	800215c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800217a:	4b1f      	ldr	r3, [pc, #124]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800217c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217e:	220f      	movs	r2, #15
 8002180:	4393      	bics	r3, r2
 8002182:	0019      	movs	r1, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002188:	4b1b      	ldr	r3, [pc, #108]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 800218a:	430a      	orrs	r2, r1
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	4a1e      	ldr	r2, [pc, #120]	; (800220c <HAL_RCC_OscConfig+0x690>)
 8002194:	4013      	ands	r3, r2
 8002196:	0019      	movs	r1, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a0:	431a      	orrs	r2, r3
 80021a2:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80021a4:	430a      	orrs	r2, r1
 80021a6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a8:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80021ae:	2180      	movs	r1, #128	; 0x80
 80021b0:	0449      	lsls	r1, r1, #17
 80021b2:	430a      	orrs	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b6:	f7ff f83f 	bl	8001238 <HAL_GetTick>
 80021ba:	0003      	movs	r3, r0
 80021bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021c0:	f7ff f83a 	bl	8001238 <HAL_GetTick>
 80021c4:	0002      	movs	r2, r0
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e054      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021d2:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	2380      	movs	r3, #128	; 0x80
 80021d8:	049b      	lsls	r3, r3, #18
 80021da:	4013      	ands	r3, r2
 80021dc:	d0f0      	beq.n	80021c0 <HAL_RCC_OscConfig+0x644>
 80021de:	e04c      	b.n	800227a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <HAL_RCC_OscConfig+0x67c>)
 80021e6:	4908      	ldr	r1, [pc, #32]	; (8002208 <HAL_RCC_OscConfig+0x68c>)
 80021e8:	400a      	ands	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ec:	f7ff f824 	bl	8001238 <HAL_GetTick>
 80021f0:	0003      	movs	r3, r0
 80021f2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f4:	e015      	b.n	8002222 <HAL_RCC_OscConfig+0x6a6>
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	40021000 	.word	0x40021000
 80021fc:	00001388 	.word	0x00001388
 8002200:	efffffff 	.word	0xefffffff
 8002204:	fffeffff 	.word	0xfffeffff
 8002208:	feffffff 	.word	0xfeffffff
 800220c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002210:	f7ff f812 	bl	8001238 <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e02c      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002222:	4b18      	ldr	r3, [pc, #96]	; (8002284 <HAL_RCC_OscConfig+0x708>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	049b      	lsls	r3, r3, #18
 800222a:	4013      	ands	r3, r2
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x694>
 800222e:	e024      	b.n	800227a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e01f      	b.n	800227c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <HAL_RCC_OscConfig+0x708>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <HAL_RCC_OscConfig+0x708>)
 8002244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002246:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002248:	697a      	ldr	r2, [r7, #20]
 800224a:	23c0      	movs	r3, #192	; 0xc0
 800224c:	025b      	lsls	r3, r3, #9
 800224e:	401a      	ands	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	429a      	cmp	r2, r3
 8002256:	d10e      	bne.n	8002276 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	220f      	movs	r2, #15
 800225c:	401a      	ands	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002262:	429a      	cmp	r2, r3
 8002264:	d107      	bne.n	8002276 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	23f0      	movs	r3, #240	; 0xf0
 800226a:	039b      	lsls	r3, r3, #14
 800226c:	401a      	ands	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002272:	429a      	cmp	r2, r3
 8002274:	d001      	beq.n	800227a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800227a:	2300      	movs	r3, #0
}
 800227c:	0018      	movs	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	b008      	add	sp, #32
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40021000 	.word	0x40021000

08002288 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d101      	bne.n	800229c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e0bf      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800229c:	4b61      	ldr	r3, [pc, #388]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2201      	movs	r2, #1
 80022a2:	4013      	ands	r3, r2
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d911      	bls.n	80022ce <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022aa:	4b5e      	ldr	r3, [pc, #376]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2201      	movs	r2, #1
 80022b0:	4393      	bics	r3, r2
 80022b2:	0019      	movs	r1, r3
 80022b4:	4b5b      	ldr	r3, [pc, #364]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022bc:	4b59      	ldr	r3, [pc, #356]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2201      	movs	r2, #1
 80022c2:	4013      	ands	r3, r2
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d001      	beq.n	80022ce <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0a6      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2202      	movs	r2, #2
 80022d4:	4013      	ands	r3, r2
 80022d6:	d015      	beq.n	8002304 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2204      	movs	r2, #4
 80022de:	4013      	ands	r3, r2
 80022e0:	d006      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022e2:	4b51      	ldr	r3, [pc, #324]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	4b50      	ldr	r3, [pc, #320]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 80022e8:	21e0      	movs	r1, #224	; 0xe0
 80022ea:	00c9      	lsls	r1, r1, #3
 80022ec:	430a      	orrs	r2, r1
 80022ee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f0:	4b4d      	ldr	r3, [pc, #308]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	22f0      	movs	r2, #240	; 0xf0
 80022f6:	4393      	bics	r3, r2
 80022f8:	0019      	movs	r1, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	4b4a      	ldr	r3, [pc, #296]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002300:	430a      	orrs	r2, r1
 8002302:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2201      	movs	r2, #1
 800230a:	4013      	ands	r3, r2
 800230c:	d04c      	beq.n	80023a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d107      	bne.n	8002326 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002316:	4b44      	ldr	r3, [pc, #272]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	2380      	movs	r3, #128	; 0x80
 800231c:	029b      	lsls	r3, r3, #10
 800231e:	4013      	ands	r3, r2
 8002320:	d120      	bne.n	8002364 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e07a      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b02      	cmp	r3, #2
 800232c:	d107      	bne.n	800233e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800232e:	4b3e      	ldr	r3, [pc, #248]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	2380      	movs	r3, #128	; 0x80
 8002334:	049b      	lsls	r3, r3, #18
 8002336:	4013      	ands	r3, r2
 8002338:	d114      	bne.n	8002364 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e06e      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b03      	cmp	r3, #3
 8002344:	d107      	bne.n	8002356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002346:	4b38      	ldr	r3, [pc, #224]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002348:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800234a:	2380      	movs	r3, #128	; 0x80
 800234c:	025b      	lsls	r3, r3, #9
 800234e:	4013      	ands	r3, r2
 8002350:	d108      	bne.n	8002364 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e062      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002356:	4b34      	ldr	r3, [pc, #208]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2202      	movs	r2, #2
 800235c:	4013      	ands	r3, r2
 800235e:	d101      	bne.n	8002364 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e05b      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002364:	4b30      	ldr	r3, [pc, #192]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2203      	movs	r2, #3
 800236a:	4393      	bics	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	4b2d      	ldr	r3, [pc, #180]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002374:	430a      	orrs	r2, r1
 8002376:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002378:	f7fe ff5e 	bl	8001238 <HAL_GetTick>
 800237c:	0003      	movs	r3, r0
 800237e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002380:	e009      	b.n	8002396 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002382:	f7fe ff59 	bl	8001238 <HAL_GetTick>
 8002386:	0002      	movs	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	4a27      	ldr	r2, [pc, #156]	; (800242c <HAL_RCC_ClockConfig+0x1a4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e042      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002396:	4b24      	ldr	r3, [pc, #144]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	220c      	movs	r2, #12
 800239c:	401a      	ands	r2, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d1ec      	bne.n	8002382 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023a8:	4b1e      	ldr	r3, [pc, #120]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2201      	movs	r2, #1
 80023ae:	4013      	ands	r3, r2
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d211      	bcs.n	80023da <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b6:	4b1b      	ldr	r3, [pc, #108]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2201      	movs	r2, #1
 80023bc:	4393      	bics	r3, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	4b18      	ldr	r3, [pc, #96]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80023c2:	683a      	ldr	r2, [r7, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c8:	4b16      	ldr	r3, [pc, #88]	; (8002424 <HAL_RCC_ClockConfig+0x19c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2201      	movs	r2, #1
 80023ce:	4013      	ands	r3, r2
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d001      	beq.n	80023da <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e020      	b.n	800241c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2204      	movs	r2, #4
 80023e0:	4013      	ands	r3, r2
 80023e2:	d009      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80023e4:	4b10      	ldr	r3, [pc, #64]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	4a11      	ldr	r2, [pc, #68]	; (8002430 <HAL_RCC_ClockConfig+0x1a8>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	0019      	movs	r1, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68da      	ldr	r2, [r3, #12]
 80023f2:	4b0d      	ldr	r3, [pc, #52]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 80023f4:	430a      	orrs	r2, r1
 80023f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023f8:	f000 f820 	bl	800243c <HAL_RCC_GetSysClockFreq>
 80023fc:	0001      	movs	r1, r0
 80023fe:	4b0a      	ldr	r3, [pc, #40]	; (8002428 <HAL_RCC_ClockConfig+0x1a0>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	091b      	lsrs	r3, r3, #4
 8002404:	220f      	movs	r2, #15
 8002406:	4013      	ands	r3, r2
 8002408:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <HAL_RCC_ClockConfig+0x1ac>)
 800240a:	5cd3      	ldrb	r3, [r2, r3]
 800240c:	000a      	movs	r2, r1
 800240e:	40da      	lsrs	r2, r3
 8002410:	4b09      	ldr	r3, [pc, #36]	; (8002438 <HAL_RCC_ClockConfig+0x1b0>)
 8002412:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002414:	2000      	movs	r0, #0
 8002416:	f7fe fec9 	bl	80011ac <HAL_InitTick>
  
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	0018      	movs	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	b004      	add	sp, #16
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40022000 	.word	0x40022000
 8002428:	40021000 	.word	0x40021000
 800242c:	00001388 	.word	0x00001388
 8002430:	fffff8ff 	.word	0xfffff8ff
 8002434:	08004560 	.word	0x08004560
 8002438:	20000008 	.word	0x20000008

0800243c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b08f      	sub	sp, #60	; 0x3c
 8002440:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002442:	2314      	movs	r3, #20
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	4a38      	ldr	r2, [pc, #224]	; (8002528 <HAL_RCC_GetSysClockFreq+0xec>)
 8002448:	ca13      	ldmia	r2!, {r0, r1, r4}
 800244a:	c313      	stmia	r3!, {r0, r1, r4}
 800244c:	6812      	ldr	r2, [r2, #0]
 800244e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	4a36      	ldr	r2, [pc, #216]	; (800252c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002454:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002456:	c313      	stmia	r3!, {r0, r1, r4}
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002460:	2300      	movs	r3, #0
 8002462:	62bb      	str	r3, [r7, #40]	; 0x28
 8002464:	2300      	movs	r3, #0
 8002466:	637b      	str	r3, [r7, #52]	; 0x34
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002470:	4b2f      	ldr	r3, [pc, #188]	; (8002530 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002478:	220c      	movs	r2, #12
 800247a:	4013      	ands	r3, r2
 800247c:	2b0c      	cmp	r3, #12
 800247e:	d047      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0xd4>
 8002480:	d849      	bhi.n	8002516 <HAL_RCC_GetSysClockFreq+0xda>
 8002482:	2b04      	cmp	r3, #4
 8002484:	d002      	beq.n	800248c <HAL_RCC_GetSysClockFreq+0x50>
 8002486:	2b08      	cmp	r3, #8
 8002488:	d003      	beq.n	8002492 <HAL_RCC_GetSysClockFreq+0x56>
 800248a:	e044      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800248c:	4b29      	ldr	r3, [pc, #164]	; (8002534 <HAL_RCC_GetSysClockFreq+0xf8>)
 800248e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002490:	e044      	b.n	800251c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002494:	0c9b      	lsrs	r3, r3, #18
 8002496:	220f      	movs	r2, #15
 8002498:	4013      	ands	r3, r2
 800249a:	2214      	movs	r2, #20
 800249c:	18ba      	adds	r2, r7, r2
 800249e:	5cd3      	ldrb	r3, [r2, r3]
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024a2:	4b23      	ldr	r3, [pc, #140]	; (8002530 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a6:	220f      	movs	r2, #15
 80024a8:	4013      	ands	r3, r2
 80024aa:	1d3a      	adds	r2, r7, #4
 80024ac:	5cd3      	ldrb	r3, [r2, r3]
 80024ae:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80024b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024b2:	23c0      	movs	r3, #192	; 0xc0
 80024b4:	025b      	lsls	r3, r3, #9
 80024b6:	401a      	ands	r2, r3
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	025b      	lsls	r3, r3, #9
 80024bc:	429a      	cmp	r2, r3
 80024be:	d109      	bne.n	80024d4 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024c2:	481c      	ldr	r0, [pc, #112]	; (8002534 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024c4:	f7fd fe20 	bl	8000108 <__udivsi3>
 80024c8:	0003      	movs	r3, r0
 80024ca:	001a      	movs	r2, r3
 80024cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ce:	4353      	muls	r3, r2
 80024d0:	637b      	str	r3, [r7, #52]	; 0x34
 80024d2:	e01a      	b.n	800250a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80024d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024d6:	23c0      	movs	r3, #192	; 0xc0
 80024d8:	025b      	lsls	r3, r3, #9
 80024da:	401a      	ands	r2, r3
 80024dc:	23c0      	movs	r3, #192	; 0xc0
 80024de:	025b      	lsls	r3, r3, #9
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d109      	bne.n	80024f8 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024e6:	4814      	ldr	r0, [pc, #80]	; (8002538 <HAL_RCC_GetSysClockFreq+0xfc>)
 80024e8:	f7fd fe0e 	bl	8000108 <__udivsi3>
 80024ec:	0003      	movs	r3, r0
 80024ee:	001a      	movs	r2, r3
 80024f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f2:	4353      	muls	r3, r2
 80024f4:	637b      	str	r3, [r7, #52]	; 0x34
 80024f6:	e008      	b.n	800250a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024fa:	480e      	ldr	r0, [pc, #56]	; (8002534 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024fc:	f7fd fe04 	bl	8000108 <__udivsi3>
 8002500:	0003      	movs	r3, r0
 8002502:	001a      	movs	r2, r3
 8002504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002506:	4353      	muls	r3, r2
 8002508:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800250a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800250c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800250e:	e005      	b.n	800251c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002510:	4b09      	ldr	r3, [pc, #36]	; (8002538 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002512:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002514:	e002      	b.n	800251c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002516:	4b07      	ldr	r3, [pc, #28]	; (8002534 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002518:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800251a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800251c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800251e:	0018      	movs	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	b00f      	add	sp, #60	; 0x3c
 8002524:	bd90      	pop	{r4, r7, pc}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	08004500 	.word	0x08004500
 800252c:	08004510 	.word	0x08004510
 8002530:	40021000 	.word	0x40021000
 8002534:	007a1200 	.word	0x007a1200
 8002538:	02dc6c00 	.word	0x02dc6c00

0800253c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002540:	4b02      	ldr	r3, [pc, #8]	; (800254c <HAL_RCC_GetHCLKFreq+0x10>)
 8002542:	681b      	ldr	r3, [r3, #0]
}
 8002544:	0018      	movs	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	20000008 	.word	0x20000008

08002550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002554:	f7ff fff2 	bl	800253c <HAL_RCC_GetHCLKFreq>
 8002558:	0001      	movs	r1, r0
 800255a:	4b06      	ldr	r3, [pc, #24]	; (8002574 <HAL_RCC_GetPCLK1Freq+0x24>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	0a1b      	lsrs	r3, r3, #8
 8002560:	2207      	movs	r2, #7
 8002562:	4013      	ands	r3, r2
 8002564:	4a04      	ldr	r2, [pc, #16]	; (8002578 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002566:	5cd3      	ldrb	r3, [r2, r3]
 8002568:	40d9      	lsrs	r1, r3
 800256a:	000b      	movs	r3, r1
}    
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	40021000 	.word	0x40021000
 8002578:	08004570 	.word	0x08004570

0800257c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	025b      	lsls	r3, r3, #9
 8002594:	4013      	ands	r3, r2
 8002596:	d100      	bne.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002598:	e08e      	b.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800259a:	2017      	movs	r0, #23
 800259c:	183b      	adds	r3, r7, r0
 800259e:	2200      	movs	r2, #0
 80025a0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025a2:	4b6e      	ldr	r3, [pc, #440]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025a4:	69da      	ldr	r2, [r3, #28]
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	055b      	lsls	r3, r3, #21
 80025aa:	4013      	ands	r3, r2
 80025ac:	d110      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025ae:	4b6b      	ldr	r3, [pc, #428]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	4b6a      	ldr	r3, [pc, #424]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025b4:	2180      	movs	r1, #128	; 0x80
 80025b6:	0549      	lsls	r1, r1, #21
 80025b8:	430a      	orrs	r2, r1
 80025ba:	61da      	str	r2, [r3, #28]
 80025bc:	4b67      	ldr	r3, [pc, #412]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025be:	69da      	ldr	r2, [r3, #28]
 80025c0:	2380      	movs	r3, #128	; 0x80
 80025c2:	055b      	lsls	r3, r3, #21
 80025c4:	4013      	ands	r3, r2
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ca:	183b      	adds	r3, r7, r0
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d0:	4b63      	ldr	r3, [pc, #396]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2380      	movs	r3, #128	; 0x80
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	4013      	ands	r3, r2
 80025da:	d11a      	bne.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025dc:	4b60      	ldr	r3, [pc, #384]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	4b5f      	ldr	r3, [pc, #380]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025e2:	2180      	movs	r1, #128	; 0x80
 80025e4:	0049      	lsls	r1, r1, #1
 80025e6:	430a      	orrs	r2, r1
 80025e8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ea:	f7fe fe25 	bl	8001238 <HAL_GetTick>
 80025ee:	0003      	movs	r3, r0
 80025f0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f2:	e008      	b.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025f4:	f7fe fe20 	bl	8001238 <HAL_GetTick>
 80025f8:	0002      	movs	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e0a6      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002606:	4b56      	ldr	r3, [pc, #344]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	2380      	movs	r3, #128	; 0x80
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4013      	ands	r3, r2
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002612:	4b52      	ldr	r3, [pc, #328]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002614:	6a1a      	ldr	r2, [r3, #32]
 8002616:	23c0      	movs	r3, #192	; 0xc0
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4013      	ands	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d034      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	23c0      	movs	r3, #192	; 0xc0
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4013      	ands	r3, r2
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	429a      	cmp	r2, r3
 8002632:	d02c      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002634:	4b49      	ldr	r3, [pc, #292]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4a4a      	ldr	r2, [pc, #296]	; (8002764 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800263a:	4013      	ands	r3, r2
 800263c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800263e:	4b47      	ldr	r3, [pc, #284]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002640:	6a1a      	ldr	r2, [r3, #32]
 8002642:	4b46      	ldr	r3, [pc, #280]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002644:	2180      	movs	r1, #128	; 0x80
 8002646:	0249      	lsls	r1, r1, #9
 8002648:	430a      	orrs	r2, r1
 800264a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800264c:	4b43      	ldr	r3, [pc, #268]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800264e:	6a1a      	ldr	r2, [r3, #32]
 8002650:	4b42      	ldr	r3, [pc, #264]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002652:	4945      	ldr	r1, [pc, #276]	; (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002654:	400a      	ands	r2, r1
 8002656:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002658:	4b40      	ldr	r3, [pc, #256]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2201      	movs	r2, #1
 8002662:	4013      	ands	r3, r2
 8002664:	d013      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002666:	f7fe fde7 	bl	8001238 <HAL_GetTick>
 800266a:	0003      	movs	r3, r0
 800266c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800266e:	e009      	b.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002670:	f7fe fde2 	bl	8001238 <HAL_GetTick>
 8002674:	0002      	movs	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	4a3c      	ldr	r2, [pc, #240]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d901      	bls.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e067      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002684:	4b35      	ldr	r3, [pc, #212]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	2202      	movs	r2, #2
 800268a:	4013      	ands	r3, r2
 800268c:	d0f0      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800268e:	4b33      	ldr	r3, [pc, #204]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	4a34      	ldr	r2, [pc, #208]	; (8002764 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002694:	4013      	ands	r3, r2
 8002696:	0019      	movs	r1, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	4b2f      	ldr	r3, [pc, #188]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800269e:	430a      	orrs	r2, r1
 80026a0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026a2:	2317      	movs	r3, #23
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d105      	bne.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ac:	4b2b      	ldr	r3, [pc, #172]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	4b2a      	ldr	r3, [pc, #168]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026b2:	492f      	ldr	r1, [pc, #188]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80026b4:	400a      	ands	r2, r1
 80026b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2201      	movs	r2, #1
 80026be:	4013      	ands	r3, r2
 80026c0:	d009      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026c2:	4b26      	ldr	r3, [pc, #152]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	2203      	movs	r2, #3
 80026c8:	4393      	bics	r3, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	4b22      	ldr	r3, [pc, #136]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026d2:	430a      	orrs	r2, r1
 80026d4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2202      	movs	r2, #2
 80026dc:	4013      	ands	r3, r2
 80026de:	d009      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026e0:	4b1e      	ldr	r3, [pc, #120]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	4a23      	ldr	r2, [pc, #140]	; (8002774 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	0019      	movs	r1, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	4b1b      	ldr	r3, [pc, #108]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026f0:	430a      	orrs	r2, r1
 80026f2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2220      	movs	r2, #32
 80026fa:	4013      	ands	r3, r2
 80026fc:	d009      	beq.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026fe:	4b17      	ldr	r3, [pc, #92]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002702:	2210      	movs	r2, #16
 8002704:	4393      	bics	r3, r2
 8002706:	0019      	movs	r1, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	4b13      	ldr	r3, [pc, #76]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800270e:	430a      	orrs	r2, r1
 8002710:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	029b      	lsls	r3, r3, #10
 800271a:	4013      	ands	r3, r2
 800271c:	d009      	beq.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800271e:	4b0f      	ldr	r3, [pc, #60]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	2280      	movs	r2, #128	; 0x80
 8002724:	4393      	bics	r3, r2
 8002726:	0019      	movs	r1, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	699a      	ldr	r2, [r3, #24]
 800272c:	4b0b      	ldr	r3, [pc, #44]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800272e:	430a      	orrs	r2, r1
 8002730:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	2380      	movs	r3, #128	; 0x80
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4013      	ands	r3, r2
 800273c:	d009      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800273e:	4b07      	ldr	r3, [pc, #28]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	2240      	movs	r2, #64	; 0x40
 8002744:	4393      	bics	r3, r2
 8002746:	0019      	movs	r1, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	695a      	ldr	r2, [r3, #20]
 800274c:	4b03      	ldr	r3, [pc, #12]	; (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800274e:	430a      	orrs	r2, r1
 8002750:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	0018      	movs	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	b006      	add	sp, #24
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40021000 	.word	0x40021000
 8002760:	40007000 	.word	0x40007000
 8002764:	fffffcff 	.word	0xfffffcff
 8002768:	fffeffff 	.word	0xfffeffff
 800276c:	00001388 	.word	0x00001388
 8002770:	efffffff 	.word	0xefffffff
 8002774:	fffcffff 	.word	0xfffcffff

08002778 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e0a8      	b.n	80028dc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278e:	2b00      	cmp	r3, #0
 8002790:	d109      	bne.n	80027a6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	2382      	movs	r3, #130	; 0x82
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	429a      	cmp	r2, r3
 800279c:	d009      	beq.n	80027b2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	61da      	str	r2, [r3, #28]
 80027a4:	e005      	b.n	80027b2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	225d      	movs	r2, #93	; 0x5d
 80027bc:	5c9b      	ldrb	r3, [r3, r2]
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d107      	bne.n	80027d4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	225c      	movs	r2, #92	; 0x5c
 80027c8:	2100      	movs	r1, #0
 80027ca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	0018      	movs	r0, r3
 80027d0:	f7fe fa6c 	bl	8000cac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	225d      	movs	r2, #93	; 0x5d
 80027d8:	2102      	movs	r1, #2
 80027da:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2140      	movs	r1, #64	; 0x40
 80027e8:	438a      	bics	r2, r1
 80027ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	23e0      	movs	r3, #224	; 0xe0
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d902      	bls.n	80027fe <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80027f8:	2300      	movs	r3, #0
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	e002      	b.n	8002804 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80027fe:	2380      	movs	r3, #128	; 0x80
 8002800:	015b      	lsls	r3, r3, #5
 8002802:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	23f0      	movs	r3, #240	; 0xf0
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	429a      	cmp	r2, r3
 800280e:	d008      	beq.n	8002822 <HAL_SPI_Init+0xaa>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68da      	ldr	r2, [r3, #12]
 8002814:	23e0      	movs	r3, #224	; 0xe0
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	429a      	cmp	r2, r3
 800281a:	d002      	beq.n	8002822 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	2382      	movs	r3, #130	; 0x82
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	401a      	ands	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6899      	ldr	r1, [r3, #8]
 8002830:	2384      	movs	r3, #132	; 0x84
 8002832:	021b      	lsls	r3, r3, #8
 8002834:	400b      	ands	r3, r1
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	2102      	movs	r1, #2
 800283e:	400b      	ands	r3, r1
 8002840:	431a      	orrs	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	2101      	movs	r1, #1
 8002848:	400b      	ands	r3, r1
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6999      	ldr	r1, [r3, #24]
 8002850:	2380      	movs	r3, #128	; 0x80
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	400b      	ands	r3, r1
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	2138      	movs	r1, #56	; 0x38
 800285e:	400b      	ands	r3, r1
 8002860:	431a      	orrs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	2180      	movs	r1, #128	; 0x80
 8002868:	400b      	ands	r3, r1
 800286a:	431a      	orrs	r2, r3
 800286c:	0011      	movs	r1, r2
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002872:	2380      	movs	r3, #128	; 0x80
 8002874:	019b      	lsls	r3, r3, #6
 8002876:	401a      	ands	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	0c1b      	lsrs	r3, r3, #16
 8002886:	2204      	movs	r2, #4
 8002888:	401a      	ands	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	2110      	movs	r1, #16
 8002890:	400b      	ands	r3, r1
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002898:	2108      	movs	r1, #8
 800289a:	400b      	ands	r3, r1
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68d9      	ldr	r1, [r3, #12]
 80028a2:	23f0      	movs	r3, #240	; 0xf0
 80028a4:	011b      	lsls	r3, r3, #4
 80028a6:	400b      	ands	r3, r1
 80028a8:	431a      	orrs	r2, r3
 80028aa:	0011      	movs	r1, r2
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	2380      	movs	r3, #128	; 0x80
 80028b0:	015b      	lsls	r3, r3, #5
 80028b2:	401a      	ands	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	69da      	ldr	r2, [r3, #28]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4907      	ldr	r1, [pc, #28]	; (80028e4 <HAL_SPI_Init+0x16c>)
 80028c8:	400a      	ands	r2, r1
 80028ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	225d      	movs	r2, #93	; 0x5d
 80028d6:	2101      	movs	r1, #1
 80028d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	0018      	movs	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	b004      	add	sp, #16
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	fffff7ff 	.word	0xfffff7ff

080028e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08a      	sub	sp, #40	; 0x28
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	001a      	movs	r2, r3
 80028f6:	1cbb      	adds	r3, r7, #2
 80028f8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80028fa:	2301      	movs	r3, #1
 80028fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80028fe:	2323      	movs	r3, #35	; 0x23
 8002900:	18fb      	adds	r3, r7, r3
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	225c      	movs	r2, #92	; 0x5c
 800290a:	5c9b      	ldrb	r3, [r3, r2]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <HAL_SPI_TransmitReceive+0x2c>
 8002910:	2302      	movs	r3, #2
 8002912:	e1b5      	b.n	8002c80 <HAL_SPI_TransmitReceive+0x398>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	225c      	movs	r2, #92	; 0x5c
 8002918:	2101      	movs	r1, #1
 800291a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800291c:	f7fe fc8c 	bl	8001238 <HAL_GetTick>
 8002920:	0003      	movs	r3, r0
 8002922:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002924:	201b      	movs	r0, #27
 8002926:	183b      	adds	r3, r7, r0
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	215d      	movs	r1, #93	; 0x5d
 800292c:	5c52      	ldrb	r2, [r2, r1]
 800292e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002936:	2312      	movs	r3, #18
 8002938:	18fb      	adds	r3, r7, r3
 800293a:	1cba      	adds	r2, r7, #2
 800293c:	8812      	ldrh	r2, [r2, #0]
 800293e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002940:	183b      	adds	r3, r7, r0
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d011      	beq.n	800296c <HAL_SPI_TransmitReceive+0x84>
 8002948:	697a      	ldr	r2, [r7, #20]
 800294a:	2382      	movs	r3, #130	; 0x82
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	429a      	cmp	r2, r3
 8002950:	d107      	bne.n	8002962 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d103      	bne.n	8002962 <HAL_SPI_TransmitReceive+0x7a>
 800295a:	183b      	adds	r3, r7, r0
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b04      	cmp	r3, #4
 8002960:	d004      	beq.n	800296c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002962:	2323      	movs	r3, #35	; 0x23
 8002964:	18fb      	adds	r3, r7, r3
 8002966:	2202      	movs	r2, #2
 8002968:	701a      	strb	r2, [r3, #0]
    goto error;
 800296a:	e17e      	b.n	8002c6a <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d006      	beq.n	8002980 <HAL_SPI_TransmitReceive+0x98>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d003      	beq.n	8002980 <HAL_SPI_TransmitReceive+0x98>
 8002978:	1cbb      	adds	r3, r7, #2
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d104      	bne.n	800298a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002980:	2323      	movs	r3, #35	; 0x23
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	2201      	movs	r2, #1
 8002986:	701a      	strb	r2, [r3, #0]
    goto error;
 8002988:	e16f      	b.n	8002c6a <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	225d      	movs	r2, #93	; 0x5d
 800298e:	5c9b      	ldrb	r3, [r3, r2]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b04      	cmp	r3, #4
 8002994:	d003      	beq.n	800299e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	225d      	movs	r2, #93	; 0x5d
 800299a:	2105      	movs	r1, #5
 800299c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	1cba      	adds	r2, r7, #2
 80029ae:	2146      	movs	r1, #70	; 0x46
 80029b0:	8812      	ldrh	r2, [r2, #0]
 80029b2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	1cba      	adds	r2, r7, #2
 80029b8:	2144      	movs	r1, #68	; 0x44
 80029ba:	8812      	ldrh	r2, [r2, #0]
 80029bc:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	1cba      	adds	r2, r7, #2
 80029c8:	8812      	ldrh	r2, [r2, #0]
 80029ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1cba      	adds	r2, r7, #2
 80029d0:	8812      	ldrh	r2, [r2, #0]
 80029d2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	68da      	ldr	r2, [r3, #12]
 80029e4:	23e0      	movs	r3, #224	; 0xe0
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d908      	bls.n	80029fe <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	49a4      	ldr	r1, [pc, #656]	; (8002c88 <HAL_SPI_TransmitReceive+0x3a0>)
 80029f8:	400a      	ands	r2, r1
 80029fa:	605a      	str	r2, [r3, #4]
 80029fc:	e008      	b.n	8002a10 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2180      	movs	r1, #128	; 0x80
 8002a0a:	0149      	lsls	r1, r1, #5
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2240      	movs	r2, #64	; 0x40
 8002a18:	4013      	ands	r3, r2
 8002a1a:	2b40      	cmp	r3, #64	; 0x40
 8002a1c:	d007      	beq.n	8002a2e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2140      	movs	r1, #64	; 0x40
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	68da      	ldr	r2, [r3, #12]
 8002a32:	23e0      	movs	r3, #224	; 0xe0
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d800      	bhi.n	8002a3c <HAL_SPI_TransmitReceive+0x154>
 8002a3a:	e07f      	b.n	8002b3c <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_SPI_TransmitReceive+0x168>
 8002a44:	2312      	movs	r3, #18
 8002a46:	18fb      	adds	r3, r7, r3
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d000      	beq.n	8002a50 <HAL_SPI_TransmitReceive+0x168>
 8002a4e:	e069      	b.n	8002b24 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a54:	881a      	ldrh	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a60:	1c9a      	adds	r2, r3, #2
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a74:	e056      	b.n	8002b24 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d11b      	bne.n	8002abc <HAL_SPI_TransmitReceive+0x1d4>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d016      	beq.n	8002abc <HAL_SPI_TransmitReceive+0x1d4>
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d113      	bne.n	8002abc <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a98:	881a      	ldrh	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa4:	1c9a      	adds	r2, r3, #2
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d11c      	bne.n	8002b04 <HAL_SPI_TransmitReceive+0x21c>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2246      	movs	r2, #70	; 0x46
 8002ace:	5a9b      	ldrh	r3, [r3, r2]
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d016      	beq.n	8002b04 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	b292      	uxth	r2, r2
 8002ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	1c9a      	adds	r2, r3, #2
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2246      	movs	r2, #70	; 0x46
 8002af2:	5a9b      	ldrh	r3, [r3, r2]
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	3b01      	subs	r3, #1
 8002af8:	b299      	uxth	r1, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2246      	movs	r2, #70	; 0x46
 8002afe:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b00:	2301      	movs	r3, #1
 8002b02:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b04:	f7fe fb98 	bl	8001238 <HAL_GetTick>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d807      	bhi.n	8002b24 <HAL_SPI_TransmitReceive+0x23c>
 8002b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b16:	3301      	adds	r3, #1
 8002b18:	d004      	beq.n	8002b24 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8002b1a:	2323      	movs	r3, #35	; 0x23
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	2203      	movs	r2, #3
 8002b20:	701a      	strb	r2, [r3, #0]
        goto error;
 8002b22:	e0a2      	b.n	8002c6a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1a3      	bne.n	8002a76 <HAL_SPI_TransmitReceive+0x18e>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2246      	movs	r2, #70	; 0x46
 8002b32:	5a9b      	ldrh	r3, [r3, r2]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d19d      	bne.n	8002a76 <HAL_SPI_TransmitReceive+0x18e>
 8002b3a:	e085      	b.n	8002c48 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d005      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x268>
 8002b44:	2312      	movs	r3, #18
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	881b      	ldrh	r3, [r3, #0]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d000      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x268>
 8002b4e:	e070      	b.n	8002c32 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	330c      	adds	r3, #12
 8002b5a:	7812      	ldrb	r2, [r2, #0]
 8002b5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b62:	1c5a      	adds	r2, r3, #1
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b76:	e05c      	b.n	8002c32 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d11c      	bne.n	8002bc0 <HAL_SPI_TransmitReceive+0x2d8>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d017      	beq.n	8002bc0 <HAL_SPI_TransmitReceive+0x2d8>
 8002b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d114      	bne.n	8002bc0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	330c      	adds	r3, #12
 8002ba0:	7812      	ldrb	r2, [r2, #0]
 8002ba2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	4013      	ands	r3, r2
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d11e      	bne.n	8002c0c <HAL_SPI_TransmitReceive+0x324>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2246      	movs	r2, #70	; 0x46
 8002bd2:	5a9b      	ldrh	r3, [r3, r2]
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d018      	beq.n	8002c0c <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	330c      	adds	r3, #12
 8002be0:	001a      	movs	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	7812      	ldrb	r2, [r2, #0]
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	1c5a      	adds	r2, r3, #1
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2246      	movs	r2, #70	; 0x46
 8002bfa:	5a9b      	ldrh	r3, [r3, r2]
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b299      	uxth	r1, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2246      	movs	r2, #70	; 0x46
 8002c06:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c0c:	f7fe fb14 	bl	8001238 <HAL_GetTick>
 8002c10:	0002      	movs	r2, r0
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d802      	bhi.n	8002c22 <HAL_SPI_TransmitReceive+0x33a>
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1e:	3301      	adds	r3, #1
 8002c20:	d102      	bne.n	8002c28 <HAL_SPI_TransmitReceive+0x340>
 8002c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d104      	bne.n	8002c32 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8002c28:	2323      	movs	r3, #35	; 0x23
 8002c2a:	18fb      	adds	r3, r7, r3
 8002c2c:	2203      	movs	r2, #3
 8002c2e:	701a      	strb	r2, [r3, #0]
        goto error;
 8002c30:	e01b      	b.n	8002c6a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d19d      	bne.n	8002b78 <HAL_SPI_TransmitReceive+0x290>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2246      	movs	r2, #70	; 0x46
 8002c40:	5a9b      	ldrh	r3, [r3, r2]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d197      	bne.n	8002b78 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f000 f94c 	bl	8002eec <SPI_EndRxTxTransaction>
 8002c54:	1e03      	subs	r3, r0, #0
 8002c56:	d007      	beq.n	8002c68 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8002c58:	2323      	movs	r3, #35	; 0x23
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	661a      	str	r2, [r3, #96]	; 0x60
 8002c66:	e000      	b.n	8002c6a <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8002c68:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	225d      	movs	r2, #93	; 0x5d
 8002c6e:	2101      	movs	r1, #1
 8002c70:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	225c      	movs	r2, #92	; 0x5c
 8002c76:	2100      	movs	r1, #0
 8002c78:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002c7a:	2323      	movs	r3, #35	; 0x23
 8002c7c:	18fb      	adds	r3, r7, r3
 8002c7e:	781b      	ldrb	r3, [r3, #0]
}
 8002c80:	0018      	movs	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	b00a      	add	sp, #40	; 0x28
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	ffffefff 	.word	0xffffefff

08002c8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	603b      	str	r3, [r7, #0]
 8002c98:	1dfb      	adds	r3, r7, #7
 8002c9a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c9c:	f7fe facc 	bl	8001238 <HAL_GetTick>
 8002ca0:	0002      	movs	r2, r0
 8002ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca4:	1a9b      	subs	r3, r3, r2
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	18d3      	adds	r3, r2, r3
 8002caa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002cac:	f7fe fac4 	bl	8001238 <HAL_GetTick>
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002cb4:	4b3a      	ldr	r3, [pc, #232]	; (8002da0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	015b      	lsls	r3, r3, #5
 8002cba:	0d1b      	lsrs	r3, r3, #20
 8002cbc:	69fa      	ldr	r2, [r7, #28]
 8002cbe:	4353      	muls	r3, r2
 8002cc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cc2:	e058      	b.n	8002d76 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	d055      	beq.n	8002d76 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002cca:	f7fe fab5 	bl	8001238 <HAL_GetTick>
 8002cce:	0002      	movs	r2, r0
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	69fa      	ldr	r2, [r7, #28]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d902      	bls.n	8002ce0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d142      	bne.n	8002d66 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	21e0      	movs	r1, #224	; 0xe0
 8002cec:	438a      	bics	r2, r1
 8002cee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	2382      	movs	r3, #130	; 0x82
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d113      	bne.n	8002d24 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	021b      	lsls	r3, r3, #8
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d005      	beq.n	8002d14 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d107      	bne.n	8002d24 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2140      	movs	r1, #64	; 0x40
 8002d20:	438a      	bics	r2, r1
 8002d22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d28:	2380      	movs	r3, #128	; 0x80
 8002d2a:	019b      	lsls	r3, r3, #6
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d110      	bne.n	8002d52 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	491a      	ldr	r1, [pc, #104]	; (8002da4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002d3c:	400a      	ands	r2, r1
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2180      	movs	r1, #128	; 0x80
 8002d4c:	0189      	lsls	r1, r1, #6
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	225d      	movs	r2, #93	; 0x5d
 8002d56:	2101      	movs	r1, #1
 8002d58:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	225c      	movs	r2, #92	; 0x5c
 8002d5e:	2100      	movs	r1, #0
 8002d60:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e017      	b.n	8002d96 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	3b01      	subs	r3, #1
 8002d74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	425a      	negs	r2, r3
 8002d86:	4153      	adcs	r3, r2
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	001a      	movs	r2, r3
 8002d8c:	1dfb      	adds	r3, r7, #7
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d197      	bne.n	8002cc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	0018      	movs	r0, r3
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	b008      	add	sp, #32
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	20000008 	.word	0x20000008
 8002da4:	ffffdfff 	.word	0xffffdfff

08002da8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	; 0x28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
 8002db4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002db6:	2317      	movs	r3, #23
 8002db8:	18fb      	adds	r3, r7, r3
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002dbe:	f7fe fa3b 	bl	8001238 <HAL_GetTick>
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc6:	1a9b      	subs	r3, r3, r2
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	18d3      	adds	r3, r2, r3
 8002dcc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002dce:	f7fe fa33 	bl	8001238 <HAL_GetTick>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	330c      	adds	r3, #12
 8002ddc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002dde:	4b41      	ldr	r3, [pc, #260]	; (8002ee4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	0013      	movs	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	189b      	adds	r3, r3, r2
 8002de8:	00da      	lsls	r2, r3, #3
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	0d1b      	lsrs	r3, r3, #20
 8002dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df0:	4353      	muls	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002df4:	e068      	b.n	8002ec8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	23c0      	movs	r3, #192	; 0xc0
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d10a      	bne.n	8002e16 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d107      	bne.n	8002e16 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	2117      	movs	r1, #23
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002e12:	187b      	adds	r3, r7, r1
 8002e14:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	d055      	beq.n	8002ec8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e1c:	f7fe fa0c 	bl	8001238 <HAL_GetTick>
 8002e20:	0002      	movs	r2, r0
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d902      	bls.n	8002e32 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d142      	bne.n	8002eb8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	21e0      	movs	r1, #224	; 0xe0
 8002e3e:	438a      	bics	r2, r1
 8002e40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	2382      	movs	r3, #130	; 0x82
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d113      	bne.n	8002e76 <SPI_WaitFifoStateUntilTimeout+0xce>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	021b      	lsls	r3, r3, #8
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d005      	beq.n	8002e66 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	2380      	movs	r3, #128	; 0x80
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d107      	bne.n	8002e76 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2140      	movs	r1, #64	; 0x40
 8002e72:	438a      	bics	r2, r1
 8002e74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e7a:	2380      	movs	r3, #128	; 0x80
 8002e7c:	019b      	lsls	r3, r3, #6
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d110      	bne.n	8002ea4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4916      	ldr	r1, [pc, #88]	; (8002ee8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002e8e:	400a      	ands	r2, r1
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2180      	movs	r1, #128	; 0x80
 8002e9e:	0189      	lsls	r1, r1, #6
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	225d      	movs	r2, #93	; 0x5d
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	225c      	movs	r2, #92	; 0x5c
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e010      	b.n	8002eda <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d18e      	bne.n	8002df6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	0018      	movs	r0, r3
 8002edc:	46bd      	mov	sp, r7
 8002ede:	b00a      	add	sp, #40	; 0x28
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	20000008 	.word	0x20000008
 8002ee8:	ffffdfff 	.word	0xffffdfff

08002eec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	23c0      	movs	r3, #192	; 0xc0
 8002efc:	0159      	lsls	r1, r3, #5
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	0013      	movs	r3, r2
 8002f06:	2200      	movs	r2, #0
 8002f08:	f7ff ff4e 	bl	8002da8 <SPI_WaitFifoStateUntilTimeout>
 8002f0c:	1e03      	subs	r3, r0, #0
 8002f0e:	d007      	beq.n	8002f20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f14:	2220      	movs	r2, #32
 8002f16:	431a      	orrs	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e027      	b.n	8002f70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f20:	68ba      	ldr	r2, [r7, #8]
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	0013      	movs	r3, r2
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2180      	movs	r1, #128	; 0x80
 8002f2e:	f7ff fead 	bl	8002c8c <SPI_WaitFlagStateUntilTimeout>
 8002f32:	1e03      	subs	r3, r0, #0
 8002f34:	d007      	beq.n	8002f46 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e014      	b.n	8002f70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	23c0      	movs	r3, #192	; 0xc0
 8002f4a:	00d9      	lsls	r1, r3, #3
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	0013      	movs	r3, r2
 8002f54:	2200      	movs	r2, #0
 8002f56:	f7ff ff27 	bl	8002da8 <SPI_WaitFifoStateUntilTimeout>
 8002f5a:	1e03      	subs	r3, r0, #0
 8002f5c:	d007      	beq.n	8002f6e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f62:	2220      	movs	r2, #32
 8002f64:	431a      	orrs	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e000      	b.n	8002f70 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	0018      	movs	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b004      	add	sp, #16
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e042      	b.n	8003010 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	223d      	movs	r2, #61	; 0x3d
 8002f8e:	5c9b      	ldrb	r3, [r3, r2]
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d107      	bne.n	8002fa6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	223c      	movs	r2, #60	; 0x3c
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f7fd ffe9 	bl	8000f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	223d      	movs	r2, #61	; 0x3d
 8002faa:	2102      	movs	r1, #2
 8002fac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3304      	adds	r3, #4
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	0010      	movs	r0, r2
 8002fba:	f000 fad7 	bl	800356c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2246      	movs	r2, #70	; 0x46
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	223e      	movs	r2, #62	; 0x3e
 8002fca:	2101      	movs	r1, #1
 8002fcc:	5499      	strb	r1, [r3, r2]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	223f      	movs	r2, #63	; 0x3f
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	5499      	strb	r1, [r3, r2]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2240      	movs	r2, #64	; 0x40
 8002fda:	2101      	movs	r1, #1
 8002fdc:	5499      	strb	r1, [r3, r2]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2241      	movs	r2, #65	; 0x41
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2242      	movs	r2, #66	; 0x42
 8002fea:	2101      	movs	r1, #1
 8002fec:	5499      	strb	r1, [r3, r2]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2243      	movs	r2, #67	; 0x43
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	5499      	strb	r1, [r3, r2]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2244      	movs	r2, #68	; 0x44
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	5499      	strb	r1, [r3, r2]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2245      	movs	r2, #69	; 0x45
 8003002:	2101      	movs	r1, #1
 8003004:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	223d      	movs	r2, #61	; 0x3d
 800300a:	2101      	movs	r1, #1
 800300c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	0018      	movs	r0, r3
 8003012:	46bd      	mov	sp, r7
 8003014:	b002      	add	sp, #8
 8003016:	bd80      	pop	{r7, pc}

08003018 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e042      	b.n	80030b0 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	223d      	movs	r2, #61	; 0x3d
 800302e:	5c9b      	ldrb	r3, [r3, r2]
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d107      	bne.n	8003046 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	223c      	movs	r2, #60	; 0x3c
 800303a:	2100      	movs	r1, #0
 800303c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	0018      	movs	r0, r3
 8003042:	f000 f839 	bl	80030b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	223d      	movs	r2, #61	; 0x3d
 800304a:	2102      	movs	r1, #2
 800304c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3304      	adds	r3, #4
 8003056:	0019      	movs	r1, r3
 8003058:	0010      	movs	r0, r2
 800305a:	f000 fa87 	bl	800356c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2246      	movs	r2, #70	; 0x46
 8003062:	2101      	movs	r1, #1
 8003064:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	223e      	movs	r2, #62	; 0x3e
 800306a:	2101      	movs	r1, #1
 800306c:	5499      	strb	r1, [r3, r2]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	223f      	movs	r2, #63	; 0x3f
 8003072:	2101      	movs	r1, #1
 8003074:	5499      	strb	r1, [r3, r2]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2240      	movs	r2, #64	; 0x40
 800307a:	2101      	movs	r1, #1
 800307c:	5499      	strb	r1, [r3, r2]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2241      	movs	r2, #65	; 0x41
 8003082:	2101      	movs	r1, #1
 8003084:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2242      	movs	r2, #66	; 0x42
 800308a:	2101      	movs	r1, #1
 800308c:	5499      	strb	r1, [r3, r2]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2243      	movs	r2, #67	; 0x43
 8003092:	2101      	movs	r1, #1
 8003094:	5499      	strb	r1, [r3, r2]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2244      	movs	r2, #68	; 0x44
 800309a:	2101      	movs	r1, #1
 800309c:	5499      	strb	r1, [r3, r2]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2245      	movs	r2, #69	; 0x45
 80030a2:	2101      	movs	r1, #1
 80030a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	223d      	movs	r2, #61	; 0x3d
 80030aa:	2101      	movs	r1, #1
 80030ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	0018      	movs	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b002      	add	sp, #8
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d108      	bne.n	80030ea <HAL_TIM_PWM_Start+0x22>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	223e      	movs	r2, #62	; 0x3e
 80030dc:	5c9b      	ldrb	r3, [r3, r2]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	1e5a      	subs	r2, r3, #1
 80030e4:	4193      	sbcs	r3, r2
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	e01f      	b.n	800312a <HAL_TIM_PWM_Start+0x62>
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d108      	bne.n	8003102 <HAL_TIM_PWM_Start+0x3a>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	223f      	movs	r2, #63	; 0x3f
 80030f4:	5c9b      	ldrb	r3, [r3, r2]
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	1e5a      	subs	r2, r3, #1
 80030fc:	4193      	sbcs	r3, r2
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	e013      	b.n	800312a <HAL_TIM_PWM_Start+0x62>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d108      	bne.n	800311a <HAL_TIM_PWM_Start+0x52>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2240      	movs	r2, #64	; 0x40
 800310c:	5c9b      	ldrb	r3, [r3, r2]
 800310e:	b2db      	uxtb	r3, r3
 8003110:	3b01      	subs	r3, #1
 8003112:	1e5a      	subs	r2, r3, #1
 8003114:	4193      	sbcs	r3, r2
 8003116:	b2db      	uxtb	r3, r3
 8003118:	e007      	b.n	800312a <HAL_TIM_PWM_Start+0x62>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2241      	movs	r2, #65	; 0x41
 800311e:	5c9b      	ldrb	r3, [r3, r2]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	3b01      	subs	r3, #1
 8003124:	1e5a      	subs	r2, r3, #1
 8003126:	4193      	sbcs	r3, r2
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e074      	b.n	800321c <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d104      	bne.n	8003142 <HAL_TIM_PWM_Start+0x7a>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	223e      	movs	r2, #62	; 0x3e
 800313c:	2102      	movs	r1, #2
 800313e:	5499      	strb	r1, [r3, r2]
 8003140:	e013      	b.n	800316a <HAL_TIM_PWM_Start+0xa2>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2b04      	cmp	r3, #4
 8003146:	d104      	bne.n	8003152 <HAL_TIM_PWM_Start+0x8a>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	223f      	movs	r2, #63	; 0x3f
 800314c:	2102      	movs	r1, #2
 800314e:	5499      	strb	r1, [r3, r2]
 8003150:	e00b      	b.n	800316a <HAL_TIM_PWM_Start+0xa2>
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	2b08      	cmp	r3, #8
 8003156:	d104      	bne.n	8003162 <HAL_TIM_PWM_Start+0x9a>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2240      	movs	r2, #64	; 0x40
 800315c:	2102      	movs	r1, #2
 800315e:	5499      	strb	r1, [r3, r2]
 8003160:	e003      	b.n	800316a <HAL_TIM_PWM_Start+0xa2>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2241      	movs	r2, #65	; 0x41
 8003166:	2102      	movs	r1, #2
 8003168:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6839      	ldr	r1, [r7, #0]
 8003170:	2201      	movs	r2, #1
 8003172:	0018      	movs	r0, r3
 8003174:	f000 fd10 	bl	8003b98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a29      	ldr	r2, [pc, #164]	; (8003224 <HAL_TIM_PWM_Start+0x15c>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d00e      	beq.n	80031a0 <HAL_TIM_PWM_Start+0xd8>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a28      	ldr	r2, [pc, #160]	; (8003228 <HAL_TIM_PWM_Start+0x160>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d009      	beq.n	80031a0 <HAL_TIM_PWM_Start+0xd8>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a26      	ldr	r2, [pc, #152]	; (800322c <HAL_TIM_PWM_Start+0x164>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d004      	beq.n	80031a0 <HAL_TIM_PWM_Start+0xd8>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a25      	ldr	r2, [pc, #148]	; (8003230 <HAL_TIM_PWM_Start+0x168>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d101      	bne.n	80031a4 <HAL_TIM_PWM_Start+0xdc>
 80031a0:	2301      	movs	r3, #1
 80031a2:	e000      	b.n	80031a6 <HAL_TIM_PWM_Start+0xde>
 80031a4:	2300      	movs	r3, #0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d008      	beq.n	80031bc <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2180      	movs	r1, #128	; 0x80
 80031b6:	0209      	lsls	r1, r1, #8
 80031b8:	430a      	orrs	r2, r1
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a18      	ldr	r2, [pc, #96]	; (8003224 <HAL_TIM_PWM_Start+0x15c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d00f      	beq.n	80031e6 <HAL_TIM_PWM_Start+0x11e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	2380      	movs	r3, #128	; 0x80
 80031cc:	05db      	lsls	r3, r3, #23
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d009      	beq.n	80031e6 <HAL_TIM_PWM_Start+0x11e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a17      	ldr	r2, [pc, #92]	; (8003234 <HAL_TIM_PWM_Start+0x16c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_TIM_PWM_Start+0x11e>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a11      	ldr	r2, [pc, #68]	; (8003228 <HAL_TIM_PWM_Start+0x160>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d111      	bne.n	800320a <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2207      	movs	r2, #7
 80031ee:	4013      	ands	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2b06      	cmp	r3, #6
 80031f6:	d010      	beq.n	800321a <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2101      	movs	r1, #1
 8003204:	430a      	orrs	r2, r1
 8003206:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003208:	e007      	b.n	800321a <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2101      	movs	r1, #1
 8003216:	430a      	orrs	r2, r1
 8003218:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	0018      	movs	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	b004      	add	sp, #16
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40012c00 	.word	0x40012c00
 8003228:	40014000 	.word	0x40014000
 800322c:	40014400 	.word	0x40014400
 8003230:	40014800 	.word	0x40014800
 8003234:	40000400 	.word	0x40000400

08003238 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003244:	2317      	movs	r3, #23
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	223c      	movs	r2, #60	; 0x3c
 8003250:	5c9b      	ldrb	r3, [r3, r2]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003256:	2302      	movs	r3, #2
 8003258:	e0ad      	b.n	80033b6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	223c      	movs	r2, #60	; 0x3c
 800325e:	2101      	movs	r1, #1
 8003260:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b0c      	cmp	r3, #12
 8003266:	d100      	bne.n	800326a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003268:	e076      	b.n	8003358 <HAL_TIM_PWM_ConfigChannel+0x120>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b0c      	cmp	r3, #12
 800326e:	d900      	bls.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003270:	e095      	b.n	800339e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b08      	cmp	r3, #8
 8003276:	d04e      	beq.n	8003316 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b08      	cmp	r3, #8
 800327c:	d900      	bls.n	8003280 <HAL_TIM_PWM_ConfigChannel+0x48>
 800327e:	e08e      	b.n	800339e <HAL_TIM_PWM_ConfigChannel+0x166>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b04      	cmp	r3, #4
 800328a:	d021      	beq.n	80032d0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800328c:	e087      	b.n	800339e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	0011      	movs	r1, r2
 8003296:	0018      	movs	r0, r3
 8003298:	f000 f9e8 	bl	800366c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	699a      	ldr	r2, [r3, #24]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2108      	movs	r1, #8
 80032a8:	430a      	orrs	r2, r1
 80032aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699a      	ldr	r2, [r3, #24]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2104      	movs	r1, #4
 80032b8:	438a      	bics	r2, r1
 80032ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6999      	ldr	r1, [r3, #24]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	619a      	str	r2, [r3, #24]
      break;
 80032ce:	e06b      	b.n	80033a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	0011      	movs	r1, r2
 80032d8:	0018      	movs	r0, r3
 80032da:	f000 fa4f 	bl	800377c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	699a      	ldr	r2, [r3, #24]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2180      	movs	r1, #128	; 0x80
 80032ea:	0109      	lsls	r1, r1, #4
 80032ec:	430a      	orrs	r2, r1
 80032ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	699a      	ldr	r2, [r3, #24]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4931      	ldr	r1, [pc, #196]	; (80033c0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80032fc:	400a      	ands	r2, r1
 80032fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6999      	ldr	r1, [r3, #24]
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	021a      	lsls	r2, r3, #8
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	619a      	str	r2, [r3, #24]
      break;
 8003314:	e048      	b.n	80033a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	0011      	movs	r1, r2
 800331e:	0018      	movs	r0, r3
 8003320:	f000 fab0 	bl	8003884 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	69da      	ldr	r2, [r3, #28]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2108      	movs	r1, #8
 8003330:	430a      	orrs	r2, r1
 8003332:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	69da      	ldr	r2, [r3, #28]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2104      	movs	r1, #4
 8003340:	438a      	bics	r2, r1
 8003342:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69d9      	ldr	r1, [r3, #28]
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	691a      	ldr	r2, [r3, #16]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	61da      	str	r2, [r3, #28]
      break;
 8003356:	e027      	b.n	80033a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	0011      	movs	r1, r2
 8003360:	0018      	movs	r0, r3
 8003362:	f000 fb15 	bl	8003990 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	69da      	ldr	r2, [r3, #28]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2180      	movs	r1, #128	; 0x80
 8003372:	0109      	lsls	r1, r1, #4
 8003374:	430a      	orrs	r2, r1
 8003376:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	69da      	ldr	r2, [r3, #28]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	490f      	ldr	r1, [pc, #60]	; (80033c0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003384:	400a      	ands	r2, r1
 8003386:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	69d9      	ldr	r1, [r3, #28]
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	021a      	lsls	r2, r3, #8
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	61da      	str	r2, [r3, #28]
      break;
 800339c:	e004      	b.n	80033a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800339e:	2317      	movs	r3, #23
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	2201      	movs	r2, #1
 80033a4:	701a      	strb	r2, [r3, #0]
      break;
 80033a6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	223c      	movs	r2, #60	; 0x3c
 80033ac:	2100      	movs	r1, #0
 80033ae:	5499      	strb	r1, [r3, r2]

  return status;
 80033b0:	2317      	movs	r3, #23
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	781b      	ldrb	r3, [r3, #0]
}
 80033b6:	0018      	movs	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	b006      	add	sp, #24
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	fffffbff 	.word	0xfffffbff

080033c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ce:	230f      	movs	r3, #15
 80033d0:	18fb      	adds	r3, r7, r3
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	223c      	movs	r2, #60	; 0x3c
 80033da:	5c9b      	ldrb	r3, [r3, r2]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <HAL_TIM_ConfigClockSource+0x20>
 80033e0:	2302      	movs	r3, #2
 80033e2:	e0bc      	b.n	800355e <HAL_TIM_ConfigClockSource+0x19a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	223c      	movs	r2, #60	; 0x3c
 80033e8:	2101      	movs	r1, #1
 80033ea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	223d      	movs	r2, #61	; 0x3d
 80033f0:	2102      	movs	r1, #2
 80033f2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2277      	movs	r2, #119	; 0x77
 8003400:	4393      	bics	r3, r2
 8003402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	4a58      	ldr	r2, [pc, #352]	; (8003568 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003408:	4013      	ands	r3, r2
 800340a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2280      	movs	r2, #128	; 0x80
 800341a:	0192      	lsls	r2, r2, #6
 800341c:	4293      	cmp	r3, r2
 800341e:	d040      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0xde>
 8003420:	2280      	movs	r2, #128	; 0x80
 8003422:	0192      	lsls	r2, r2, #6
 8003424:	4293      	cmp	r3, r2
 8003426:	d900      	bls.n	800342a <HAL_TIM_ConfigClockSource+0x66>
 8003428:	e088      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 800342a:	2280      	movs	r2, #128	; 0x80
 800342c:	0152      	lsls	r2, r2, #5
 800342e:	4293      	cmp	r3, r2
 8003430:	d100      	bne.n	8003434 <HAL_TIM_ConfigClockSource+0x70>
 8003432:	e088      	b.n	8003546 <HAL_TIM_ConfigClockSource+0x182>
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	0152      	lsls	r2, r2, #5
 8003438:	4293      	cmp	r3, r2
 800343a:	d900      	bls.n	800343e <HAL_TIM_ConfigClockSource+0x7a>
 800343c:	e07e      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 800343e:	2b70      	cmp	r3, #112	; 0x70
 8003440:	d018      	beq.n	8003474 <HAL_TIM_ConfigClockSource+0xb0>
 8003442:	d900      	bls.n	8003446 <HAL_TIM_ConfigClockSource+0x82>
 8003444:	e07a      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 8003446:	2b60      	cmp	r3, #96	; 0x60
 8003448:	d04f      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x126>
 800344a:	d900      	bls.n	800344e <HAL_TIM_ConfigClockSource+0x8a>
 800344c:	e076      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 800344e:	2b50      	cmp	r3, #80	; 0x50
 8003450:	d03b      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x106>
 8003452:	d900      	bls.n	8003456 <HAL_TIM_ConfigClockSource+0x92>
 8003454:	e072      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 8003456:	2b40      	cmp	r3, #64	; 0x40
 8003458:	d057      	beq.n	800350a <HAL_TIM_ConfigClockSource+0x146>
 800345a:	d900      	bls.n	800345e <HAL_TIM_ConfigClockSource+0x9a>
 800345c:	e06e      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 800345e:	2b30      	cmp	r3, #48	; 0x30
 8003460:	d063      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x166>
 8003462:	d86b      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 8003464:	2b20      	cmp	r3, #32
 8003466:	d060      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x166>
 8003468:	d868      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x178>
 800346a:	2b00      	cmp	r3, #0
 800346c:	d05d      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x166>
 800346e:	2b10      	cmp	r3, #16
 8003470:	d05b      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x166>
 8003472:	e063      	b.n	800353c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	6899      	ldr	r1, [r3, #8]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f000 fb68 	bl	8003b58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2277      	movs	r2, #119	; 0x77
 8003494:	4313      	orrs	r3, r2
 8003496:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	609a      	str	r2, [r3, #8]
      break;
 80034a0:	e052      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6899      	ldr	r1, [r3, #8]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f000 fb51 	bl	8003b58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2180      	movs	r1, #128	; 0x80
 80034c2:	01c9      	lsls	r1, r1, #7
 80034c4:	430a      	orrs	r2, r1
 80034c6:	609a      	str	r2, [r3, #8]
      break;
 80034c8:	e03e      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	6859      	ldr	r1, [r3, #4]
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	001a      	movs	r2, r3
 80034d8:	f000 fac4 	bl	8003a64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2150      	movs	r1, #80	; 0x50
 80034e2:	0018      	movs	r0, r3
 80034e4:	f000 fb1e 	bl	8003b24 <TIM_ITRx_SetConfig>
      break;
 80034e8:	e02e      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6818      	ldr	r0, [r3, #0]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	6859      	ldr	r1, [r3, #4]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	001a      	movs	r2, r3
 80034f8:	f000 fae2 	bl	8003ac0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2160      	movs	r1, #96	; 0x60
 8003502:	0018      	movs	r0, r3
 8003504:	f000 fb0e 	bl	8003b24 <TIM_ITRx_SetConfig>
      break;
 8003508:	e01e      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	6859      	ldr	r1, [r3, #4]
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	001a      	movs	r2, r3
 8003518:	f000 faa4 	bl	8003a64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2140      	movs	r1, #64	; 0x40
 8003522:	0018      	movs	r0, r3
 8003524:	f000 fafe 	bl	8003b24 <TIM_ITRx_SetConfig>
      break;
 8003528:	e00e      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	0019      	movs	r1, r3
 8003534:	0010      	movs	r0, r2
 8003536:	f000 faf5 	bl	8003b24 <TIM_ITRx_SetConfig>
      break;
 800353a:	e005      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800353c:	230f      	movs	r3, #15
 800353e:	18fb      	adds	r3, r7, r3
 8003540:	2201      	movs	r2, #1
 8003542:	701a      	strb	r2, [r3, #0]
      break;
 8003544:	e000      	b.n	8003548 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003546:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	223d      	movs	r2, #61	; 0x3d
 800354c:	2101      	movs	r1, #1
 800354e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	223c      	movs	r2, #60	; 0x3c
 8003554:	2100      	movs	r1, #0
 8003556:	5499      	strb	r1, [r3, r2]

  return status;
 8003558:	230f      	movs	r3, #15
 800355a:	18fb      	adds	r3, r7, r3
 800355c:	781b      	ldrb	r3, [r3, #0]
}
 800355e:	0018      	movs	r0, r3
 8003560:	46bd      	mov	sp, r7
 8003562:	b004      	add	sp, #16
 8003564:	bd80      	pop	{r7, pc}
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	ffff00ff 	.word	0xffff00ff

0800356c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a34      	ldr	r2, [pc, #208]	; (8003650 <TIM_Base_SetConfig+0xe4>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d008      	beq.n	8003596 <TIM_Base_SetConfig+0x2a>
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	05db      	lsls	r3, r3, #23
 800358a:	429a      	cmp	r2, r3
 800358c:	d003      	beq.n	8003596 <TIM_Base_SetConfig+0x2a>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a30      	ldr	r2, [pc, #192]	; (8003654 <TIM_Base_SetConfig+0xe8>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d108      	bne.n	80035a8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2270      	movs	r2, #112	; 0x70
 800359a:	4393      	bics	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a29      	ldr	r2, [pc, #164]	; (8003650 <TIM_Base_SetConfig+0xe4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d018      	beq.n	80035e2 <TIM_Base_SetConfig+0x76>
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	2380      	movs	r3, #128	; 0x80
 80035b4:	05db      	lsls	r3, r3, #23
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d013      	beq.n	80035e2 <TIM_Base_SetConfig+0x76>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a25      	ldr	r2, [pc, #148]	; (8003654 <TIM_Base_SetConfig+0xe8>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d00f      	beq.n	80035e2 <TIM_Base_SetConfig+0x76>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a24      	ldr	r2, [pc, #144]	; (8003658 <TIM_Base_SetConfig+0xec>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d00b      	beq.n	80035e2 <TIM_Base_SetConfig+0x76>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a23      	ldr	r2, [pc, #140]	; (800365c <TIM_Base_SetConfig+0xf0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d007      	beq.n	80035e2 <TIM_Base_SetConfig+0x76>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a22      	ldr	r2, [pc, #136]	; (8003660 <TIM_Base_SetConfig+0xf4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d003      	beq.n	80035e2 <TIM_Base_SetConfig+0x76>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a21      	ldr	r2, [pc, #132]	; (8003664 <TIM_Base_SetConfig+0xf8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d108      	bne.n	80035f4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4a20      	ldr	r2, [pc, #128]	; (8003668 <TIM_Base_SetConfig+0xfc>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2280      	movs	r2, #128	; 0x80
 80035f8:	4393      	bics	r3, r2
 80035fa:	001a      	movs	r2, r3
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a0c      	ldr	r2, [pc, #48]	; (8003650 <TIM_Base_SetConfig+0xe4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00b      	beq.n	800363a <TIM_Base_SetConfig+0xce>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a0d      	ldr	r2, [pc, #52]	; (800365c <TIM_Base_SetConfig+0xf0>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d007      	beq.n	800363a <TIM_Base_SetConfig+0xce>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a0c      	ldr	r2, [pc, #48]	; (8003660 <TIM_Base_SetConfig+0xf4>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d003      	beq.n	800363a <TIM_Base_SetConfig+0xce>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a0b      	ldr	r2, [pc, #44]	; (8003664 <TIM_Base_SetConfig+0xf8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d103      	bne.n	8003642 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	691a      	ldr	r2, [r3, #16]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	615a      	str	r2, [r3, #20]
}
 8003648:	46c0      	nop			; (mov r8, r8)
 800364a:	46bd      	mov	sp, r7
 800364c:	b004      	add	sp, #16
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40012c00 	.word	0x40012c00
 8003654:	40000400 	.word	0x40000400
 8003658:	40002000 	.word	0x40002000
 800365c:	40014000 	.word	0x40014000
 8003660:	40014400 	.word	0x40014400
 8003664:	40014800 	.word	0x40014800
 8003668:	fffffcff 	.word	0xfffffcff

0800366c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	2201      	movs	r2, #1
 800367c:	4393      	bics	r3, r2
 800367e:	001a      	movs	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2270      	movs	r2, #112	; 0x70
 800369a:	4393      	bics	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2203      	movs	r2, #3
 80036a2:	4393      	bics	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	2202      	movs	r2, #2
 80036b4:	4393      	bics	r3, r2
 80036b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	697a      	ldr	r2, [r7, #20]
 80036be:	4313      	orrs	r3, r2
 80036c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a27      	ldr	r2, [pc, #156]	; (8003764 <TIM_OC1_SetConfig+0xf8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d00b      	beq.n	80036e2 <TIM_OC1_SetConfig+0x76>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a26      	ldr	r2, [pc, #152]	; (8003768 <TIM_OC1_SetConfig+0xfc>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d007      	beq.n	80036e2 <TIM_OC1_SetConfig+0x76>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a25      	ldr	r2, [pc, #148]	; (800376c <TIM_OC1_SetConfig+0x100>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d003      	beq.n	80036e2 <TIM_OC1_SetConfig+0x76>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a24      	ldr	r2, [pc, #144]	; (8003770 <TIM_OC1_SetConfig+0x104>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d10c      	bne.n	80036fc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2208      	movs	r2, #8
 80036e6:	4393      	bics	r3, r2
 80036e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	2204      	movs	r2, #4
 80036f8:	4393      	bics	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a19      	ldr	r2, [pc, #100]	; (8003764 <TIM_OC1_SetConfig+0xf8>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d00b      	beq.n	800371c <TIM_OC1_SetConfig+0xb0>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a18      	ldr	r2, [pc, #96]	; (8003768 <TIM_OC1_SetConfig+0xfc>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d007      	beq.n	800371c <TIM_OC1_SetConfig+0xb0>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a17      	ldr	r2, [pc, #92]	; (800376c <TIM_OC1_SetConfig+0x100>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d003      	beq.n	800371c <TIM_OC1_SetConfig+0xb0>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a16      	ldr	r2, [pc, #88]	; (8003770 <TIM_OC1_SetConfig+0x104>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d111      	bne.n	8003740 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4a15      	ldr	r2, [pc, #84]	; (8003774 <TIM_OC1_SetConfig+0x108>)
 8003720:	4013      	ands	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	4a14      	ldr	r2, [pc, #80]	; (8003778 <TIM_OC1_SetConfig+0x10c>)
 8003728:	4013      	ands	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	4313      	orrs	r3, r2
 8003734:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	621a      	str	r2, [r3, #32]
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b006      	add	sp, #24
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	40012c00 	.word	0x40012c00
 8003768:	40014000 	.word	0x40014000
 800376c:	40014400 	.word	0x40014400
 8003770:	40014800 	.word	0x40014800
 8003774:	fffffeff 	.word	0xfffffeff
 8003778:	fffffdff 	.word	0xfffffdff

0800377c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	2210      	movs	r2, #16
 800378c:	4393      	bics	r3, r2
 800378e:	001a      	movs	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4a2e      	ldr	r2, [pc, #184]	; (8003864 <TIM_OC2_SetConfig+0xe8>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a2d      	ldr	r2, [pc, #180]	; (8003868 <TIM_OC2_SetConfig+0xec>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2220      	movs	r2, #32
 80037c6:	4393      	bics	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a24      	ldr	r2, [pc, #144]	; (800386c <TIM_OC2_SetConfig+0xf0>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d10d      	bne.n	80037fa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2280      	movs	r2, #128	; 0x80
 80037e2:	4393      	bics	r3, r2
 80037e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2240      	movs	r2, #64	; 0x40
 80037f6:	4393      	bics	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a1b      	ldr	r2, [pc, #108]	; (800386c <TIM_OC2_SetConfig+0xf0>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d00b      	beq.n	800381a <TIM_OC2_SetConfig+0x9e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a1a      	ldr	r2, [pc, #104]	; (8003870 <TIM_OC2_SetConfig+0xf4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d007      	beq.n	800381a <TIM_OC2_SetConfig+0x9e>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a19      	ldr	r2, [pc, #100]	; (8003874 <TIM_OC2_SetConfig+0xf8>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d003      	beq.n	800381a <TIM_OC2_SetConfig+0x9e>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a18      	ldr	r2, [pc, #96]	; (8003878 <TIM_OC2_SetConfig+0xfc>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d113      	bne.n	8003842 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4a17      	ldr	r2, [pc, #92]	; (800387c <TIM_OC2_SetConfig+0x100>)
 800381e:	4013      	ands	r3, r2
 8003820:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	4a16      	ldr	r2, [pc, #88]	; (8003880 <TIM_OC2_SetConfig+0x104>)
 8003826:	4013      	ands	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4313      	orrs	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	4313      	orrs	r3, r2
 8003840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685a      	ldr	r2, [r3, #4]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	621a      	str	r2, [r3, #32]
}
 800385c:	46c0      	nop			; (mov r8, r8)
 800385e:	46bd      	mov	sp, r7
 8003860:	b006      	add	sp, #24
 8003862:	bd80      	pop	{r7, pc}
 8003864:	ffff8fff 	.word	0xffff8fff
 8003868:	fffffcff 	.word	0xfffffcff
 800386c:	40012c00 	.word	0x40012c00
 8003870:	40014000 	.word	0x40014000
 8003874:	40014400 	.word	0x40014400
 8003878:	40014800 	.word	0x40014800
 800387c:	fffffbff 	.word	0xfffffbff
 8003880:	fffff7ff 	.word	0xfffff7ff

08003884 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	4a35      	ldr	r2, [pc, #212]	; (8003968 <TIM_OC3_SetConfig+0xe4>)
 8003894:	401a      	ands	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2270      	movs	r2, #112	; 0x70
 80038b0:	4393      	bics	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2203      	movs	r2, #3
 80038b8:	4393      	bics	r3, r2
 80038ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	4a28      	ldr	r2, [pc, #160]	; (800396c <TIM_OC3_SetConfig+0xe8>)
 80038ca:	4013      	ands	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	021b      	lsls	r3, r3, #8
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a24      	ldr	r2, [pc, #144]	; (8003970 <TIM_OC3_SetConfig+0xec>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d10d      	bne.n	80038fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	4a23      	ldr	r2, [pc, #140]	; (8003974 <TIM_OC3_SetConfig+0xf0>)
 80038e6:	4013      	ands	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	021b      	lsls	r3, r3, #8
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	4a1f      	ldr	r2, [pc, #124]	; (8003978 <TIM_OC3_SetConfig+0xf4>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a1b      	ldr	r2, [pc, #108]	; (8003970 <TIM_OC3_SetConfig+0xec>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d00b      	beq.n	800391e <TIM_OC3_SetConfig+0x9a>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a1c      	ldr	r2, [pc, #112]	; (800397c <TIM_OC3_SetConfig+0xf8>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d007      	beq.n	800391e <TIM_OC3_SetConfig+0x9a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a1b      	ldr	r2, [pc, #108]	; (8003980 <TIM_OC3_SetConfig+0xfc>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d003      	beq.n	800391e <TIM_OC3_SetConfig+0x9a>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a1a      	ldr	r2, [pc, #104]	; (8003984 <TIM_OC3_SetConfig+0x100>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d113      	bne.n	8003946 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	4a19      	ldr	r2, [pc, #100]	; (8003988 <TIM_OC3_SetConfig+0x104>)
 8003922:	4013      	ands	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	4a18      	ldr	r2, [pc, #96]	; (800398c <TIM_OC3_SetConfig+0x108>)
 800392a:	4013      	ands	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	621a      	str	r2, [r3, #32]
}
 8003960:	46c0      	nop			; (mov r8, r8)
 8003962:	46bd      	mov	sp, r7
 8003964:	b006      	add	sp, #24
 8003966:	bd80      	pop	{r7, pc}
 8003968:	fffffeff 	.word	0xfffffeff
 800396c:	fffffdff 	.word	0xfffffdff
 8003970:	40012c00 	.word	0x40012c00
 8003974:	fffff7ff 	.word	0xfffff7ff
 8003978:	fffffbff 	.word	0xfffffbff
 800397c:	40014000 	.word	0x40014000
 8003980:	40014400 	.word	0x40014400
 8003984:	40014800 	.word	0x40014800
 8003988:	ffffefff 	.word	0xffffefff
 800398c:	ffffdfff 	.word	0xffffdfff

08003990 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	4a28      	ldr	r2, [pc, #160]	; (8003a40 <TIM_OC4_SetConfig+0xb0>)
 80039a0:	401a      	ands	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4a22      	ldr	r2, [pc, #136]	; (8003a44 <TIM_OC4_SetConfig+0xb4>)
 80039bc:	4013      	ands	r3, r2
 80039be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4a21      	ldr	r2, [pc, #132]	; (8003a48 <TIM_OC4_SetConfig+0xb8>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	021b      	lsls	r3, r3, #8
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	4a1d      	ldr	r2, [pc, #116]	; (8003a4c <TIM_OC4_SetConfig+0xbc>)
 80039d8:	4013      	ands	r3, r2
 80039da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	031b      	lsls	r3, r3, #12
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a19      	ldr	r2, [pc, #100]	; (8003a50 <TIM_OC4_SetConfig+0xc0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d00b      	beq.n	8003a08 <TIM_OC4_SetConfig+0x78>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a18      	ldr	r2, [pc, #96]	; (8003a54 <TIM_OC4_SetConfig+0xc4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d007      	beq.n	8003a08 <TIM_OC4_SetConfig+0x78>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a17      	ldr	r2, [pc, #92]	; (8003a58 <TIM_OC4_SetConfig+0xc8>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d003      	beq.n	8003a08 <TIM_OC4_SetConfig+0x78>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a16      	ldr	r2, [pc, #88]	; (8003a5c <TIM_OC4_SetConfig+0xcc>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d109      	bne.n	8003a1c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	4a15      	ldr	r2, [pc, #84]	; (8003a60 <TIM_OC4_SetConfig+0xd0>)
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	019b      	lsls	r3, r3, #6
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	621a      	str	r2, [r3, #32]
}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	b006      	add	sp, #24
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	ffffefff 	.word	0xffffefff
 8003a44:	ffff8fff 	.word	0xffff8fff
 8003a48:	fffffcff 	.word	0xfffffcff
 8003a4c:	ffffdfff 	.word	0xffffdfff
 8003a50:	40012c00 	.word	0x40012c00
 8003a54:	40014000 	.word	0x40014000
 8003a58:	40014400 	.word	0x40014400
 8003a5c:	40014800 	.word	0x40014800
 8003a60:	ffffbfff 	.word	0xffffbfff

08003a64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a1b      	ldr	r3, [r3, #32]
 8003a74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	4393      	bics	r3, r2
 8003a7e:	001a      	movs	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	22f0      	movs	r2, #240	; 0xf0
 8003a8e:	4393      	bics	r3, r2
 8003a90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	220a      	movs	r2, #10
 8003aa0:	4393      	bics	r3, r2
 8003aa2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	621a      	str	r2, [r3, #32]
}
 8003ab8:	46c0      	nop			; (mov r8, r8)
 8003aba:	46bd      	mov	sp, r7
 8003abc:	b006      	add	sp, #24
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	2210      	movs	r2, #16
 8003ad2:	4393      	bics	r3, r2
 8003ad4:	001a      	movs	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	4a0d      	ldr	r2, [pc, #52]	; (8003b20 <TIM_TI2_ConfigInputStage+0x60>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	031b      	lsls	r3, r3, #12
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	22a0      	movs	r2, #160	; 0xa0
 8003afc:	4393      	bics	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	621a      	str	r2, [r3, #32]
}
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	b006      	add	sp, #24
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	46c0      	nop			; (mov r8, r8)
 8003b20:	ffff0fff 	.word	0xffff0fff

08003b24 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2270      	movs	r2, #112	; 0x70
 8003b38:	4393      	bics	r3, r2
 8003b3a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	2207      	movs	r2, #7
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	609a      	str	r2, [r3, #8]
}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	46bd      	mov	sp, r7
 8003b52:	b004      	add	sp, #16
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
 8003b64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	4a09      	ldr	r2, [pc, #36]	; (8003b94 <TIM_ETR_SetConfig+0x3c>)
 8003b70:	4013      	ands	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	021a      	lsls	r2, r3, #8
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	609a      	str	r2, [r3, #8]
}
 8003b8c:	46c0      	nop			; (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b006      	add	sp, #24
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	ffff00ff 	.word	0xffff00ff

08003b98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	221f      	movs	r2, #31
 8003ba8:	4013      	ands	r3, r2
 8003baa:	2201      	movs	r2, #1
 8003bac:	409a      	lsls	r2, r3
 8003bae:	0013      	movs	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	43d2      	mvns	r2, r2
 8003bba:	401a      	ands	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6a1a      	ldr	r2, [r3, #32]
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	211f      	movs	r1, #31
 8003bc8:	400b      	ands	r3, r1
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	4099      	lsls	r1, r3
 8003bce:	000b      	movs	r3, r1
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	621a      	str	r2, [r3, #32]
}
 8003bd6:	46c0      	nop			; (mov r8, r8)
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	b006      	add	sp, #24
 8003bdc:	bd80      	pop	{r7, pc}
	...

08003be0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	223c      	movs	r2, #60	; 0x3c
 8003bee:	5c9b      	ldrb	r3, [r3, r2]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d101      	bne.n	8003bf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e047      	b.n	8003c88 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	223c      	movs	r2, #60	; 0x3c
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	223d      	movs	r2, #61	; 0x3d
 8003c04:	2102      	movs	r1, #2
 8003c06:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2270      	movs	r2, #112	; 0x70
 8003c1c:	4393      	bics	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a16      	ldr	r2, [pc, #88]	; (8003c90 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d00f      	beq.n	8003c5c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	2380      	movs	r3, #128	; 0x80
 8003c42:	05db      	lsls	r3, r3, #23
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d009      	beq.n	8003c5c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a11      	ldr	r2, [pc, #68]	; (8003c94 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d004      	beq.n	8003c5c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a10      	ldr	r2, [pc, #64]	; (8003c98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d10c      	bne.n	8003c76 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2280      	movs	r2, #128	; 0x80
 8003c60:	4393      	bics	r3, r2
 8003c62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	223d      	movs	r2, #61	; 0x3d
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	223c      	movs	r2, #60	; 0x3c
 8003c82:	2100      	movs	r1, #0
 8003c84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	0018      	movs	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b004      	add	sp, #16
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40012c00 	.word	0x40012c00
 8003c94:	40000400 	.word	0x40000400
 8003c98:	40014000 	.word	0x40014000

08003c9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	223c      	movs	r2, #60	; 0x3c
 8003cae:	5c9b      	ldrb	r3, [r3, r2]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	e03e      	b.n	8003d36 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	223c      	movs	r2, #60	; 0x3c
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	22ff      	movs	r2, #255	; 0xff
 8003cc4:	4393      	bics	r3, r2
 8003cc6:	001a      	movs	r2, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4a1b      	ldr	r2, [pc, #108]	; (8003d40 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003cd4:	401a      	ands	r2, r3
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4a18      	ldr	r2, [pc, #96]	; (8003d44 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003ce2:	401a      	ands	r2, r3
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	4a16      	ldr	r2, [pc, #88]	; (8003d48 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003cf0:	401a      	ands	r2, r3
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4a13      	ldr	r2, [pc, #76]	; (8003d4c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003cfe:	401a      	ands	r2, r3
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4a11      	ldr	r2, [pc, #68]	; (8003d50 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003d0c:	401a      	ands	r2, r3
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	4a0e      	ldr	r2, [pc, #56]	; (8003d54 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003d1a:	401a      	ands	r2, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	223c      	movs	r2, #60	; 0x3c
 8003d30:	2100      	movs	r1, #0
 8003d32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	0018      	movs	r0, r3
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	b004      	add	sp, #16
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	fffffcff 	.word	0xfffffcff
 8003d44:	fffffbff 	.word	0xfffffbff
 8003d48:	fffff7ff 	.word	0xfffff7ff
 8003d4c:	ffffefff 	.word	0xffffefff
 8003d50:	ffffdfff 	.word	0xffffdfff
 8003d54:	ffffbfff 	.word	0xffffbfff

08003d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e044      	b.n	8003df4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d107      	bne.n	8003d82 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2274      	movs	r2, #116	; 0x74
 8003d76:	2100      	movs	r1, #0
 8003d78:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f7fd f98b 	bl	8001098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2224      	movs	r2, #36	; 0x24
 8003d86:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2101      	movs	r1, #1
 8003d94:	438a      	bics	r2, r1
 8003d96:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	0018      	movs	r0, r3
 8003d9c:	f000 f830 	bl	8003e00 <UART_SetConfig>
 8003da0:	0003      	movs	r3, r0
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d101      	bne.n	8003daa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e024      	b.n	8003df4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	0018      	movs	r0, r3
 8003db6:	f000 f9ab 	bl	8004110 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	490d      	ldr	r1, [pc, #52]	; (8003dfc <HAL_UART_Init+0xa4>)
 8003dc6:	400a      	ands	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	212a      	movs	r1, #42	; 0x2a
 8003dd6:	438a      	bics	r2, r1
 8003dd8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2101      	movs	r1, #1
 8003de6:	430a      	orrs	r2, r1
 8003de8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	0018      	movs	r0, r3
 8003dee:	f000 fa43 	bl	8004278 <UART_CheckIdleState>
 8003df2:	0003      	movs	r3, r0
}
 8003df4:	0018      	movs	r0, r3
 8003df6:	46bd      	mov	sp, r7
 8003df8:	b002      	add	sp, #8
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	ffffb7ff 	.word	0xffffb7ff

08003e00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b088      	sub	sp, #32
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e08:	231e      	movs	r3, #30
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4aaf      	ldr	r2, [pc, #700]	; (80040ec <UART_SetConfig+0x2ec>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	0019      	movs	r1, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	4aaa      	ldr	r2, [pc, #680]	; (80040f0 <UART_SetConfig+0x2f0>)
 8003e46:	4013      	ands	r3, r2
 8003e48:	0019      	movs	r1, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	4aa1      	ldr	r2, [pc, #644]	; (80040f4 <UART_SetConfig+0x2f4>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	0019      	movs	r1, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a9d      	ldr	r2, [pc, #628]	; (80040f8 <UART_SetConfig+0x2f8>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d127      	bne.n	8003ed6 <UART_SetConfig+0xd6>
 8003e86:	4b9d      	ldr	r3, [pc, #628]	; (80040fc <UART_SetConfig+0x2fc>)
 8003e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8a:	2203      	movs	r2, #3
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d00d      	beq.n	8003eae <UART_SetConfig+0xae>
 8003e92:	d81b      	bhi.n	8003ecc <UART_SetConfig+0xcc>
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d014      	beq.n	8003ec2 <UART_SetConfig+0xc2>
 8003e98:	d818      	bhi.n	8003ecc <UART_SetConfig+0xcc>
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <UART_SetConfig+0xa4>
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d00a      	beq.n	8003eb8 <UART_SetConfig+0xb8>
 8003ea2:	e013      	b.n	8003ecc <UART_SetConfig+0xcc>
 8003ea4:	231f      	movs	r3, #31
 8003ea6:	18fb      	adds	r3, r7, r3
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	e065      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003eae:	231f      	movs	r3, #31
 8003eb0:	18fb      	adds	r3, r7, r3
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	701a      	strb	r2, [r3, #0]
 8003eb6:	e060      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003eb8:	231f      	movs	r3, #31
 8003eba:	18fb      	adds	r3, r7, r3
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	701a      	strb	r2, [r3, #0]
 8003ec0:	e05b      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003ec2:	231f      	movs	r3, #31
 8003ec4:	18fb      	adds	r3, r7, r3
 8003ec6:	2208      	movs	r2, #8
 8003ec8:	701a      	strb	r2, [r3, #0]
 8003eca:	e056      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003ecc:	231f      	movs	r3, #31
 8003ece:	18fb      	adds	r3, r7, r3
 8003ed0:	2210      	movs	r2, #16
 8003ed2:	701a      	strb	r2, [r3, #0]
 8003ed4:	e051      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a89      	ldr	r2, [pc, #548]	; (8004100 <UART_SetConfig+0x300>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d134      	bne.n	8003f4a <UART_SetConfig+0x14a>
 8003ee0:	4b86      	ldr	r3, [pc, #536]	; (80040fc <UART_SetConfig+0x2fc>)
 8003ee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ee4:	23c0      	movs	r3, #192	; 0xc0
 8003ee6:	029b      	lsls	r3, r3, #10
 8003ee8:	4013      	ands	r3, r2
 8003eea:	22c0      	movs	r2, #192	; 0xc0
 8003eec:	0292      	lsls	r2, r2, #10
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d017      	beq.n	8003f22 <UART_SetConfig+0x122>
 8003ef2:	22c0      	movs	r2, #192	; 0xc0
 8003ef4:	0292      	lsls	r2, r2, #10
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d822      	bhi.n	8003f40 <UART_SetConfig+0x140>
 8003efa:	2280      	movs	r2, #128	; 0x80
 8003efc:	0292      	lsls	r2, r2, #10
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d019      	beq.n	8003f36 <UART_SetConfig+0x136>
 8003f02:	2280      	movs	r2, #128	; 0x80
 8003f04:	0292      	lsls	r2, r2, #10
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d81a      	bhi.n	8003f40 <UART_SetConfig+0x140>
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d004      	beq.n	8003f18 <UART_SetConfig+0x118>
 8003f0e:	2280      	movs	r2, #128	; 0x80
 8003f10:	0252      	lsls	r2, r2, #9
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d00a      	beq.n	8003f2c <UART_SetConfig+0x12c>
 8003f16:	e013      	b.n	8003f40 <UART_SetConfig+0x140>
 8003f18:	231f      	movs	r3, #31
 8003f1a:	18fb      	adds	r3, r7, r3
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	701a      	strb	r2, [r3, #0]
 8003f20:	e02b      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f22:	231f      	movs	r3, #31
 8003f24:	18fb      	adds	r3, r7, r3
 8003f26:	2202      	movs	r2, #2
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	e026      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f2c:	231f      	movs	r3, #31
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	2204      	movs	r2, #4
 8003f32:	701a      	strb	r2, [r3, #0]
 8003f34:	e021      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f36:	231f      	movs	r3, #31
 8003f38:	18fb      	adds	r3, r7, r3
 8003f3a:	2208      	movs	r2, #8
 8003f3c:	701a      	strb	r2, [r3, #0]
 8003f3e:	e01c      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f40:	231f      	movs	r3, #31
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	2210      	movs	r2, #16
 8003f46:	701a      	strb	r2, [r3, #0]
 8003f48:	e017      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a6d      	ldr	r2, [pc, #436]	; (8004104 <UART_SetConfig+0x304>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d104      	bne.n	8003f5e <UART_SetConfig+0x15e>
 8003f54:	231f      	movs	r3, #31
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]
 8003f5c:	e00d      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a69      	ldr	r2, [pc, #420]	; (8004108 <UART_SetConfig+0x308>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d104      	bne.n	8003f72 <UART_SetConfig+0x172>
 8003f68:	231f      	movs	r3, #31
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	701a      	strb	r2, [r3, #0]
 8003f70:	e003      	b.n	8003f7a <UART_SetConfig+0x17a>
 8003f72:	231f      	movs	r3, #31
 8003f74:	18fb      	adds	r3, r7, r3
 8003f76:	2210      	movs	r2, #16
 8003f78:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69da      	ldr	r2, [r3, #28]
 8003f7e:	2380      	movs	r3, #128	; 0x80
 8003f80:	021b      	lsls	r3, r3, #8
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d15d      	bne.n	8004042 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8003f86:	231f      	movs	r3, #31
 8003f88:	18fb      	adds	r3, r7, r3
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d015      	beq.n	8003fbc <UART_SetConfig+0x1bc>
 8003f90:	dc18      	bgt.n	8003fc4 <UART_SetConfig+0x1c4>
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d00d      	beq.n	8003fb2 <UART_SetConfig+0x1b2>
 8003f96:	dc15      	bgt.n	8003fc4 <UART_SetConfig+0x1c4>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <UART_SetConfig+0x1a2>
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d005      	beq.n	8003fac <UART_SetConfig+0x1ac>
 8003fa0:	e010      	b.n	8003fc4 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa2:	f7fe fad5 	bl	8002550 <HAL_RCC_GetPCLK1Freq>
 8003fa6:	0003      	movs	r3, r0
 8003fa8:	61bb      	str	r3, [r7, #24]
        break;
 8003faa:	e012      	b.n	8003fd2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fac:	4b57      	ldr	r3, [pc, #348]	; (800410c <UART_SetConfig+0x30c>)
 8003fae:	61bb      	str	r3, [r7, #24]
        break;
 8003fb0:	e00f      	b.n	8003fd2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fb2:	f7fe fa43 	bl	800243c <HAL_RCC_GetSysClockFreq>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	61bb      	str	r3, [r7, #24]
        break;
 8003fba:	e00a      	b.n	8003fd2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fbc:	2380      	movs	r3, #128	; 0x80
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	61bb      	str	r3, [r7, #24]
        break;
 8003fc2:	e006      	b.n	8003fd2 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fc8:	231e      	movs	r3, #30
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	2201      	movs	r2, #1
 8003fce:	701a      	strb	r2, [r3, #0]
        break;
 8003fd0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d100      	bne.n	8003fda <UART_SetConfig+0x1da>
 8003fd8:	e07b      	b.n	80040d2 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	005a      	lsls	r2, r3, #1
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	085b      	lsrs	r3, r3, #1
 8003fe4:	18d2      	adds	r2, r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	0019      	movs	r1, r3
 8003fec:	0010      	movs	r0, r2
 8003fee:	f7fc f88b 	bl	8000108 <__udivsi3>
 8003ff2:	0003      	movs	r3, r0
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	2b0f      	cmp	r3, #15
 8003ffc:	d91c      	bls.n	8004038 <UART_SetConfig+0x238>
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	2380      	movs	r3, #128	; 0x80
 8004002:	025b      	lsls	r3, r3, #9
 8004004:	429a      	cmp	r2, r3
 8004006:	d217      	bcs.n	8004038 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	b29a      	uxth	r2, r3
 800400c:	200e      	movs	r0, #14
 800400e:	183b      	adds	r3, r7, r0
 8004010:	210f      	movs	r1, #15
 8004012:	438a      	bics	r2, r1
 8004014:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	085b      	lsrs	r3, r3, #1
 800401a:	b29b      	uxth	r3, r3
 800401c:	2207      	movs	r2, #7
 800401e:	4013      	ands	r3, r2
 8004020:	b299      	uxth	r1, r3
 8004022:	183b      	adds	r3, r7, r0
 8004024:	183a      	adds	r2, r7, r0
 8004026:	8812      	ldrh	r2, [r2, #0]
 8004028:	430a      	orrs	r2, r1
 800402a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	183a      	adds	r2, r7, r0
 8004032:	8812      	ldrh	r2, [r2, #0]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	e04c      	b.n	80040d2 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8004038:	231e      	movs	r3, #30
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	2201      	movs	r2, #1
 800403e:	701a      	strb	r2, [r3, #0]
 8004040:	e047      	b.n	80040d2 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004042:	231f      	movs	r3, #31
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	2b08      	cmp	r3, #8
 800404a:	d015      	beq.n	8004078 <UART_SetConfig+0x278>
 800404c:	dc18      	bgt.n	8004080 <UART_SetConfig+0x280>
 800404e:	2b04      	cmp	r3, #4
 8004050:	d00d      	beq.n	800406e <UART_SetConfig+0x26e>
 8004052:	dc15      	bgt.n	8004080 <UART_SetConfig+0x280>
 8004054:	2b00      	cmp	r3, #0
 8004056:	d002      	beq.n	800405e <UART_SetConfig+0x25e>
 8004058:	2b02      	cmp	r3, #2
 800405a:	d005      	beq.n	8004068 <UART_SetConfig+0x268>
 800405c:	e010      	b.n	8004080 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800405e:	f7fe fa77 	bl	8002550 <HAL_RCC_GetPCLK1Freq>
 8004062:	0003      	movs	r3, r0
 8004064:	61bb      	str	r3, [r7, #24]
        break;
 8004066:	e012      	b.n	800408e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004068:	4b28      	ldr	r3, [pc, #160]	; (800410c <UART_SetConfig+0x30c>)
 800406a:	61bb      	str	r3, [r7, #24]
        break;
 800406c:	e00f      	b.n	800408e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800406e:	f7fe f9e5 	bl	800243c <HAL_RCC_GetSysClockFreq>
 8004072:	0003      	movs	r3, r0
 8004074:	61bb      	str	r3, [r7, #24]
        break;
 8004076:	e00a      	b.n	800408e <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004078:	2380      	movs	r3, #128	; 0x80
 800407a:	021b      	lsls	r3, r3, #8
 800407c:	61bb      	str	r3, [r7, #24]
        break;
 800407e:	e006      	b.n	800408e <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004084:	231e      	movs	r3, #30
 8004086:	18fb      	adds	r3, r7, r3
 8004088:	2201      	movs	r2, #1
 800408a:	701a      	strb	r2, [r3, #0]
        break;
 800408c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01e      	beq.n	80040d2 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	085a      	lsrs	r2, r3, #1
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	18d2      	adds	r2, r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	0019      	movs	r1, r3
 80040a4:	0010      	movs	r0, r2
 80040a6:	f7fc f82f 	bl	8000108 <__udivsi3>
 80040aa:	0003      	movs	r3, r0
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	2b0f      	cmp	r3, #15
 80040b4:	d909      	bls.n	80040ca <UART_SetConfig+0x2ca>
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	2380      	movs	r3, #128	; 0x80
 80040ba:	025b      	lsls	r3, r3, #9
 80040bc:	429a      	cmp	r2, r3
 80040be:	d204      	bcs.n	80040ca <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	60da      	str	r2, [r3, #12]
 80040c8:	e003      	b.n	80040d2 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 80040ca:	231e      	movs	r3, #30
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	2201      	movs	r2, #1
 80040d0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80040de:	231e      	movs	r3, #30
 80040e0:	18fb      	adds	r3, r7, r3
 80040e2:	781b      	ldrb	r3, [r3, #0]
}
 80040e4:	0018      	movs	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	b008      	add	sp, #32
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	efff69f3 	.word	0xefff69f3
 80040f0:	ffffcfff 	.word	0xffffcfff
 80040f4:	fffff4ff 	.word	0xfffff4ff
 80040f8:	40013800 	.word	0x40013800
 80040fc:	40021000 	.word	0x40021000
 8004100:	40004400 	.word	0x40004400
 8004104:	40004800 	.word	0x40004800
 8004108:	40004c00 	.word	0x40004c00
 800410c:	007a1200 	.word	0x007a1200

08004110 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	2201      	movs	r2, #1
 800411e:	4013      	ands	r3, r2
 8004120:	d00b      	beq.n	800413a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	4a4a      	ldr	r2, [pc, #296]	; (8004254 <UART_AdvFeatureConfig+0x144>)
 800412a:	4013      	ands	r3, r2
 800412c:	0019      	movs	r1, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413e:	2202      	movs	r2, #2
 8004140:	4013      	ands	r3, r2
 8004142:	d00b      	beq.n	800415c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	4a43      	ldr	r2, [pc, #268]	; (8004258 <UART_AdvFeatureConfig+0x148>)
 800414c:	4013      	ands	r3, r2
 800414e:	0019      	movs	r1, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	430a      	orrs	r2, r1
 800415a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004160:	2204      	movs	r2, #4
 8004162:	4013      	ands	r3, r2
 8004164:	d00b      	beq.n	800417e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4a3b      	ldr	r2, [pc, #236]	; (800425c <UART_AdvFeatureConfig+0x14c>)
 800416e:	4013      	ands	r3, r2
 8004170:	0019      	movs	r1, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	2208      	movs	r2, #8
 8004184:	4013      	ands	r3, r2
 8004186:	d00b      	beq.n	80041a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	4a34      	ldr	r2, [pc, #208]	; (8004260 <UART_AdvFeatureConfig+0x150>)
 8004190:	4013      	ands	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a4:	2210      	movs	r2, #16
 80041a6:	4013      	ands	r3, r2
 80041a8:	d00b      	beq.n	80041c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4a2c      	ldr	r2, [pc, #176]	; (8004264 <UART_AdvFeatureConfig+0x154>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	0019      	movs	r1, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c6:	2220      	movs	r2, #32
 80041c8:	4013      	ands	r3, r2
 80041ca:	d00b      	beq.n	80041e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	4a25      	ldr	r2, [pc, #148]	; (8004268 <UART_AdvFeatureConfig+0x158>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	0019      	movs	r1, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e8:	2240      	movs	r2, #64	; 0x40
 80041ea:	4013      	ands	r3, r2
 80041ec:	d01d      	beq.n	800422a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4a1d      	ldr	r2, [pc, #116]	; (800426c <UART_AdvFeatureConfig+0x15c>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	0019      	movs	r1, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800420a:	2380      	movs	r3, #128	; 0x80
 800420c:	035b      	lsls	r3, r3, #13
 800420e:	429a      	cmp	r2, r3
 8004210:	d10b      	bne.n	800422a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	4a15      	ldr	r2, [pc, #84]	; (8004270 <UART_AdvFeatureConfig+0x160>)
 800421a:	4013      	ands	r3, r2
 800421c:	0019      	movs	r1, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422e:	2280      	movs	r2, #128	; 0x80
 8004230:	4013      	ands	r3, r2
 8004232:	d00b      	beq.n	800424c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	4a0e      	ldr	r2, [pc, #56]	; (8004274 <UART_AdvFeatureConfig+0x164>)
 800423c:	4013      	ands	r3, r2
 800423e:	0019      	movs	r1, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }
}
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	b002      	add	sp, #8
 8004252:	bd80      	pop	{r7, pc}
 8004254:	fffdffff 	.word	0xfffdffff
 8004258:	fffeffff 	.word	0xfffeffff
 800425c:	fffbffff 	.word	0xfffbffff
 8004260:	ffff7fff 	.word	0xffff7fff
 8004264:	ffffefff 	.word	0xffffefff
 8004268:	ffffdfff 	.word	0xffffdfff
 800426c:	ffefffff 	.word	0xffefffff
 8004270:	ff9fffff 	.word	0xff9fffff
 8004274:	fff7ffff 	.word	0xfff7ffff

08004278 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af02      	add	r7, sp, #8
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2280      	movs	r2, #128	; 0x80
 8004284:	2100      	movs	r1, #0
 8004286:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004288:	f7fc ffd6 	bl	8001238 <HAL_GetTick>
 800428c:	0003      	movs	r3, r0
 800428e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2208      	movs	r2, #8
 8004298:	4013      	ands	r3, r2
 800429a:	2b08      	cmp	r3, #8
 800429c:	d10c      	bne.n	80042b8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2280      	movs	r2, #128	; 0x80
 80042a2:	0391      	lsls	r1, r2, #14
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	4a17      	ldr	r2, [pc, #92]	; (8004304 <UART_CheckIdleState+0x8c>)
 80042a8:	9200      	str	r2, [sp, #0]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f000 f82c 	bl	8004308 <UART_WaitOnFlagUntilTimeout>
 80042b0:	1e03      	subs	r3, r0, #0
 80042b2:	d001      	beq.n	80042b8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e021      	b.n	80042fc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2204      	movs	r2, #4
 80042c0:	4013      	ands	r3, r2
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d10c      	bne.n	80042e0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2280      	movs	r2, #128	; 0x80
 80042ca:	03d1      	lsls	r1, r2, #15
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	4a0d      	ldr	r2, [pc, #52]	; (8004304 <UART_CheckIdleState+0x8c>)
 80042d0:	9200      	str	r2, [sp, #0]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f000 f818 	bl	8004308 <UART_WaitOnFlagUntilTimeout>
 80042d8:	1e03      	subs	r3, r0, #0
 80042da:	d001      	beq.n	80042e0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e00d      	b.n	80042fc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2220      	movs	r2, #32
 80042e4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2220      	movs	r2, #32
 80042ea:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2274      	movs	r2, #116	; 0x74
 80042f6:	2100      	movs	r1, #0
 80042f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	0018      	movs	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	b004      	add	sp, #16
 8004302:	bd80      	pop	{r7, pc}
 8004304:	01ffffff 	.word	0x01ffffff

08004308 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b094      	sub	sp, #80	; 0x50
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	603b      	str	r3, [r7, #0]
 8004314:	1dfb      	adds	r3, r7, #7
 8004316:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004318:	e0a3      	b.n	8004462 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800431a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800431c:	3301      	adds	r3, #1
 800431e:	d100      	bne.n	8004322 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004320:	e09f      	b.n	8004462 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004322:	f7fc ff89 	bl	8001238 <HAL_GetTick>
 8004326:	0002      	movs	r2, r0
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800432e:	429a      	cmp	r2, r3
 8004330:	d302      	bcc.n	8004338 <UART_WaitOnFlagUntilTimeout+0x30>
 8004332:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004334:	2b00      	cmp	r3, #0
 8004336:	d13d      	bne.n	80043b4 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004338:	f3ef 8310 	mrs	r3, PRIMASK
 800433c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800433e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004340:	647b      	str	r3, [r7, #68]	; 0x44
 8004342:	2301      	movs	r3, #1
 8004344:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004348:	f383 8810 	msr	PRIMASK, r3
}
 800434c:	46c0      	nop			; (mov r8, r8)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	494c      	ldr	r1, [pc, #304]	; (800448c <UART_WaitOnFlagUntilTimeout+0x184>)
 800435a:	400a      	ands	r2, r1
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004360:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004364:	f383 8810 	msr	PRIMASK, r3
}
 8004368:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800436a:	f3ef 8310 	mrs	r3, PRIMASK
 800436e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004372:	643b      	str	r3, [r7, #64]	; 0x40
 8004374:	2301      	movs	r3, #1
 8004376:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800437a:	f383 8810 	msr	PRIMASK, r3
}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2101      	movs	r1, #1
 800438c:	438a      	bics	r2, r1
 800438e:	609a      	str	r2, [r3, #8]
 8004390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004392:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004396:	f383 8810 	msr	PRIMASK, r3
}
 800439a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2220      	movs	r2, #32
 80043a6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2274      	movs	r2, #116	; 0x74
 80043ac:	2100      	movs	r1, #0
 80043ae:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e067      	b.n	8004484 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2204      	movs	r2, #4
 80043bc:	4013      	ands	r3, r2
 80043be:	d050      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	69da      	ldr	r2, [r3, #28]
 80043c6:	2380      	movs	r3, #128	; 0x80
 80043c8:	011b      	lsls	r3, r3, #4
 80043ca:	401a      	ands	r2, r3
 80043cc:	2380      	movs	r3, #128	; 0x80
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d146      	bne.n	8004462 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2280      	movs	r2, #128	; 0x80
 80043da:	0112      	lsls	r2, r2, #4
 80043dc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043de:	f3ef 8310 	mrs	r3, PRIMASK
 80043e2:	613b      	str	r3, [r7, #16]
  return(result);
 80043e4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80043e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043e8:	2301      	movs	r3, #1
 80043ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	f383 8810 	msr	PRIMASK, r3
}
 80043f2:	46c0      	nop			; (mov r8, r8)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4923      	ldr	r1, [pc, #140]	; (800448c <UART_WaitOnFlagUntilTimeout+0x184>)
 8004400:	400a      	ands	r2, r1
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004406:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f383 8810 	msr	PRIMASK, r3
}
 800440e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004410:	f3ef 8310 	mrs	r3, PRIMASK
 8004414:	61fb      	str	r3, [r7, #28]
  return(result);
 8004416:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004418:	64bb      	str	r3, [r7, #72]	; 0x48
 800441a:	2301      	movs	r3, #1
 800441c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	f383 8810 	msr	PRIMASK, r3
}
 8004424:	46c0      	nop			; (mov r8, r8)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2101      	movs	r1, #1
 8004432:	438a      	bics	r2, r1
 8004434:	609a      	str	r2, [r3, #8]
 8004436:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	f383 8810 	msr	PRIMASK, r3
}
 8004440:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2220      	movs	r2, #32
 8004446:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2220      	movs	r2, #32
 800444c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2280      	movs	r2, #128	; 0x80
 8004452:	2120      	movs	r1, #32
 8004454:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2274      	movs	r2, #116	; 0x74
 800445a:	2100      	movs	r1, #0
 800445c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e010      	b.n	8004484 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	4013      	ands	r3, r2
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	425a      	negs	r2, r3
 8004472:	4153      	adcs	r3, r2
 8004474:	b2db      	uxtb	r3, r3
 8004476:	001a      	movs	r2, r3
 8004478:	1dfb      	adds	r3, r7, #7
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	429a      	cmp	r2, r3
 800447e:	d100      	bne.n	8004482 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004480:	e74b      	b.n	800431a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004482:	2300      	movs	r3, #0
}
 8004484:	0018      	movs	r0, r3
 8004486:	46bd      	mov	sp, r7
 8004488:	b014      	add	sp, #80	; 0x50
 800448a:	bd80      	pop	{r7, pc}
 800448c:	fffffe5f 	.word	0xfffffe5f

08004490 <__libc_init_array>:
 8004490:	b570      	push	{r4, r5, r6, lr}
 8004492:	2600      	movs	r6, #0
 8004494:	4d0c      	ldr	r5, [pc, #48]	; (80044c8 <__libc_init_array+0x38>)
 8004496:	4c0d      	ldr	r4, [pc, #52]	; (80044cc <__libc_init_array+0x3c>)
 8004498:	1b64      	subs	r4, r4, r5
 800449a:	10a4      	asrs	r4, r4, #2
 800449c:	42a6      	cmp	r6, r4
 800449e:	d109      	bne.n	80044b4 <__libc_init_array+0x24>
 80044a0:	2600      	movs	r6, #0
 80044a2:	f000 f821 	bl	80044e8 <_init>
 80044a6:	4d0a      	ldr	r5, [pc, #40]	; (80044d0 <__libc_init_array+0x40>)
 80044a8:	4c0a      	ldr	r4, [pc, #40]	; (80044d4 <__libc_init_array+0x44>)
 80044aa:	1b64      	subs	r4, r4, r5
 80044ac:	10a4      	asrs	r4, r4, #2
 80044ae:	42a6      	cmp	r6, r4
 80044b0:	d105      	bne.n	80044be <__libc_init_array+0x2e>
 80044b2:	bd70      	pop	{r4, r5, r6, pc}
 80044b4:	00b3      	lsls	r3, r6, #2
 80044b6:	58eb      	ldr	r3, [r5, r3]
 80044b8:	4798      	blx	r3
 80044ba:	3601      	adds	r6, #1
 80044bc:	e7ee      	b.n	800449c <__libc_init_array+0xc>
 80044be:	00b3      	lsls	r3, r6, #2
 80044c0:	58eb      	ldr	r3, [r5, r3]
 80044c2:	4798      	blx	r3
 80044c4:	3601      	adds	r6, #1
 80044c6:	e7f2      	b.n	80044ae <__libc_init_array+0x1e>
 80044c8:	08004578 	.word	0x08004578
 80044cc:	08004578 	.word	0x08004578
 80044d0:	08004578 	.word	0x08004578
 80044d4:	0800457c 	.word	0x0800457c

080044d8 <memset>:
 80044d8:	0003      	movs	r3, r0
 80044da:	1882      	adds	r2, r0, r2
 80044dc:	4293      	cmp	r3, r2
 80044de:	d100      	bne.n	80044e2 <memset+0xa>
 80044e0:	4770      	bx	lr
 80044e2:	7019      	strb	r1, [r3, #0]
 80044e4:	3301      	adds	r3, #1
 80044e6:	e7f9      	b.n	80044dc <memset+0x4>

080044e8 <_init>:
 80044e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ea:	46c0      	nop			; (mov r8, r8)
 80044ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ee:	bc08      	pop	{r3}
 80044f0:	469e      	mov	lr, r3
 80044f2:	4770      	bx	lr

080044f4 <_fini>:
 80044f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fa:	bc08      	pop	{r3}
 80044fc:	469e      	mov	lr, r3
 80044fe:	4770      	bx	lr
