Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : SA
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 21:51:22 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : SA
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 21:51:22 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_2/_spawn_0/r_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_2/_spawn_0/ot_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_2/_spawn_0/r_q_reg[21]/CLK (SC7P5T_DFFRQX4_CSC28L)     0.00     0.00     0.00 r
  _spawn_2/_spawn_0/r_q_reg[21]/Q (SC7P5T_DFFRQX4_CSC28L)    10.47    69.64    69.64 r
  _spawn_2/_spawn_0/thread_0_wire$3[21] (net)     5                 0.00      69.64 r
  _spawn_2/_spawn_0/_spawn_0/_endp_input_r_0[21] (MultComb_1)       0.00      69.64 r
  _spawn_2/_spawn_0/_spawn_0/_endp_input_r_0[21] (net)              0.00      69.64 r
  _spawn_2/_spawn_0/_spawn_0/add_66/B[21] (MultComb_1_DW01_add_1)     0.00    69.64 r
  _spawn_2/_spawn_0/_spawn_0/add_66/B[21] (net)                     0.00      69.64 r
  _spawn_2/_spawn_0/_spawn_0/add_66/U16/Z (SC7P5T_OR2X4_A_CSC28L)     8.41    23.07    92.71 r
  _spawn_2/_spawn_0/_spawn_0/add_66/n203 (net)     4                0.00      92.71 r
  _spawn_2/_spawn_0/_spawn_0/add_66/U10/Z (SC7P5T_CKND2X4_CSC28L)     8.14    12.52   105.23 f
  _spawn_2/_spawn_0/_spawn_0/add_66/n199 (net)     2                0.00     105.23 f
  _spawn_2/_spawn_0/_spawn_0/add_66/U90/Z (SC7P5T_ND3IAX3_CSC28L)    13.04    25.68   130.91 f
  _spawn_2/_spawn_0/_spawn_0/add_66/n116 (net)     1                0.00     130.91 f
  _spawn_2/_spawn_0/_spawn_0/add_66/U230/Z (SC7P5T_NR2X2_CSC28L)    11.54    19.04   149.95 r
  _spawn_2/_spawn_0/_spawn_0/add_66/n197 (net)     1                0.00     149.95 r
  _spawn_2/_spawn_0/_spawn_0/add_66/U210/Z (SC7P5T_AOI32X3_CSC28L)    18.60    25.04   175.00 f
  _spawn_2/_spawn_0/_spawn_0/add_66/n182 (net)     1                0.00     175.00 f
  _spawn_2/_spawn_0/_spawn_0/add_66/U122/Z (SC7P5T_ND2X2_CSC28L)     8.40    15.29   190.29 r
  _spawn_2/_spawn_0/_spawn_0/add_66/n169 (net)     1                0.00     190.29 r
  _spawn_2/_spawn_0/_spawn_0/add_66/U116/Z (SC7P5T_ND2IAX4_A_CSC28L)     7.84    20.45   210.73 r
  _spawn_2/_spawn_0/_spawn_0/add_66/n166 (net)     3                0.00     210.73 r
  _spawn_2/_spawn_0/_spawn_0/add_66/U6/Z (SC7P5T_INVX2_CSC28L)     5.24     9.05   219.78 f
  _spawn_2/_spawn_0/_spawn_0/add_66/n137 (net)     2                0.00     219.78 f
  _spawn_2/_spawn_0/_spawn_0/add_66/U140/Z (SC7P5T_OAI21X1_CSC28L)    17.58    19.84   239.62 r
  _spawn_2/_spawn_0/_spawn_0/add_66/n149 (net)     1                0.00     239.62 r
  _spawn_2/_spawn_0/_spawn_0/add_66/U13/Z (SC7P5T_XOR2X1_CSC28L)     7.50    45.62   285.25 f
  _spawn_2/_spawn_0/_spawn_0/add_66/SUM[28] (net)     1             0.00     285.25 f
  _spawn_2/_spawn_0/_spawn_0/add_66/SUM[28] (MultComb_1_DW01_add_1)     0.00   285.25 f
  _spawn_2/_spawn_0/_spawn_0/_endp_output_0[28] (net)               0.00     285.25 f
  _spawn_2/_spawn_0/_spawn_0/_endp_output_0[28] (MultComb_1)        0.00     285.25 f
  _spawn_2/_spawn_0/_mult_ri_output_0[28] (net)                     0.00     285.25 f
  _spawn_2/_spawn_0/U56/Z (SC7P5T_CKINVX1_CSC28L)         5.82      9.76     295.01 r
  _spawn_2/_spawn_0/n338 (net)                  1                   0.00     295.01 r
  _spawn_2/_spawn_0/U80/Z (SC7P5T_MUXI2X1_CSC28L)        28.91     16.17     311.18 f
  _spawn_2/_spawn_0/n470 (net)                  1                   0.00     311.18 f
  _spawn_2/_spawn_0/ot_q_reg[28]/D (SC7P5T_DFFRQX2_CSC28L)    28.91     0.00   311.18 f
  data arrival time                                                          311.18

  clock clk_i[0] (rise edge)                                      337.00     337.00
  clock network delay (ideal)                                       0.00     337.00
  _spawn_2/_spawn_0/ot_q_reg[28]/CLK (SC7P5T_DFFRQX2_CSC28L)        0.00     337.00 r
  library setup time                                              -25.83     311.17
  data required time                                                         311.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         311.17
  data arrival time                                                         -311.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.01


1
 
****************************************
Report : area
Design : SA
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 21:51:22 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         2627
Number of nets:                          8022
Number of cells:                         5587
Number of combinational cells:           4752
Number of sequential cells:               811
Number of macros/black boxes:               0
Number of buf/inv:                       1488
Number of references:                      20

Combinational area:               1967.731209
Buf/Inv area:                      277.912801
Noncombinational area:            1419.283206
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  3387.014415
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ------------------------
SA                                3387.0144    100.0    76.1424   210.5400  0.0000  SA
_spawn_0                           774.1608     22.9    28.7448    68.4864  0.0000  Process_3
_spawn_0/_spawn_0                  505.5048     14.9   108.9936   233.5080  0.0000  FastMult_3
_spawn_0/_spawn_0/_spawn_0         163.0032      4.8     0.1392     0.0000  0.0000  MultComb_3
_spawn_0/_spawn_0/_spawn_0/add_66  162.8640      4.8   162.8640     0.0000  0.0000  MultComb_3_DW01_add_J5_0
_spawn_0/_spawn_1                  171.4248      5.1     0.1392     0.0000  0.0000  Add_3
_spawn_0/_spawn_1/add_22           171.2856      5.1   171.2856     0.0000  0.0000  Add_3_DW01_add_J1_0
_spawn_1                           776.6664     22.9    34.6608    68.6256  0.0000  Process_2
_spawn_1/_spawn_0                  508.0800     15.0   107.3928   234.4128  0.0000  FastMult_2
_spawn_1/_spawn_0/_spawn_0         166.2744      4.9     0.1392     0.0000  0.0000  MultComb_2
_spawn_1/_spawn_0/_spawn_0/add_66  166.1352      4.9   166.1352     0.0000  0.0000  MultComb_2_DW01_add_J6_0
_spawn_1/_spawn_1                  165.3000      4.9     0.1392     0.0000  0.0000  Add_2
_spawn_1/_spawn_1/add_22           165.1608      4.9   165.1608     0.0000  0.0000  Add_2_DW01_add_J2_0
_spawn_2                           772.3512     22.8    31.8072    68.3472  0.0000  Process_1
_spawn_2/_spawn_0                  511.4904     15.1   108.7152   234.3432  0.0000  FastMult_1
_spawn_2/_spawn_0/_spawn_0         168.4320      5.0     0.1392     0.0000  0.0000  MultComb_1
_spawn_2/_spawn_0/_spawn_0/add_66  168.2928      5.0   168.2928     0.0000  0.0000  MultComb_1_DW01_add_1
_spawn_2/_spawn_1                  160.7064      4.7     0.1392     0.0000  0.0000  Add_1
_spawn_2/_spawn_1/add_22           160.5672      4.7   160.5672     0.0000  0.0000  Add_1_DW01_add_J3_0
_spawn_3                           777.1536     22.9    31.8072    68.2080  0.0000  Process_0
_spawn_3/_spawn_0                  513.9264     15.2   108.4368   232.8120  0.0000  FastMult_0
_spawn_3/_spawn_0/_spawn_0         172.6776      5.1     0.1392     0.0000  0.0000  MultComb_0
_spawn_3/_spawn_0/_spawn_0/add_66  172.5384      5.1   172.5384     0.0000  0.0000  MultComb_0_DW01_add_J7_0
_spawn_3/_spawn_1                  163.2120      4.8     0.1392     0.0000  0.0000  Add_0
_spawn_3/_spawn_1/add_22           163.0728      4.8   163.0728     0.0000  0.0000  Add_0_DW01_add_J4_0
--------------------------------  ---------  -------  ---------  ---------  ------  ------------------------
Total                                                 1967.7312  1419.2832  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SA
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 21:51:25 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SA                                        0.562    6.851    1.438    7.414 100.0
  _spawn_3 (Process_0)                    0.125    1.430    0.331    1.556  21.0
    _spawn_1 (Add_0)                   2.94e-02 3.70e-02 6.87e-02 6.65e-02   0.9
      add_22 (Add_0_DW01_add_J4_0)     2.94e-02 3.70e-02 6.87e-02 6.65e-02   0.9
    _spawn_0 (FastMult_0)              7.88e-02    1.079    0.218    1.158  15.6
      _spawn_0 (MultComb_0)            2.46e-02 3.12e-02 7.28e-02 5.58e-02   0.8
        add_66 (MultComb_0_DW01_add_J7_0) 2.46e-02 3.12e-02 7.28e-02 5.58e-02   0.8
  _spawn_2 (Process_1)                    0.134    1.460    0.331    1.595  21.5
    _spawn_1 (Add_1)                   3.23e-02 4.09e-02 6.72e-02 7.32e-02   1.0
      add_22 (Add_1_DW01_add_J3_0)     3.23e-02 4.09e-02 6.72e-02 7.32e-02   1.0
    _spawn_0 (FastMult_1)              8.45e-02    1.102    0.219    1.186  16.0
      _spawn_0 (MultComb_1)            2.52e-02 3.49e-02 7.19e-02 6.02e-02   0.8
        add_66 (MultComb_1_DW01_add_1) 2.52e-02 3.49e-02 7.19e-02 6.02e-02   0.8
  _spawn_1 (Process_2)                    0.137    1.470    0.336    1.608  21.7
    _spawn_1 (Add_2)                   3.59e-02 4.59e-02 6.97e-02 8.19e-02   1.1
      add_22 (Add_2_DW01_add_J2_0)     3.59e-02 4.59e-02 6.97e-02 8.19e-02   1.1
    _spawn_0 (FastMult_2)              8.35e-02    1.105    0.220    1.189  16.0
      _spawn_0 (MultComb_2)            2.54e-02 3.51e-02 7.21e-02 6.06e-02   0.8
        add_66 (MultComb_2_DW01_add_J6_0) 2.54e-02 3.51e-02 7.21e-02 6.06e-02   0.8
  _spawn_0 (Process_3)                    0.141    1.467    0.331    1.608  21.7
    _spawn_1 (Add_3)                   3.49e-02 4.32e-02 7.18e-02 7.82e-02   1.1
      add_22 (Add_3_DW01_add_J1_0)     3.49e-02 4.32e-02 7.18e-02 7.82e-02   1.1
    _spawn_0 (FastMult_3)              8.80e-02    1.108    0.216    1.196  16.1
      _spawn_0 (MultComb_3)            2.71e-02 3.57e-02 6.83e-02 6.28e-02   0.8
        add_66 (MultComb_3_DW01_add_J5_0) 2.71e-02 3.57e-02 6.83e-02 6.28e-02   0.8
1
 
****************************************
Report : saif
Design : SA
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 21:51:25 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          133(24.86%)       402(75.14%)        535
 Ports        0(0.00%)          131(50.58%)       128(49.42%)        259
 Pins         0(0.00%)          396(32.97%)       805(67.03%)        1201
--------------------------------------------------------------------------------
1
