# RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1

<div align="center">
  <h1>üöÄ Week 1 ‚Äî Digital Design Foundations</h1>
  <p>
    Welcome to <b>Week 1</b> of our journey into <b>Digital Design & RTL Implementation</b>.  
    This week emphasizes understanding <b>digital fundamentals</b>, <b>combinational and sequential circuits</b>,  
    and <b>practical RTL coding with Verilog</b>. Hands-on labs solidify concepts through simulation and optimization exercises.
  </p>

  <img src="https://img.shields.io/badge/Week1-Introduction-blue?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Tools-Icarus%20Verilog-orange?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Language-Verilog-red?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Simulation-ModelSim-green?style=for-the-badge" />
</div>

---https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/tree/a280d65e4187941e6fdf84de19a6e096181f78b3/Day%201

## üìë Table of Contents

| Day | Topic | Subtopics | Description |
|-----|-------|-----------|-------------|
| [Day 1](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/tree/a280d65e4187941e6fdf84de19a6e096181f78b3/Day%201) | Digital Logic Essentials | Logic Gates, Binary Numbers, Truth Tables, Timing Diagrams | Explored basics of logic circuits, representation of data, and understanding timing in combinational circuits. |
| [Day 2](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/tree/a280d65e4187941e6fdf84de19a6e096181f78b3/Day%202) | Combinational Circuit Design | Multiplexers, Decoders, Adders, Lab: 4-bit ALU | Designed combinational building blocks and verified functionality using simulations. |
| [Day 3](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/tree/a280d65e4187941e6fdf84de19a6e096181f78b3/Day%203) | Sequential Circuits Introduction | Flip-Flops, Registers, Counters, Clocking Concepts | Learned how sequential circuits store data and synchronize using clock signals. |
| [Day 4](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/tree/a280d65e4187941e6fdf84de19a6e096181f78b3/Day%204) | RTL Coding Practices | Coding Styles, FSM Design, Non-Blocking vs Blocking Assignments | Learned proper RTL coding styles, designing Finite State Machines, and avoiding simulation-synthesis mismatches. |
| [Day 5](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/tree/a280d65e4187941e6fdf84de19a6e096181f78b3/Day%205) | Circuit Optimization Techniques | Boolean Simplification, Resource Sharing, Timing & Area Optimization | Applied optimizations to reduce logic area, minimize critical paths, and improve circuit efficiency. |

---

## üõ†Ô∏è Tools & Software Covered

- **Icarus Verilog:** Simulation and RTL verification.  
- **ModelSim / QuestaSim:** Waveform simulation for verification.  
- **Verilog HDL:** Coding for combinational and sequential designs.  
- **GTKWave:** Viewing waveforms and analyzing signals.  
- **VS Code / Sublime:** Code editor for writing and testing Verilog modules.  

---

## üìö References  

1. [Digital Design & Computer Architecture by Harris & Harris](https://www.amazon.com/Digital-Design-Computer-Architecture-ARM/dp/0128000566) ‚Äì Reference book for digital design.  
2. [Verilog HDL Online Guide](https://www.verilogpro.com/) ‚Äì Learning Verilog syntax and examples.  
3. [ModelSim User Guide](https://www.intel.com/content/www/us/en/programmable/quartushelp/19.1/mergedProjects/Modelsim.html) ‚Äì Simulation reference.  
4. [OpenCores](https://opencores.org/) ‚Äì Open-source RTL IP examples.  
5. [ASIC World Verilog Tutorial](https://www.asic-world.com/verilog/veritut.html) ‚Äì Step-by-step tutorials.  

---


  ## üìö References  

1. [Icarus Verilog](http://iverilog.icarus.com/) ‚Äì Simulation.  
2. [GTKWave](http://gtkwave.sourceforge.net/) ‚Äì Waveform visualization.  
3. [Yosys HQ](https://yosyshq.net/yosys/) ‚Äì Synthesis & optimization.  
4. [SkyWater Sky130 PDK](https://skywater-pdk.readthedocs.io/) ‚Äì Cell libraries.  
5. Sudip Misra NPTEL Course ‚Äì *Industry 4.0 and IIoT (Verilog Synthesis Part)*.

---

## Acknowledgments  

I would like to sincerely acknowledge and thank:  

- **Mr. Kunal Ghosh (Founder, VSD ‚Äì VLSI System Design)**  
  For his exceptional mentorship and guidance in enabling students to learn *RTL design, synthesis, and open-source VLSI flows*.  

- **VSD Team**  
  For curating the workshop content and providing continuous learning resources.  

- **Open-Source EDA Community**  
  For making powerful tools freely available:  
  - üñ•Ô∏è [Icarus Verilog](http://iverilog.icarus.com/)  
  - üìä [GTKWave](http://gtkwave.sourceforge.net/)  
  - ‚öôÔ∏è [Yosys](https://yosyshq.net/yosys/)  

- **Faculty & Peers from the VLSI Department**  
  For their constant encouragement, support, and collaboration during this learning journey.


<div align="center">

**üë®‚Äçüíª Participant:** Ragul T  
üìß tha.ragul2005@gmail.com

</div>


