Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-03_16-21-48/41-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 560000 370000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1306
Number of terminals:      45
Number of snets:          2
Number of nets:           134

[WARNING DRT-0418] Term mem_i/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 43.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9403.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3490.
[INFO DRT-0033] via shape region query size = 1540.
[INFO DRT-0033] met2 shape region query size = 959.
[INFO DRT-0033] via2 shape region query size = 1232.
[INFO DRT-0033] met3 shape region query size = 973.
[INFO DRT-0033] via3 shape region query size = 1232.
[INFO DRT-0033] met4 shape region query size = 464.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 155 pins.
[INFO DRT-0081]   Complete 36 unique inst patterns.
[INFO DRT-0084]   Complete 84 groups.
#scanned instances     = 1306
#unique  instances     = 43
#stdCellGenAp          = 982
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 612
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 252
#instTermValidViaApCnt = 0
#macroGenAp            = 115
#macroValidPlanarAp    = 99
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 145.68 (MB), peak = 145.68 (MB)

[INFO DRT-0157] Number of guides:     826

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 81 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 53 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 217.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 235.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 160.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 55.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 42.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 419 vertical wires in 2 frboxes and 290 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 22 vertical wires in 2 frboxes and 52 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 154.22 (MB), peak = 154.22 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 154.22 (MB), peak = 154.22 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 182.03 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 165.29 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 198.62 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 198.88 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 206.55 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 214.47 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 219.56 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 219.56 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 219.56 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2   met3
Metal Spacing        1      0      3
Recheck              0      1      1
Short               14      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 564.37 (MB), peak = 576.36 (MB)
Total wire length = 6736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1852 um.
Total wire length on LAYER met2 = 3613 um.
Total wire length on LAYER met3 = 1033 um.
Total wire length on LAYER met4 = 236 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 573.
Up-via summary (total 573):

----------------------
 FR_MASTERSLICE      0
            li1    232
           met1    252
           met2     48
           met3     41
           met4      0
----------------------
                   573


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 564.37 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 565.66 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 568.49 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 571.07 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 571.07 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 571.59 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 573.13 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 573.13 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 574.16 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:00, memory = 574.16 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Short                9
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 574.41 (MB), peak = 586.19 (MB)
Total wire length = 6735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1862 um.
Total wire length on LAYER met2 = 3584 um.
Total wire length on LAYER met3 = 1031 um.
Total wire length on LAYER met4 = 256 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 579.
Up-via summary (total 579):

----------------------
 FR_MASTERSLICE      0
            li1    232
           met1    258
           met2     48
           met3     41
           met4      0
----------------------
                   579


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 574.41 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 575.44 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:00, memory = 579.24 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Metal Spacing        1
Short               16
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 579.17 (MB), peak = 591.15 (MB)
Total wire length = 6735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1855 um.
Total wire length on LAYER met2 = 3600 um.
Total wire length on LAYER met3 = 1036 um.
Total wire length on LAYER met4 = 241 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 577.
Up-via summary (total 577):

----------------------
 FR_MASTERSLICE      0
            li1    232
           met1    256
           met2     48
           met3     41
           met4      0
----------------------
                   577


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 579.17 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 580.20 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 580.20 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 580.20 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 580.27 (MB), peak = 592.18 (MB)
Total wire length = 6737 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1856 um.
Total wire length on LAYER met2 = 3602 um.
Total wire length on LAYER met3 = 1036 um.
Total wire length on LAYER met4 = 241 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 581.
Up-via summary (total 581):

----------------------
 FR_MASTERSLICE      0
            li1    232
           met1    260
           met2     48
           met3     41
           met4      0
----------------------
                   581


[INFO DRT-0198] Complete detail routing.
Total wire length = 6737 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1856 um.
Total wire length on LAYER met2 = 3602 um.
Total wire length on LAYER met3 = 1036 um.
Total wire length on LAYER met4 = 241 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 581.
Up-via summary (total 581):

----------------------
 FR_MASTERSLICE      0
            li1    232
           met1    260
           met2     48
           met3     41
           met4      0
----------------------
                   581


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:01, memory = 580.27 (MB), peak = 592.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i matched with mem_i
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  123515.34
  Fill cell                               470    1764.19
  Tap cell                                739     924.64
  Antenna cell                              4      10.01
  Clock buffer                              3      75.07
  Timing Repair Buffer                     24     150.14
  Inverter                                 25      93.84
  Clock inverter                            1      30.03
  Sequential cell                          24     609.33
  Multi-Input combinational cell           15      96.34
  Total                                  1306  127268.94
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-03_16-21-48/43-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-03_16-21-48/43-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-03_16-21-48/43-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-03_16-21-48/43-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-03_16-21-48/43-openroad-detailedrouting/counter.sdc'…
