
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      grid_clb
die area:    ( 0 0 ) ( 137275 147995 )
trackPts:    12
defvias:     4
#components: 2374
#terminals:  24
#snets:      2
#nets:       458

reading guide ...

#guides:     3924
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 27

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 25476
mcon shape region query size = 1224
met1 shape region query size = 8993
via shape region query size = 472
met2 shape region query size = 250
via2 shape region query size = 472
met3 shape region query size = 244
via3 shape region query size = 472
met4 shape region query size = 136
via4 shape region query size = 13
met5 shape region query size = 20


start pin access
Error: no ap for PIN/VGND
Error: no ap for PIN/VPWR
  complete 22 pins
  complete 21 unique inst patterns
  complete 764 groups
Expt1 runtime (pin-level access point gen): 0.240725
Expt2 runtime (design-level access pattern gen): 0.0532822
#scanned instances     = 2374
#unique  instances     = 27
#stdCellGenAp          = 244
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 143
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1671
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12.03 (MB), peak = 12.22 (MB)

post process guides ...
GCELLGRID X -1 DO 21 STEP 6900 ;
GCELLGRID Y -1 DO 19 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 929
mcon guide region query size = 0
met1 guide region query size = 811
via guide region query size = 0
met2 guide region query size = 605
via2 guide region query size = 0
met3 guide region query size = 214
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1534 vertical wires in 1 frboxes and 1025 horizontal wires in 1 frboxes.
Done with 292 vertical wires in 1 frboxes and 171 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19.14 (MB), peak = 25.90 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/grid_clb/runs/03-09_18-14//results/routing/grid_clb.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19.20 (MB), peak = 25.90 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 43.60 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 41.16 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 38.82 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 39.33 (MB)
    completing 50% with 108 violations
    elapsed time = 00:00:01, memory = 40.35 (MB)
    completing 60% with 108 violations
    elapsed time = 00:00:01, memory = 36.99 (MB)
    completing 70% with 127 violations
    elapsed time = 00:00:02, memory = 58.00 (MB)
    completing 80% with 127 violations
    elapsed time = 00:00:02, memory = 53.53 (MB)
    completing 90% with 136 violations
    elapsed time = 00:00:03, memory = 39.48 (MB)
    completing 100% with 71 violations
    elapsed time = 00:00:03, memory = 27.68 (MB)
  number of violations = 229
cpu time = 00:00:06, elapsed time = 00:00:04, memory = 363.86 (MB), peak = 380.86 (MB)
total wire length = 11080 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3492 um
total wire length on LAYER met2 = 5163 um
total wire length on LAYER met3 = 2420 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2987
up-via summary (total 2987):

-----------------------
 FR_MASTERSLICE       0
            li1    1271
           met1    1488
           met2     228
           met3       0
           met4       0
-----------------------
                   2987


start 1st optimization iteration ...
    completing 10% with 229 violations
    elapsed time = 00:00:00, memory = 389.80 (MB)
    completing 20% with 229 violations
    elapsed time = 00:00:00, memory = 390.32 (MB)
    completing 30% with 229 violations
    elapsed time = 00:00:00, memory = 390.67 (MB)
    completing 40% with 182 violations
    elapsed time = 00:00:00, memory = 374.98 (MB)
    completing 50% with 182 violations
    elapsed time = 00:00:00, memory = 375.36 (MB)
    completing 60% with 182 violations
    elapsed time = 00:00:01, memory = 387.77 (MB)
    completing 70% with 125 violations
    elapsed time = 00:00:03, memory = 391.22 (MB)
    completing 80% with 125 violations
    elapsed time = 00:00:03, memory = 390.89 (MB)
    completing 90% with 53 violations
    elapsed time = 00:00:03, memory = 373.71 (MB)
    completing 100% with 13 violations
    elapsed time = 00:00:05, memory = 363.61 (MB)
  number of violations = 13
cpu time = 00:00:08, elapsed time = 00:00:05, memory = 366.74 (MB), peak = 391.36 (MB)
total wire length = 10979 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 3584 um
total wire length on LAYER met2 = 5090 um
total wire length on LAYER met3 = 2297 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2944
up-via summary (total 2944):

-----------------------
 FR_MASTERSLICE       0
            li1    1270
           met1    1476
           met2     198
           met3       0
           met4       0
-----------------------
                   2944


start 2nd optimization iteration ...
    completing 10% with 13 violations
    elapsed time = 00:00:00, memory = 367.79 (MB)
    completing 20% with 13 violations
    elapsed time = 00:00:01, memory = 384.63 (MB)
    completing 30% with 17 violations
    elapsed time = 00:00:01, memory = 369.18 (MB)
    completing 40% with 17 violations
    elapsed time = 00:00:01, memory = 383.29 (MB)
    completing 50% with 17 violations
    elapsed time = 00:00:03, memory = 385.89 (MB)
    completing 60% with 24 violations
    elapsed time = 00:00:03, memory = 374.73 (MB)
    completing 70% with 24 violations
    elapsed time = 00:00:04, memory = 382.49 (MB)
    completing 80% with 26 violations
    elapsed time = 00:00:04, memory = 373.98 (MB)
    completing 90% with 26 violations
    elapsed time = 00:00:05, memory = 391.16 (MB)
    completing 100% with 42 violations
    elapsed time = 00:00:11, memory = 366.92 (MB)
  number of violations = 42
cpu time = 00:00:12, elapsed time = 00:00:11, memory = 366.91 (MB), peak = 394.25 (MB)
total wire length = 10999 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3562 um
total wire length on LAYER met2 = 5103 um
total wire length on LAYER met3 = 2330 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2959
up-via summary (total 2959):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     206
           met3       0
           met4       0
-----------------------
                   2959


start 3rd optimization iteration ...
    completing 10% with 42 violations
    elapsed time = 00:00:00, memory = 372.34 (MB)
    completing 20% with 42 violations
    elapsed time = 00:00:00, memory = 371.88 (MB)
    completing 30% with 42 violations
    elapsed time = 00:00:00, memory = 371.53 (MB)
    completing 40% with 42 violations
    elapsed time = 00:00:00, memory = 371.53 (MB)
    completing 50% with 42 violations
    elapsed time = 00:00:00, memory = 372.41 (MB)
    completing 60% with 42 violations
    elapsed time = 00:00:00, memory = 372.41 (MB)
    completing 70% with 24 violations
    elapsed time = 00:00:02, memory = 401.96 (MB)
    completing 80% with 24 violations
    elapsed time = 00:00:03, memory = 395.99 (MB)
    completing 90% with 14 violations
    elapsed time = 00:00:03, memory = 384.74 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 369.41 (MB)
  number of violations = 6
cpu time = 00:00:05, elapsed time = 00:00:03, memory = 369.34 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 4th optimization iteration ...
    completing 10% with 6 violations
    elapsed time = 00:00:00, memory = 373.50 (MB)
    completing 20% with 6 violations
    elapsed time = 00:00:00, memory = 373.50 (MB)
    completing 30% with 6 violations
    elapsed time = 00:00:00, memory = 377.74 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 368.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 368.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 370.55 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 370.63 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 370.63 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 370.34 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 371.29 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 371.29 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 369.15 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 370.00 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.70 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 374.63 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 370.60 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 368.60 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 373.63 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.14 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 368.15 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.15 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.15 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 368.77 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 368.35 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.40 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 369.74 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 369.68 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 370.85 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 369.69 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 370.53 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 373.41 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 374.43 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.43 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 367.32 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 368.59 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.84 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 369.01 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 369.54 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 368.29 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 369.77 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 369.83 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 369.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 370.04 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.04 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 367.60 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 369.46 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 369.22 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 369.32 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 369.52 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 369.00 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 370.76 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.47 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 369.45 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 370.62 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.62 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 368.61 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 367.81 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.24 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 368.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.95 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 369.65 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 368.40 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 368.95 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 369.13 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 369.41 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.41 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 367.66 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 368.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.70 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 368.94 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 369.20 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 368.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 369.35 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 369.98 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 370.32 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 370.36 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.36 (MB), peak = 412.89 (MB)
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948


complete detail routing
total wire length = 11030 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3760 um
total wire length on LAYER met2 = 5052 um
total wire length on LAYER met3 = 2213 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2948
up-via summary (total 2948):

-----------------------
 FR_MASTERSLICE       0
            li1    1268
           met1    1485
           met2     195
           met3       0
           met4       0
-----------------------
                   2948

cpu time = 00:00:37, elapsed time = 00:00:26, memory = 370.36 (MB), peak = 412.89 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/grid_clb/runs/03-09_18-14//results/routing/grid_clb.def.ref at line 2.


Runtime taken (hrt): 27.7907
