5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.vcd -o dly_assign1.cdd -v dly_assign1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" dly_assign1.v 1 27 1
2 1 5 8000c 1 3d 5002 0 0 1 34 2 $u0
2 2 12 8000c 1 3d 5002 0 0 1 34 2 $u1
1 a 3 830004 1 0 0 0 1 33 102
1 b 3 830007 1 0 0 0 1 33 1002
1 c 3 83000a 1 0 0 0 1 33 2
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" dly_assign1.v 0 10 1
2 3 6 20002 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 6 10002 2 2c 900a 3 0 32 34 aa aa aa aa aa aa aa aa
2 5 7 c000f 1 0 1004 0 0 1 36 0
2 6 7 80008 0 1 400 0 0 a
2 7 7 8000f 1 37 6 5 6
2 8 8 c000c 0 1 10 0 0 c
2 9 8 80008 1 1 18 0 0 b
2 10 8 8000c 1 9 1038 8 9 1 34 102
2 11 8 60006 0 0 1010 0 0 32 96 11 0 0 0 0 0 0 0
2 12 8 50006 0 2c 9028 11 0 1 34 2
2 13 8 5000c 1 56 1030 10 12 1 34 2
2 14 8 10001 0 1 400 0 0 a
2 15 8 1000c 2 55 2 13 14
2 16 9 50008 1 0 1008 0 0 1 36 1
2 17 9 10001 0 1 400 0 0 c
2 18 9 10008 1 37 a 16 17
4 18 0 0 0
4 15 0 18 0
4 7 0 15 15
4 4 11 7 0
3 1 main.$u1 "main.$u1" dly_assign1.v 0 16 1
2 19 13 50008 1 0 1008 0 0 1 36 1
2 20 13 10001 0 1 400 0 0 b
2 21 13 10008 1 37 a 19 20
2 22 14 20002 1 0 1008 0 0 32 96 4 0 0 0 0 0 0 0
2 23 14 10002 2 2c 900a 22 0 32 34 aa aa aa aa aa aa aa aa
2 24 15 50008 1 0 1004 0 0 1 36 0
2 25 15 10001 0 1 400 0 0 b
2 26 15 10008 1 37 6 24 25
4 26 0 0 0
4 23 0 26 0
4 21 11 23 23
3 1 main.$u2 "main.$u2" dly_assign1.v 0 25 1
