Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun May  9 22:55:23 2021
| Host         : fiee-MACHR-WX9 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              15 |           12 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              66 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |             Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG                         | button_right1/db1/xnew_C_i_1__1_n_0   | button_right1/db1/xnew_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  button_down1/db1/xnew_reg_LDC_i_1_n_0     |                                       | button_down1/db1/xnew_reg_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         | button_down1/db1/xnew_C_i_1__0_n_0    | button_down1/db1/xnew_reg_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         | button_down1/db1/xnew_C_i_1__0_n_0    | button_down1/db1/xnew_reg_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         | button_up1/db1/xnew_C_i_1_n_0         | button_up1/db1/xnew_reg_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         | button_up1/db1/xnew_C_i_1_n_0         | button_up1/db1/xnew_reg_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         | button_right1/db1/xnew_C_i_1__1_n_0   | button_right1/db1/xnew_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  button_right1/db1/xnew_reg_LDC_i_1__1_n_0 |                                       | button_right1/db1/xnew_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       | button_down1/db1/xnew_reg_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       | button_down1/db1/xnew_reg_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       | button_up1/db1/xnew_reg_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       | button_up1/db1/xnew_reg_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       | button_right1/db1/xnew_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       | button_right1/db1/xnew_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  button_up1/db1/xnew_reg_LDC_i_1__0_n_0    |                                       | button_up1/db1/xnew_reg_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG                         |                                       |                                           |                1 |              3 |         3.00 |
|  sys_clk_IBUF_BUFG                         |                                       | sys_rst_n_IBUF                            |                6 |              9 |         1.50 |
|  sys_clk_IBUF_BUFG                         | button_up1/db1/count[0]_i_1_n_0       | sys_rst_n_IBUF                            |                5 |             20 |         4.00 |
|  sys_clk_IBUF_BUFG                         | button_down1/db1/count[0]_i_1__0_n_0  | sys_rst_n_IBUF                            |                5 |             20 |         4.00 |
|  sys_clk_IBUF_BUFG                         | button_right1/db1/count[0]_i_1__1_n_0 | sys_rst_n_IBUF                            |                5 |             20 |         4.00 |
+--------------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+


