Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  4 15:08:23 2023
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_pcie_3_0_7vx_ep_timing_summary_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_timing_summary_routed.pb -rpx xilinx_pcie_3_0_7vx_ep_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_3_0_7vx_ep
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  2           
TIMING-16  Warning   Large setup violation         32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (3)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.328     -117.869                    291                 8043        0.017        0.000                      0                 8043        0.000        0.000                       0                  2573  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y1            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 2.000}        4.000           250.000         
  userclk2               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                        9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
txoutclk_x0y1                                                                                                                                                              3.000        0.000                       0                     2  
  clk_125mhz_x0y1              2.634        0.000                      0                  946        0.106        0.000                      0                  946        2.286        0.000                       0                   416  
    clk_125mhz_mux_x0y1        2.666        0.000                      0                 3287        0.086        0.000                      0                 3287        0.549        0.000                       0                  1377  
  clk_250mhz_x0y1                                                                                                                                                          2.591        0.000                       0                     2  
    clk_250mhz_mux_x0y1       -1.328     -117.869                    291                 3287        0.086        0.000                      0                 3287        0.000        0.000                       0                  1377  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     1.403        0.000                      0                 1275        0.017        0.000                      0                 1275        0.082        0.000                       0                    31  
  userclk2                     3.644        0.000                      0                 2455        0.081        0.000                      0                 2455        2.400        0.000                       0                   700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            4.298        0.000                      0                   22        0.258        0.000                      0                   22  
clk_250mhz_mux_x0y1  clk_125mhz_x0y1            0.178        0.000                      0                   22        0.067        0.000                      0                   22  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        4.607        0.000                      0                    9        0.296        0.000                      0                    9  
userclk2             clk_125mhz_mux_x0y1        5.325        0.000                      0                    2        0.586        0.000                      0                    2  
clk_125mhz_x0y1      clk_250mhz_mux_x0y1        0.487        0.000                      0                    9        0.104        0.000                      0                    9  
userclk2             clk_250mhz_mux_x0y1        1.325        0.000                      0                    2        0.586        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk2                   5.285        0.000                      0                    1        0.569        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk2                   1.285        0.000                      0                    1        0.569        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    userclk2             userclk1                   1.761        0.000                      0                    2        0.422        0.000                      0                    2  
**async_default**    clk_125mhz_mux_x0y1  userclk2                   5.421        0.000                      0                    2        0.367        0.000                      0                    2  
**async_default**    clk_250mhz_mux_x0y1  userclk2                   1.421        0.000                      0                    2        0.367        0.000                      0                    2  
**async_default**    userclk2             userclk2                   5.866        0.000                      0                   15        0.408        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               userclk2                                  
(none)                                    clk_125mhz_mux_x0y1  
(none)               clk_250mhz_mux_x0y1  clk_125mhz_mux_x0y1  
(none)               clk_125mhz_mux_x0y1  clk_125mhz_x0y1      
(none)               clk_250mhz_mux_x0y1  clk_125mhz_x0y1      
(none)                                    clk_250mhz_mux_x0y1  
(none)               clk_125mhz_mux_x0y1  clk_250mhz_mux_x0y1  
(none)               clk_125mhz_mux_x0y1  clk_250mhz_x0y1      
(none)               clk_250mhz_mux_x0y1  clk_250mhz_x0y1      
(none)                                    userclk2             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_125mhz_mux_x0y1                       
(none)               clk_250mhz_mux_x0y1                       
(none)               mmcm_fb                                   
(none)               sys_clk                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 15.424 - 10.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    1.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.954     6.799    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y415       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y415       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.799 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.799    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y415       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.721    15.424    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y415       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.375    16.799    
                         clock uncertainty           -0.035    16.763    
    SLICE_X212Y415       FDRE (Setup_fdre_C_D)        0.064    16.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 15.429 - 10.000 ) 
    Source Clock Delay      (SCD):    6.806ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.961     6.806    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y403       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.806 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.806    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X208Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.726    15.429    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X208Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.377    16.806    
                         clock uncertainty           -0.035    16.770    
    SLICE_X208Y403       FDRE (Setup_fdre_C_D)        0.064    16.834    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y401       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.807 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.807    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.727    15.430    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.377    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X212Y401       FDRE (Setup_fdre_C_D)        0.064    16.835    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 15.300 - 10.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.802     6.647    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y399       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y399       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.647 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.647    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.597    15.300    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.347    16.647    
                         clock uncertainty           -0.035    16.611    
    SLICE_X212Y399       FDRE (Setup_fdre_C_D)        0.064    16.675    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.675    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 15.431 - 10.000 ) 
    Source Clock Delay      (SCD):    6.809ns
    Clock Pessimism Removal (CPR):    1.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.964     6.809    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y401       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.809 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.809    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.728    15.431    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.378    16.809    
                         clock uncertainty           -0.035    16.773    
    SLICE_X216Y401       FDRE (Setup_fdre_C_D)        0.064    16.837    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 15.428 - 10.000 ) 
    Source Clock Delay      (SCD):    6.805ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.960     6.805    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y409       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.805 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.805    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y409       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.725    15.428    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y409       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.377    16.805    
                         clock uncertainty           -0.035    16.769    
    SLICE_X212Y409       FDRE (Setup_fdre_C_D)        0.064    16.833    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.833    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 15.427 - 10.000 ) 
    Source Clock Delay      (SCD):    6.805ns
    Clock Pessimism Removal (CPR):    1.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.960     6.805    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y411       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.805 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.805    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.724    15.427    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.378    16.805    
                         clock uncertainty           -0.035    16.769    
    SLICE_X216Y411       FDRE (Setup_fdre_C_D)        0.064    16.833    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.833    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 15.426 - 10.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.958     6.803    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y411       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.803 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.803    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.723    15.426    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.377    16.803    
                         clock uncertainty           -0.035    16.767    
    SLICE_X212Y411       FDRE (Setup_fdre_C_D)        0.064    16.831    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 15.426 - 10.000 ) 
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.958     6.803    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y411       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     7.540 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     7.540    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.723    15.426    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.377    16.803    
                         clock uncertainty           -0.035    16.767    
    SLICE_X212Y411       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.731    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.731    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.845 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y401       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     7.544 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     7.544    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E10                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.703 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.727    15.430    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.377    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X212Y401       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.735    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.928     2.701    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y403       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.972 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.972    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.198     3.360    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.659     2.701    
    SLICE_X208Y403       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.800    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.929     2.702    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y409       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.973 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.973    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.198     3.360    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.658     2.702    
    SLICE_X212Y409       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.801    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.929     2.702    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y411       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.973 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.973    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.199     3.361    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.659     2.702    
    SLICE_X216Y411       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.801    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.931     2.704    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y401       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.975 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.975    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.200     3.362    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.658     2.704    
    SLICE_X212Y401       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.803    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.851     2.624    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y399       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y399       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.895 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.895    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y399       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.100     3.262    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y399       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.638     2.624    
    SLICE_X212Y399       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.723    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.932     2.705    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y401       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.976 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.976    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.202     3.364    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y401       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.659     2.705    
    SLICE_X216Y401       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.804    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.926     2.699    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y415       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y415       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.970 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.970    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y415       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.193     3.355    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y415       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.656     2.699    
    SLICE_X212Y415       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.798    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.928     2.701    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y411       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.972 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.972    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.197     3.359    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y411       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.658     2.701    
    SLICE_X212Y411       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.800    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.928     2.701    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y403       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.977 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.977    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.198     3.360    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X208Y403       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.659     2.701    
    SLICE_X208Y403       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.803    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.773 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.929     2.702    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y409       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.978 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.978    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.162 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.198     3.360    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y409       SRLC32E                                      r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.658     2.702    
    SLICE_X212Y409       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.804    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y20       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X1Y16    refclk_ibuf/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y8    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y34  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y35  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X212Y399       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X208Y403       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.236ns (4.678%)  route 4.809ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.809    10.075    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/C
                         clock pessimism              0.337    13.164    
                         clock uncertainty           -0.071    13.093    
    SLICE_X214Y442       FDRE (Setup_fdre_C_R)       -0.384    12.709    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.236ns (4.678%)  route 4.809ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.809    10.075    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]/C
                         clock pessimism              0.337    13.164    
                         clock uncertainty           -0.071    13.093    
    SLICE_X214Y442       FDRE (Setup_fdre_C_R)       -0.384    12.709    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[1]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.236ns (4.678%)  route 4.809ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.809    10.075    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]/C
                         clock pessimism              0.337    13.164    
                         clock uncertainty           -0.071    13.093    
    SLICE_X214Y442       FDRE (Setup_fdre_C_R)       -0.384    12.709    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.236ns (4.678%)  route 4.809ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.809    10.075    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]/C
                         clock pessimism              0.337    13.164    
                         clock uncertainty           -0.071    13.093    
    SLICE_X214Y442       FDRE (Setup_fdre_C_R)       -0.384    12.709    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.236ns (4.678%)  route 4.809ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.809    10.075    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y442       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/C
                         clock pessimism              0.337    13.164    
                         clock uncertainty           -0.071    13.093    
    SLICE_X214Y442       FDRE (Setup_fdre_C_R)       -0.384    12.709    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.236ns (4.762%)  route 4.720ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.720     9.986    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.726    12.826    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[3]/C
                         clock pessimism              0.337    13.163    
                         clock uncertainty           -0.071    13.092    
    SLICE_X214Y441       FDRE (Setup_fdre_C_R)       -0.384    12.708    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.236ns (4.764%)  route 4.718ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.718     9.984    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.726    12.826    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[1]/C
                         clock pessimism              0.337    13.163    
                         clock uncertainty           -0.071    13.092    
    SLICE_X215Y441       FDRE (Setup_fdre_C_R)       -0.384    12.708    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.236ns (4.764%)  route 4.718ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.718     9.984    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.726    12.826    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[2]/C
                         clock pessimism              0.337    13.163    
                         clock uncertainty           -0.071    13.092    
    SLICE_X215Y441       FDRE (Setup_fdre_C_R)       -0.384    12.708    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/load_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.236ns (4.764%)  route 4.718ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.718     9.984    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/load_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.726    12.826    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y441       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/load_cnt_reg[0]/C
                         clock pessimism              0.337    13.163    
                         clock uncertainty           -0.071    13.092    
    SLICE_X215Y441       FDRE (Setup_fdre_C_R)       -0.384    12.708    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.236ns (4.769%)  route 4.713ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.636     5.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X216Y334       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y334       FDRE (Prop_fdre_C_Q)         0.236     5.266 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.713     9.979    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y438       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.724    12.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y438       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism              0.337    13.161    
                         clock uncertainty           -0.071    13.090    
    SLICE_X218Y438       FDRE (Setup_fdre_C_R)       -0.384    12.706    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  2.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y439       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y439       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.792    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[5]
    SLICE_X221Y439       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.199     3.050    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y439       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism             -0.413     2.637    
    SLICE_X221Y439       FDRE (Hold_fdre_C_D)         0.049     2.686    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X221Y421       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y421       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1[5]
    SLICE_X221Y421       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.189     3.040    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X221Y421       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/C
                         clock pessimism             -0.411     2.629    
    SLICE_X221Y421       FDRE (Hold_fdre_C_D)         0.047     2.676    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y428       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1[3]
    SLICE_X221Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.189     3.040    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[3]/C
                         clock pessimism             -0.411     2.629    
    SLICE_X221Y428       FDRE (Hold_fdre_C_D)         0.047     2.676    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.926     2.634    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y433       FDRE (Prop_fdre_C_Q)         0.100     2.734 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.789    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.194     3.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.411     2.634    
    SLICE_X217Y433       FDRE (Hold_fdre_C_D)         0.047     2.681    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.932     2.640    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y401       FDRE (Prop_fdre_C_Q)         0.100     2.740 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     2.795    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[10]
    SLICE_X221Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism             -0.413     2.640    
    SLICE_X221Y401       FDRE (Hold_fdre_C_D)         0.047     2.687    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.932     2.640    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y401       FDRE (Prop_fdre_C_Q)         0.100     2.740 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     2.795    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[13]
    SLICE_X221Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.413     2.640    
    SLICE_X221Y401       FDRE (Hold_fdre_C_D)         0.047     2.687    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.928     2.636    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y412       FDRE (Prop_fdre_C_Q)         0.100     2.736 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[8]/Q
                         net (fo=1, routed)           0.055     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[8]
    SLICE_X221Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.197     3.048    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism             -0.412     2.636    
    SLICE_X221Y412       FDRE (Hold_fdre_C_D)         0.047     2.683    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y406       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.794    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.413     2.639    
    SLICE_X215Y406       FDRE (Hold_fdre_C_D)         0.047     2.686    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.920     2.628    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y427       FDRE (Prop_fdre_C_Q)         0.100     2.728 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1[0]
    SLICE_X221Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.188     3.039    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.411     2.628    
    SLICE_X221Y427       FDRE (Hold_fdre_C_D)         0.047     2.675    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.922     2.630    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y429       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y429       FDRE (Prop_fdre_C_Q)         0.100     2.730 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[12]/Q
                         net (fo=1, routed)           0.055     2.785    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1[12]
    SLICE_X217Y429       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.190     3.041    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y429       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism             -0.411     2.630    
    SLICE_X217Y429       FDRE (Hold_fdre_C_D)         0.047     2.677    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y8    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y34  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y35  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         8.000       6.591      BUFGCTRL_X0Y18       vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.408         8.000       6.591      BUFGCTRL_X0Y16       vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y400       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y400       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y401       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y402       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.129ns (24.549%)  route 3.470ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           2.938     9.551    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[56]
    SLICE_X212Y261       LUT5 (Prop_lut5_I0_O)        0.043     9.594 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_286/O
                         net (fo=1, routed)           0.532    10.126    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[8])
                                                      0.118    12.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.129ns (25.092%)  route 3.370ns (74.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[0]
                         net (fo=1, routed)           2.919     9.532    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[48]
    SLICE_X212Y263       LUT5 (Prop_lut5_I0_O)        0.043     9.575 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_294/O
                         net (fo=1, routed)           0.451    10.026    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[0])
                                                      0.040    12.713    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.129ns (24.787%)  route 3.426ns (75.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           2.893     9.506    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X212Y262       LUT5 (Prop_lut5_I0_O)        0.043     9.549 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_11/O
                         net (fo=1, routed)           0.533    10.082    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3PHYSTATUS)
                                                      0.111    12.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.129ns (24.762%)  route 3.430ns (75.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[10]
                         net (fo=1, routed)           2.654     9.266    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[58]
    SLICE_X213Y280       LUT5 (Prop_lut5_I0_O)        0.043     9.309 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_284/O
                         net (fo=1, routed)           0.777    10.086    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[10])
                                                      0.121    12.794    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.129ns (25.416%)  route 3.313ns (74.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.126     5.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.606 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           2.943     9.549    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X211Y258       LUT5 (Prop_lut5_I0_O)        0.043     9.592 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/PCIE_3_0_i_i_8/O
                         net (fo=1, routed)           0.370     9.962    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx2_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX2PHYSTATUS)
                                                      0.025    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.129ns (24.867%)  route 3.411ns (75.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[1]
                         net (fo=1, routed)           2.636     9.249    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[49]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.292 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_293/O
                         net (fo=1, routed)           0.775    10.067    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[1])
                                                      0.138    12.811    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.129ns (25.198%)  route 3.352ns (74.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.126     5.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.086     6.606 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[6]
                         net (fo=1, routed)           2.758     9.363    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[38]
    SLICE_X213Y270       LUT5 (Prop_lut5_I0_O)        0.043     9.406 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_272/O
                         net (fo=1, routed)           0.594    10.000    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX2DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX2DATA[6])
                                                      0.085    12.758    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.129ns (25.025%)  route 3.382ns (74.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           2.697     9.310    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_3
    SLICE_X210Y281       LUT6 (Prop_lut6_I0_O)        0.043     9.353 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_12/O
                         net (fo=1, routed)           0.685    10.038    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3VALID)
                                                      0.123    12.796    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.129ns (25.546%)  route 3.290ns (74.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[15]
                         net (fo=1, routed)           2.904     9.517    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[63]
    SLICE_X210Y261       LUT5 (Prop_lut5_I0_O)        0.043     9.560 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_279/O
                         net (fo=1, routed)           0.387     9.946    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[15])
                                                      0.071    12.744    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.129ns (25.444%)  route 3.308ns (74.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           2.528     9.141    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[50]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.184 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_292/O
                         net (fo=1, routed)           0.780     9.964    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338    12.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307    12.745    
                         clock uncertainty           -0.071    12.673    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[2])
                                                      0.100    12.773    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  2.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.118ns (23.817%)  route 0.377ns (76.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y251       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y251       FDRE (Prop_fdre_C_Q)         0.118     2.515 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done_reg/Q
                         net (fo=1, routed)           0.377     2.892    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXEQ_DONE[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.316     2.436    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX3EQDONE)
                                                      0.371     2.807    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.832%)  route 0.294ns (65.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X217Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.091     2.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/Q
                         net (fo=3, routed)           0.294     2.945    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
    SLICE_X218Y405       LUT5 (Prop_lut5_I2_O)        0.066     3.011 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_i_1__0/O
                         net (fo=1, routed)           0.000     3.011    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_i_1__0_n_0
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg/C
                         clock pessimism             -0.191     2.861    
    SLICE_X218Y405       FDRE (Hold_fdre_C_D)         0.061     2.922    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.155ns (34.167%)  route 0.299ns (65.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X219Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y397       FDRE (Prop_fdre_C_Q)         0.091     2.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2_reg/Q
                         net (fo=6, routed)           0.299     2.950    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/out
    SLICE_X219Y405       LUT5 (Prop_lut5_I2_O)        0.064     3.014 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__0_n_0
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
                         clock pessimism             -0.191     2.861    
    SLICE_X219Y405       FDRE (Hold_fdre_C_D)         0.061     2.922    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.157ns (34.437%)  route 0.299ns (65.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X217Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.091     2.651 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/Q
                         net (fo=3, routed)           0.299     2.950    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
    SLICE_X218Y405       LUT4 (Prop_lut4_I2_O)        0.066     3.016 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.016    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[1]_i_1__0_n_0
    SLICE_X218Y405       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y405       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]/C
                         clock pessimism             -0.191     2.861    
    SLICE_X218Y405       FDSE (Hold_fdse_C_D)         0.060     2.921    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[14]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.157ns (23.277%)  route 0.517ns (76.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.698     2.406    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y239       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y239       FDRE (Prop_fdre_C_Q)         0.091     2.497 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/Q
                         net (fo=1, routed)           0.181     2.678    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[14]
    SLICE_X194Y239       LUT2 (Prop_lut2_I0_O)        0.066     2.744 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_214/O
                         net (fo=1, routed)           0.337     3.080    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3EQLPNEWTXCOEFFORPRESET[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.143     2.609    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX3EQLPNEWTXCOEFFORPRESET[14])
                                                      0.374     2.983    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.157ns (34.130%)  route 0.303ns (65.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X217Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.091     2.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/Q
                         net (fo=3, routed)           0.303     2.954    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
    SLICE_X218Y405       LUT4 (Prop_lut4_I3_O)        0.066     3.020 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.020    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__0_n_0
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/C
                         clock pessimism             -0.191     2.861    
    SLICE_X218Y405       FDRE (Hold_fdre_C_D)         0.060     2.921    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.155ns (23.981%)  route 0.491ns (76.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X205Y224       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y224       FDRE (Prop_fdre_C_Q)         0.091     2.488 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[6]/Q
                         net (fo=1, routed)           0.187     2.675    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[6]
    SLICE_X204Y224       LUT2 (Prop_lut2_I0_O)        0.064     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_168/O
                         net (fo=1, routed)           0.305     3.043    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0EQLPNEWTXCOEFFORPRESET[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.143     2.609    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQLPNEWTXCOEFFORPRESET[6])
                                                      0.333     2.942    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.118ns (22.572%)  route 0.405ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.683     2.391    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X210Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y268       FDRE (Prop_fdre_C_Q)         0.118     2.509 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.405     2.914    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[24]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.316     2.436    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[9])
                                                      0.373     2.809    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.697     2.405    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y229       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y229       FDRE (Prop_fdre_C_Q)         0.100     2.505 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[3]
    SLICE_X207Y229       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.899     2.750    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y229       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                         clock pessimism             -0.345     2.405    
    SLICE_X207Y229       FDRE (Hold_fdre_C_D)         0.049     2.454    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X219Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.715    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1
    SLICE_X219Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X219Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/C
                         clock pessimism             -0.393     2.560    
    SLICE_X219Y398       FDRE (Hold_fdre_C_D)         0.049     2.609    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X209Y401       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X209Y401       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y334       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y334       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408         4.000       2.591      BUFGCTRL_X0Y16   vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :          291  Failing Endpoints,  Worst Slack       -1.328ns,  Total Violation     -117.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.129ns (24.549%)  route 3.470ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           2.938     9.551    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[56]
    SLICE_X212Y261       LUT5 (Prop_lut5_I0_O)        0.043     9.594 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_286/O
                         net (fo=1, routed)           0.532    10.126    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[8])
                                                      0.118     8.798    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.129ns (25.092%)  route 3.370ns (74.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[0]
                         net (fo=1, routed)           2.919     9.532    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[48]
    SLICE_X212Y263       LUT5 (Prop_lut5_I0_O)        0.043     9.575 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_294/O
                         net (fo=1, routed)           0.451    10.026    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[0])
                                                      0.040     8.720    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.129ns (24.787%)  route 3.426ns (75.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           2.893     9.506    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X212Y262       LUT5 (Prop_lut5_I0_O)        0.043     9.549 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_11/O
                         net (fo=1, routed)           0.533    10.082    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3PHYSTATUS)
                                                      0.111     8.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.129ns (24.762%)  route 3.430ns (75.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[10]
                         net (fo=1, routed)           2.654     9.266    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[58]
    SLICE_X213Y280       LUT5 (Prop_lut5_I0_O)        0.043     9.309 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_284/O
                         net (fo=1, routed)           0.777    10.086    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[10])
                                                      0.121     8.801    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.129ns (25.416%)  route 3.313ns (74.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.126     5.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.606 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           2.943     9.549    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X211Y258       LUT5 (Prop_lut5_I0_O)        0.043     9.592 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/PCIE_3_0_i_i_8/O
                         net (fo=1, routed)           0.370     9.962    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx2_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX2PHYSTATUS)
                                                      0.025     8.705    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.129ns (24.867%)  route 3.411ns (75.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[1]
                         net (fo=1, routed)           2.636     9.249    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[49]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.292 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_293/O
                         net (fo=1, routed)           0.775    10.067    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[1])
                                                      0.138     8.818    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.129ns (25.198%)  route 3.352ns (74.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.126     5.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.086     6.606 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[6]
                         net (fo=1, routed)           2.758     9.363    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[38]
    SLICE_X213Y270       LUT5 (Prop_lut5_I0_O)        0.043     9.406 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_272/O
                         net (fo=1, routed)           0.594    10.000    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX2DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX2DATA[6])
                                                      0.085     8.765    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.129ns (25.025%)  route 3.382ns (74.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           2.697     9.310    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_3
    SLICE_X210Y281       LUT6 (Prop_lut6_I0_O)        0.043     9.353 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_12/O
                         net (fo=1, routed)           0.685    10.038    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3VALID)
                                                      0.123     8.803    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.129ns (25.546%)  route 3.290ns (74.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[15]
                         net (fo=1, routed)           2.904     9.517    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[63]
    SLICE_X210Y261       LUT5 (Prop_lut5_I0_O)        0.043     9.560 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_279/O
                         net (fo=1, routed)           0.387     9.946    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[15])
                                                      0.071     8.751    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.184ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.129ns (25.444%)  route 3.308ns (74.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 8.438 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           2.528     9.141    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[50]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.184 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_292/O
                         net (fo=1, routed)           0.780     9.964    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     8.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.307     8.745    
                         clock uncertainty           -0.065     8.680    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX3DATA[2])
                                                      0.100     8.780    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 -1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.118ns (23.817%)  route 0.377ns (76.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y251       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y251       FDRE (Prop_fdre_C_Q)         0.118     2.515 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done_reg/Q
                         net (fo=1, routed)           0.377     2.892    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXEQ_DONE[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.316     2.436    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX3EQDONE)
                                                      0.371     2.807    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.832%)  route 0.294ns (65.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X217Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.091     2.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/Q
                         net (fo=3, routed)           0.294     2.945    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
    SLICE_X218Y405       LUT5 (Prop_lut5_I2_O)        0.066     3.011 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_i_1__0/O
                         net (fo=1, routed)           0.000     3.011    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_i_1__0_n_0
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg/C
                         clock pessimism             -0.191     2.861    
    SLICE_X218Y405       FDRE (Hold_fdre_C_D)         0.061     2.922    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.txsync_done_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.155ns (34.167%)  route 0.299ns (65.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X219Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y397       FDRE (Prop_fdre_C_Q)         0.091     2.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txelecidle_reg2_reg/Q
                         net (fo=6, routed)           0.299     2.950    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/out
    SLICE_X219Y405       LUT5 (Prop_lut5_I2_O)        0.064     3.014 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__0_n_0
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
                         clock pessimism             -0.191     2.861    
    SLICE_X219Y405       FDRE (Hold_fdre_C_D)         0.061     2.922    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.157ns (34.437%)  route 0.299ns (65.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X217Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.091     2.651 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/Q
                         net (fo=3, routed)           0.299     2.950    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
    SLICE_X218Y405       LUT4 (Prop_lut4_I2_O)        0.066     3.016 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.016    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[1]_i_1__0_n_0
    SLICE_X218Y405       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y405       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]/C
                         clock pessimism             -0.191     2.861    
    SLICE_X218Y405       FDSE (Hold_fdse_C_D)         0.060     2.921    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[14]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.157ns (23.277%)  route 0.517ns (76.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.698     2.406    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y239       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y239       FDRE (Prop_fdre_C_Q)         0.091     2.497 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/Q
                         net (fo=1, routed)           0.181     2.678    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[14]
    SLICE_X194Y239       LUT2 (Prop_lut2_I0_O)        0.066     2.744 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_214/O
                         net (fo=1, routed)           0.337     3.080    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3EQLPNEWTXCOEFFORPRESET[14]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.143     2.609    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX3EQLPNEWTXCOEFFORPRESET[14])
                                                      0.374     2.983    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.157ns (34.130%)  route 0.303ns (65.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X217Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.091     2.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2_reg/Q
                         net (fo=3, routed)           0.303     2.954    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2
    SLICE_X218Y405       LUT4 (Prop_lut4_I3_O)        0.066     3.020 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.020    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__0_n_0
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/C
                         clock pessimism             -0.191     2.861    
    SLICE_X218Y405       FDRE (Hold_fdre_C_D)         0.060     2.921    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.155ns (23.981%)  route 0.491ns (76.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X205Y224       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y224       FDRE (Prop_fdre_C_Q)         0.091     2.488 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[6]/Q
                         net (fo=1, routed)           0.187     2.675    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[6]
    SLICE_X204Y224       LUT2 (Prop_lut2_I0_O)        0.064     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_168/O
                         net (fo=1, routed)           0.305     3.043    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0EQLPNEWTXCOEFFORPRESET[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0EQLPNEWTXCOEFFORPRESET[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.143     2.609    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX0EQLPNEWTXCOEFFORPRESET[6])
                                                      0.333     2.942    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.118ns (22.572%)  route 0.405ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.683     2.391    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X210Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y268       FDRE (Prop_fdre_C_Q)         0.118     2.509 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.405     2.914    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_COEFF[24]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.901     2.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.316     2.436    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[9])
                                                      0.373     2.809    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.697     2.405    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y229       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y229       FDRE (Prop_fdre_C_Q)         0.100     2.505 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[3]
    SLICE_X207Y229       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.899     2.750    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y229       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                         clock pessimism             -0.345     2.405    
    SLICE_X207Y229       FDRE (Hold_fdre_C_D)         0.049     2.454    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X219Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.715    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1
    SLICE_X219Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X219Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/C
                         clock pessimism             -0.393     2.560    
    SLICE_X219Y398       FDRE (Hold_fdre_C_D)         0.049     2.609    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y32  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y33  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y401       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y401       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y334       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y334       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y400       vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.315ns (16.957%)  route 1.543ns (83.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.883    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[46])
                                                      0.315     5.198 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[46]
                         net (fo=2, routed)           1.543     6.740    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[46]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     8.457    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.294     8.751    
                         clock uncertainty           -0.065     8.686    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.543     8.143    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.372ns (20.788%)  route 1.417ns (79.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.883    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[32])
                                                      0.372     5.255 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[32]
                         net (fo=2, routed)           1.417     6.672    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[32]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     8.457    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.294     8.751    
                         clock uncertainty           -0.065     8.686    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[29])
                                                     -0.543     8.143    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.306ns (17.102%)  route 1.483ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.883    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[23])
                                                      0.306     5.189 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[23]
                         net (fo=2, routed)           1.483     6.672    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[23]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     8.457    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.294     8.751    
                         clock uncertainty           -0.065     8.686    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[21])
                                                     -0.543     8.143    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.318ns (17.983%)  route 1.450ns (82.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 8.457 - 4.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.883    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[57])
                                                      0.318     5.201 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[57]
                         net (fo=2, routed)           1.450     6.651    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[57]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     8.457    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.294     8.751    
                         clock uncertainty           -0.065     8.686    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.543     8.143    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.308ns (17.658%)  route 1.436ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.477 - 4.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[1])
                                                      0.308     5.179 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[1]
                         net (fo=2, routed)           1.436     6.615    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[73]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     8.477    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.294     8.771    
                         clock uncertainty           -0.065     8.706    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[1])
                                                     -0.543     8.163    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[131]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.668ns (31.766%)  route 1.435ns (68.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 8.431 - 4.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.516     4.910    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y49        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      0.622     5.532 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DOBDO[21]
                         net (fo=1, routed)           0.924     6.455    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_n_46
    SLICE_X192Y257       LUT3 (Prop_lut3_I2_O)        0.046     6.501 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PCIE_3_0_i_i_25/O
                         net (fo=1, routed)           0.511     7.012    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[131]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[131]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.331     8.431    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.294     8.725    
                         clock uncertainty           -0.065     8.660    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[131])
                                                     -0.087     8.573    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.332ns (18.493%)  route 1.463ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 8.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.883    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[60])
                                                      0.332     5.215 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[60]
                         net (fo=2, routed)           1.463     6.678    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[60]
    RAMB36_X12Y48        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.375     8.475    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y48        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
                         clock pessimism              0.380     8.855    
                         clock uncertainty           -0.065     8.790    
    RAMB36_X12Y48        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.543     8.247    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.364ns (21.163%)  route 1.356ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.477 - 4.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[63])
                                                      0.364     5.235 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[63]
                         net (fo=2, routed)           1.356     6.591    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[135]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     8.477    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.294     8.771    
                         clock uncertainty           -0.065     8.706    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.543     8.163    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[132]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.673ns (32.112%)  route 1.423ns (67.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 8.431 - 4.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.516     4.910    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y49        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[22])
                                                      0.622     5.532 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DOBDO[22]
                         net (fo=1, routed)           0.948     6.480    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_n_45
    SLICE_X192Y255       LUT3 (Prop_lut3_I2_O)        0.051     6.531 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PCIE_3_0_i_i_24/O
                         net (fo=1, routed)           0.474     7.005    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[132]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[132]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.331     8.431    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.294     8.725    
                         clock uncertainty           -0.065     8.660    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[132])
                                                     -0.079     8.581    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[70]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.673ns (30.170%)  route 1.558ns (69.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 8.431 - 4.000 ) 
    Source Clock Delay      (SCD):    4.909ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.515     4.909    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y48        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[31])
                                                      0.622     5.531 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/DOBDO[31]
                         net (fo=1, routed)           1.069     6.600    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_n_36
    SLICE_X192Y253       LUT3 (Prop_lut3_I2_O)        0.051     6.651 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PCIE_3_0_i_i_86/O
                         net (fo=1, routed)           0.489     7.139    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[70]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[70]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.331     8.431    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.294     8.725    
                         clock uncertainty           -0.065     8.660    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[70])
                                                      0.072     8.732    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  1.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.131ns (29.255%)  route 0.317ns (70.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     2.393    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[0])
                                                      0.131     2.524 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[0]
                         net (fo=1, routed)           0.317     2.840    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[0]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.933     2.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.143     2.641    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.126ns (27.978%)  route 0.324ns (72.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     2.393    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[1])
                                                      0.126     2.519 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[1]
                         net (fo=1, routed)           0.324     2.843    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[1]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.934     2.785    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.143     2.642    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.825    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.057ns (13.538%)  route 0.364ns (86.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.703     2.411    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSBL[6])
                                                      0.057     2.468 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSBL[6]
                         net (fo=1, routed)           0.364     2.832    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSBL[6]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.920     2.771    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKARDCLK
                         clock pessimism             -0.143     2.628    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.811    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.137ns (29.702%)  route 0.324ns (70.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     2.393    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[6])
                                                      0.137     2.530 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[6]
                         net (fo=1, routed)           0.324     2.854    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[6]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.933     2.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.143     2.641    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.058ns (13.316%)  route 0.378ns (86.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.703     2.411    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[3])
                                                      0.058     2.469 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[3]
                         net (fo=1, routed)           0.378     2.846    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[3]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.921     2.772    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.143     2.629    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.812    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.100ns (21.461%)  route 0.366ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     2.393    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[2])
                                                      0.100     2.493 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[2]
                         net (fo=1, routed)           0.366     2.859    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[2]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.933     2.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.143     2.641    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.055ns (12.606%)  route 0.381ns (87.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.703     2.411    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[7])
                                                      0.055     2.466 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[7]
                         net (fo=1, routed)           0.381     2.847    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[7]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.921     2.772    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.143     2.629    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.812    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.103ns (16.357%)  route 0.527ns (83.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.347     4.447    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[25])
                                                      0.103     4.550 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[25]
                         net (fo=1, routed)           0.527     5.077    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[25]
    RAMB18_X12Y90        RAMB18E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.498     4.892    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y90        RAMB18E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKBWRCLK
                         clock pessimism             -0.380     4.512    
    RAMB18_X12Y90        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.527     5.039    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.066ns (14.002%)  route 0.405ns (85.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     2.393    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[3])
                                                      0.066     2.459 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[3]
                         net (fo=1, routed)           0.405     2.864    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[3]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.933     2.784    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.143     2.641    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.116ns (17.883%)  route 0.533ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.331     4.431    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[20])
                                                      0.116     4.547 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[20]
                         net (fo=2, routed)           0.533     5.079    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[92]
    RAMB36_X12Y51        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.502     4.896    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y51        RAMB36E1                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.387     4.509    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.527     5.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -5.036    
                         arrival time                           5.079    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y48    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y48    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y49    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y49    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y50    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y50    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y251   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y251   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y251   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y251   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y252   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y252   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y253   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y253   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y251   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
High Pulse Width  Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y251   vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.478       0.082      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.472       0.088      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.466       0.094      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.717         0.526       0.191      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.519       0.198      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.513       0.204      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.195       0.365      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.192       0.368      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.888ns (22.428%)  route 3.071ns (77.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[76])
                                                      0.802     5.673 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[76]
                         net (fo=10, routed)          1.350     7.023    vc709_fmc_ep_support_i/m_axis_cq_tdata[76]
    SLICE_X193Y236       LUT3 (Prop_lut3_I1_O)        0.043     7.066 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=4, routed)           0.583     7.649    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4_n_0
    SLICE_X195Y242       LUT6 (Prop_lut6_I5_O)        0.043     7.692 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          1.138     8.830    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[2]_0
    SLICE_X214Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.352    12.452    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X214Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[10]/C
                         clock pessimism              0.294    12.746    
                         clock uncertainty           -0.071    12.675    
    SLICE_X214Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.474    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.888ns (22.428%)  route 3.071ns (77.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[76])
                                                      0.802     5.673 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[76]
                         net (fo=10, routed)          1.350     7.023    vc709_fmc_ep_support_i/m_axis_cq_tdata[76]
    SLICE_X193Y236       LUT3 (Prop_lut3_I1_O)        0.043     7.066 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=4, routed)           0.583     7.649    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4_n_0
    SLICE_X195Y242       LUT6 (Prop_lut6_I5_O)        0.043     7.692 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          1.138     8.830    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[2]_0
    SLICE_X214Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.352    12.452    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X214Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[7]/C
                         clock pessimism              0.294    12.746    
                         clock uncertainty           -0.071    12.675    
    SLICE_X214Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.474    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.888ns (22.428%)  route 3.071ns (77.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[76])
                                                      0.802     5.673 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[76]
                         net (fo=10, routed)          1.350     7.023    vc709_fmc_ep_support_i/m_axis_cq_tdata[76]
    SLICE_X193Y236       LUT3 (Prop_lut3_I1_O)        0.043     7.066 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=4, routed)           0.583     7.649    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4_n_0
    SLICE_X195Y242       LUT6 (Prop_lut6_I5_O)        0.043     7.692 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          1.138     8.830    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[2]_0
    SLICE_X214Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.352    12.452    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X214Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[8]/C
                         clock pessimism              0.294    12.746    
                         clock uncertainty           -0.071    12.675    
    SLICE_X214Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.474    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.888ns (23.962%)  route 2.818ns (76.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 12.451 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[76])
                                                      0.802     5.673 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[76]
                         net (fo=10, routed)          1.350     7.023    vc709_fmc_ep_support_i/m_axis_cq_tdata[76]
    SLICE_X193Y236       LUT3 (Prop_lut3_I1_O)        0.043     7.066 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=4, routed)           0.583     7.649    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4_n_0
    SLICE_X195Y242       LUT6 (Prop_lut6_I5_O)        0.043     7.692 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          0.885     8.577    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[2]_0
    SLICE_X211Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.351    12.451    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X211Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[5]/C
                         clock pessimism              0.294    12.745    
                         clock uncertainty           -0.071    12.674    
    SLICE_X211Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.473    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.888ns (23.962%)  route 2.818ns (76.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 12.451 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[76])
                                                      0.802     5.673 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[76]
                         net (fo=10, routed)          1.350     7.023    vc709_fmc_ep_support_i/m_axis_cq_tdata[76]
    SLICE_X193Y236       LUT3 (Prop_lut3_I1_O)        0.043     7.066 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=4, routed)           0.583     7.649    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4_n_0
    SLICE_X195Y242       LUT6 (Prop_lut6_I5_O)        0.043     7.692 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          0.885     8.577    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[2]_0
    SLICE_X211Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.351    12.451    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X211Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[6]/C
                         clock pessimism              0.294    12.745    
                         clock uncertainty           -0.071    12.674    
    SLICE_X211Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.473    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.888ns (23.962%)  route 2.818ns (76.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 12.451 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[76])
                                                      0.802     5.673 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[76]
                         net (fo=10, routed)          1.350     7.023    vc709_fmc_ep_support_i/m_axis_cq_tdata[76]
    SLICE_X193Y236       LUT3 (Prop_lut3_I1_O)        0.043     7.066 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4/O
                         net (fo=4, routed)           0.583     7.649    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_4_n_0
    SLICE_X195Y242       LUT6 (Prop_lut6_I5_O)        0.043     7.692 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_1/O
                         net (fo=14, routed)          0.885     8.577    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[2]_0
    SLICE_X211Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.351    12.451    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X211Y234       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[9]/C
                         clock pessimism              0.294    12.745    
                         clock uncertainty           -0.071    12.674    
    SLICE_X211Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.473    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.061ns (28.738%)  route 2.631ns (71.262%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[73])
                                                      0.790     5.661 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[73]
                         net (fo=2, routed)           0.847     6.507    vc709_fmc_ep_support_i/m_axis_cq_tdata[73]
    SLICE_X195Y247       LUT4 (Prop_lut4_I2_O)        0.043     6.550 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.150     6.700    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X195Y247       LUT5 (Prop_lut5_I4_O)        0.043     6.743 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.495     7.238    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X195Y242       LUT4 (Prop_lut4_I0_O)        0.049     7.287 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.431     7.719    vc709_fmc_ep_support_i/req_compl0
    SLICE_X194Y236       LUT6 (Prop_lut6_I0_O)        0.136     7.855 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.708     8.563    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    12.455    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[11]/C
                         clock pessimism              0.294    12.749    
                         clock uncertainty           -0.071    12.678    
    SLICE_X208Y243       FDRE (Setup_fdre_C_CE)      -0.178    12.500    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.061ns (28.738%)  route 2.631ns (71.262%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[73])
                                                      0.790     5.661 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[73]
                         net (fo=2, routed)           0.847     6.507    vc709_fmc_ep_support_i/m_axis_cq_tdata[73]
    SLICE_X195Y247       LUT4 (Prop_lut4_I2_O)        0.043     6.550 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.150     6.700    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X195Y247       LUT5 (Prop_lut5_I4_O)        0.043     6.743 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.495     7.238    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X195Y242       LUT4 (Prop_lut4_I0_O)        0.049     7.287 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.431     7.719    vc709_fmc_ep_support_i/req_compl0
    SLICE_X194Y236       LUT6 (Prop_lut6_I0_O)        0.136     7.855 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.708     8.563    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    12.455    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[13]/C
                         clock pessimism              0.294    12.749    
                         clock uncertainty           -0.071    12.678    
    SLICE_X208Y243       FDRE (Setup_fdre_C_CE)      -0.178    12.500    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.061ns (28.738%)  route 2.631ns (71.262%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[73])
                                                      0.790     5.661 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[73]
                         net (fo=2, routed)           0.847     6.507    vc709_fmc_ep_support_i/m_axis_cq_tdata[73]
    SLICE_X195Y247       LUT4 (Prop_lut4_I2_O)        0.043     6.550 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.150     6.700    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X195Y247       LUT5 (Prop_lut5_I4_O)        0.043     6.743 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.495     7.238    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X195Y242       LUT4 (Prop_lut4_I0_O)        0.049     7.287 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.431     7.719    vc709_fmc_ep_support_i/req_compl0
    SLICE_X194Y236       LUT6 (Prop_lut6_I0_O)        0.136     7.855 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.708     8.563    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    12.455    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[15]/C
                         clock pessimism              0.294    12.749    
                         clock uncertainty           -0.071    12.678    
    SLICE_X208Y243       FDRE (Setup_fdre_C_CE)      -0.178    12.500    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.061ns (29.016%)  route 2.596ns (70.984%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[73])
                                                      0.790     5.661 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[73]
                         net (fo=2, routed)           0.847     6.507    vc709_fmc_ep_support_i/m_axis_cq_tdata[73]
    SLICE_X195Y247       LUT4 (Prop_lut4_I2_O)        0.043     6.550 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.150     6.700    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X195Y247       LUT5 (Prop_lut5_I4_O)        0.043     6.743 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.495     7.238    vc709_fmc_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X195Y242       LUT4 (Prop_lut4_I0_O)        0.049     7.287 f  vc709_fmc_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.431     7.719    vc709_fmc_ep_support_i/req_compl0
    SLICE_X194Y236       LUT6 (Prop_lut6_I0_O)        0.136     7.855 r  vc709_fmc_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.673     8.527    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X213Y239       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.354    12.454    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X213Y239       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[24]/C
                         clock pessimism              0.294    12.748    
                         clock uncertainty           -0.071    12.677    
    SLICE_X213Y239       FDRE (Setup_fdre_C_CE)      -0.201    12.476    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.091ns (14.849%)  route 0.522ns (85.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.700     2.408    pcie_app_7vx_i/user_clk
    SLICE_X195Y245       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y245       FDRE (Prop_fdre_C_Q)         0.091     2.499 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/Q
                         net (fo=1, routed)           0.522     3.021    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[15])
                                                      0.337     2.940    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.755%)  route 0.535ns (84.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.700     2.408    pcie_app_7vx_i/user_clk
    SLICE_X195Y245       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y245       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[2]/Q
                         net (fo=1, routed)           0.535     3.043    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[2])
                                                      0.356     2.959    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[66]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.100ns (15.703%)  route 0.537ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.699     2.407    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X194Y241       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y241       FDRE (Prop_fdre_C_Q)         0.100     2.507 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[66]/Q
                         net (fo=1, routed)           0.537     3.044    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[66]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[66]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[66])
                                                      0.357     2.960    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[21]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.091ns (15.448%)  route 0.498ns (84.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.700     2.408    pcie_app_7vx_i/user_clk
    SLICE_X195Y246       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y246       FDRE (Prop_fdre_C_Q)         0.091     2.499 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[21]/Q
                         net (fo=1, routed)           0.498     2.997    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[21]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[21])
                                                      0.310     2.913    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[22]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.944%)  route 0.527ns (84.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.700     2.408    pcie_app_7vx_i/user_clk
    SLICE_X195Y246       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y246       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[22]/Q
                         net (fo=1, routed)           0.527     3.035    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[22]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[22])
                                                      0.348     2.951    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.705     2.413    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X209Y240       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y240       FDRE (Prop_fdre_C_Q)         0.100     2.513 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword0_reg[14]/Q
                         net (fo=1, routed)           0.055     2.568    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]_0[14]
    SLICE_X208Y240       LUT5 (Prop_lut5_I0_O)        0.028     2.596 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata[14]_i_1/O
                         net (fo=1, routed)           0.000     2.596    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata[14]_i_1_n_0
    SLICE_X208Y240       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.910     2.761    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X208Y240       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[14]/C
                         clock pessimism             -0.337     2.424    
    SLICE_X208Y240       FDRE (Hold_fdre_C_D)         0.087     2.511    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[52]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.833%)  route 0.532ns (84.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.700     2.408    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X207Y232       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y232       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[52]/Q
                         net (fo=1, routed)           0.532     3.040    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[52]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[52]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[52])
                                                      0.352     2.955    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[29]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.837%)  route 0.531ns (84.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.701     2.409    pcie_app_7vx_i/user_clk
    SLICE_X195Y247       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y247       FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[29]/Q
                         net (fo=1, routed)           0.531     3.040    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[29]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[29])
                                                      0.348     2.951    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[64]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.100ns (15.515%)  route 0.545ns (84.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.699     2.407    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X194Y241       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y241       FDRE (Prop_fdre_C_Q)         0.100     2.507 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[64]/Q
                         net (fo=1, routed)           0.545     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[64]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[64]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[64])
                                                      0.359     2.962    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[63]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.450%)  route 0.547ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.699     2.407    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X209Y231       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y231       FDRE (Prop_fdre_C_Q)         0.100     2.507 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]/Q
                         net (fo=1, routed)           0.547     3.054    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[63]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[63]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.746    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.143     2.603    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[63])
                                                      0.361     2.964    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK    n/a            4.000         8.000       4.000      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y47    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_io_mem/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y47    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_io_mem/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y44    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem32/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y44    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem32/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y45    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem64/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y45    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem64/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y46    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y46    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y52    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/u_ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y248   pcie_app_7vx_i/cfg_mgmt_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y248   pcie_app_7vx_i/cfg_mgmt_read_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y246   pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y246   pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y246   pcie_app_7vx_i/cfg_mgmt_write_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y246   pcie_app_7vx_i/cfg_mgmt_write_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y245   pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y245   pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y245   pcie_app_7vx_i/cfg_mgmt_write_data_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y245   pcie_app_7vx_i/cfg_mgmt_write_data_reg[17]/C
High Pulse Width  Slow    PCIE_3_0/USERCLK    n/a            1.600         4.000       2.400      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK    n/a            1.600         4.000       2.400      PCIE3_X0Y1       vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y320   user_clk_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y320   user_clk_heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y322   user_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y322   user_clk_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y322   user_clk_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y322   user_clk_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y323   user_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X203Y323   user_clk_heartbeat_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.863ns (23.570%)  route 2.798ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.798     8.539    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.071    12.847    
    SLICE_X214Y424       FDRE (Setup_fdre_C_D)       -0.010    12.837    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.863ns (23.448%)  route 2.818ns (76.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.818     8.558    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.071    12.847    
    SLICE_X216Y424       FDRE (Setup_fdre_C_D)        0.022    12.869    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.789ns (22.117%)  route 2.778ns (77.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     5.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.778     8.445    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.715    12.815    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.920    
                         clock uncertainty           -0.071    12.849    
    SLICE_X214Y427       FDRE (Setup_fdre_C_D)       -0.031    12.818    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.863ns (24.541%)  route 2.654ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.654     8.394    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.724    12.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.929    
                         clock uncertainty           -0.071    12.858    
    SLICE_X214Y413       FDRE (Setup_fdre_C_D)       -0.031    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.789ns (23.631%)  route 2.550ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     5.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.550     8.217    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X214Y399       FDRE (Setup_fdre_C_D)       -0.008    12.724    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.789ns (22.851%)  route 2.664ns (77.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     5.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.664     8.331    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.071    12.847    
    SLICE_X214Y424       FDRE (Setup_fdre_C_D)       -0.009    12.838    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.863ns (25.305%)  route 2.547ns (74.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.547     8.288    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.728    12.828    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.933    
                         clock uncertainty           -0.071    12.862    
    SLICE_X216Y400       FDRE (Setup_fdre_C_D)       -0.010    12.852    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.789ns (23.316%)  route 2.595ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     5.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.595     8.262    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y414       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.723    12.823    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y414       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.928    
                         clock uncertainty           -0.071    12.857    
    SLICE_X214Y414       FDRE (Setup_fdre_C_D)       -0.022    12.835    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.368ns (13.865%)  route 2.286ns (86.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.804     5.198    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y350       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y350       FDRE (Prop_fdre_C_Q)         0.236     5.434 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=4, routed)           1.636     7.070    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X214Y409       LUT2 (Prop_lut2_I0_O)        0.132     7.202 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__3/O
                         net (fo=1, routed)           0.651     7.852    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_START
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.071    12.847    
    SLICE_X215Y425       FDRE (Setup_fdre_C_D)       -0.103    12.744    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.341ns (12.184%)  route 2.458ns (87.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 12.821 - 8.000 ) 
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.644     5.038    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y349       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y349       FDRE (Prop_fdre_C_Q)         0.204     5.242 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=4, routed)           1.705     6.947    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X217Y411       LUT2 (Prop_lut2_I0_O)        0.137     7.084 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.753     7.837    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.721    12.821    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    12.926    
                         clock uncertainty           -0.071    12.855    
    SLICE_X217Y433       FDRE (Setup_fdre_C_D)       -0.103    12.752    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.146ns (22.645%)  route 0.499ns (77.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X212Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y400       FDRE (Prop_fdre_C_Q)         0.118     2.757 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.324     3.081    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_START
    SLICE_X214Y400       LUT2 (Prop_lut2_I1_O)        0.028     3.109 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.175     3.284    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START
    SLICE_X214Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.988    
    SLICE_X214Y400       FDRE (Hold_fdre_C_D)         0.038     3.026    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.148ns (18.903%)  route 0.635ns (81.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.851     2.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y396       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y396       FDRE (Prop_fdre_C_Q)         0.118     2.677 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.635     3.312    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg
    SLICE_X216Y403       LUT2 (Prop_lut2_I1_O)        0.030     3.342 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     3.342    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.987    
    SLICE_X216Y403       FDRE (Hold_fdre_C_D)         0.092     3.079    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.148ns (21.415%)  route 0.543ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y398       FDRE (Prop_fdre_C_Q)         0.118     2.678 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.229     2.907    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg
    SLICE_X216Y399       LUT2 (Prop_lut2_I1_O)        0.030     2.937 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.314     3.251    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.987    
    SLICE_X215Y406       FDRE (Hold_fdre_C_D)        -0.011     2.976    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.155ns (21.727%)  route 0.558ns (78.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y402       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y402       FDRE (Prop_fdre_C_Q)         0.091     2.730 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.326     3.056    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X216Y403       LUT2 (Prop_lut2_I1_O)        0.064     3.120 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.233     3.352    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.987    
    SLICE_X216Y403       FDRE (Hold_fdre_C_D)         0.067     3.054    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.146ns (21.968%)  route 0.519ns (78.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y399       FDRE (Prop_fdre_C_Q)         0.118     2.678 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.329     3.007    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X216Y399       LUT2 (Prop_lut2_I1_O)        0.028     3.035 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.190     3.225    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.888    
    SLICE_X214Y399       FDRE (Hold_fdre_C_D)         0.032     2.920    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.712%)  route 0.556ns (81.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.929     2.637    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y409       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y409       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.176     2.913    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_0
    SLICE_X214Y409       LUT2 (Prop_lut2_I1_O)        0.028     2.941 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.380     3.321    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.185     3.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.971    
    SLICE_X215Y425       FDRE (Hold_fdre_C_D)         0.032     3.003    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.132ns (17.066%)  route 0.641ns (82.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.851     2.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y394       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y394       FDRE (Prop_fdre_C_Q)         0.100     2.659 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.299     2.958    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg
    SLICE_X214Y400       LUT2 (Prop_lut2_I1_O)        0.032     2.990 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.342     3.332    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X216Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.986    
    SLICE_X216Y408       FDRE (Hold_fdre_C_D)         0.018     3.004    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.155ns (21.803%)  route 0.556ns (78.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y409       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y409       FDRE (Prop_fdre_C_Q)         0.091     2.729 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.230     2.959    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_0
    SLICE_X217Y411       LUT2 (Prop_lut2_I1_O)        0.064     3.023 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.326     3.349    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.185     3.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.971    
    SLICE_X217Y424       FDRE (Hold_fdre_C_D)         0.038     3.009    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.632%)  route 0.598ns (82.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y408       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.228     2.966    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_0
    SLICE_X217Y408       LUT2 (Prop_lut2_I1_O)        0.028     2.994 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__1/O
                         net (fo=1, routed)           0.370     3.364    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.191     3.042    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.977    
    SLICE_X217Y419       FDRE (Hold_fdre_C_D)         0.032     3.009    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.129ns (18.646%)  route 0.563ns (81.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y408       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.243     2.981    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_1
    SLICE_X217Y408       LUT2 (Prop_lut2_I1_O)        0.029     3.010 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.319     3.330    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.191     3.042    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.977    
    SLICE_X217Y419       FDRE (Hold_fdre_C_D)        -0.008     2.969    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.661ns  (logic 0.863ns (23.570%)  route 2.798ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.798    12.539    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.191    12.727    
    SLICE_X214Y424       FDRE (Setup_fdre_C_D)       -0.010    12.717    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.681ns  (logic 0.863ns (23.448%)  route 2.818ns (76.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.818    12.558    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.191    12.727    
    SLICE_X216Y424       FDRE (Setup_fdre_C_D)        0.022    12.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.567ns  (logic 0.789ns (22.117%)  route 2.778ns (77.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 12.815 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     9.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.778    12.445    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.715    12.815    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y427       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.920    
                         clock uncertainty           -0.191    12.729    
    SLICE_X214Y427       FDRE (Setup_fdre_C_D)       -0.031    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.517ns  (logic 0.863ns (24.541%)  route 2.654ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.654    12.394    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.724    12.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.929    
                         clock uncertainty           -0.191    12.738    
    SLICE_X214Y413       FDRE (Setup_fdre_C_D)       -0.031    12.707    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.339ns  (logic 0.789ns (23.631%)  route 2.550ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     9.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.550    12.217    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.191    12.612    
    SLICE_X214Y399       FDRE (Setup_fdre_C_D)       -0.008    12.604    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.453ns  (logic 0.789ns (22.851%)  route 2.664ns (77.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     9.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.664    12.331    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.191    12.727    
    SLICE_X214Y424       FDRE (Setup_fdre_C_D)       -0.009    12.718    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.410ns  (logic 0.863ns (25.305%)  route 2.547ns (74.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.741 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          2.547    12.288    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.728    12.828    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.933    
                         clock uncertainty           -0.191    12.742    
    SLICE_X216Y400       FDRE (Setup_fdre_C_D)       -0.010    12.732    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        3.384ns  (logic 0.789ns (23.316%)  route 2.595ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     9.667 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           2.595    12.262    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X214Y414       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.723    12.823    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y414       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.928    
                         clock uncertainty           -0.191    12.737    
    SLICE_X214Y414       FDRE (Setup_fdre_C_D)       -0.022    12.715    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.654ns  (logic 0.368ns (13.865%)  route 2.286ns (86.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    5.198ns = ( 9.198 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.804     9.198    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y350       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y350       FDRE (Prop_fdre_C_Q)         0.236     9.434 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=4, routed)           1.636    11.070    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X214Y409       LUT2 (Prop_lut2_I0_O)        0.132    11.202 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__3/O
                         net (fo=1, routed)           0.651    11.852    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_START
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.713    12.813    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    12.918    
                         clock uncertainty           -0.191    12.727    
    SLICE_X215Y425       FDRE (Setup_fdre_C_D)       -0.103    12.624    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.799ns  (logic 0.341ns (12.184%)  route 2.458ns (87.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 12.821 - 8.000 ) 
    Source Clock Delay      (SCD):    5.038ns = ( 9.038 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.644     9.038    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y349       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y349       FDRE (Prop_fdre_C_Q)         0.204     9.242 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=4, routed)           1.705    10.947    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X217Y411       LUT2 (Prop_lut2_I0_O)        0.137    11.084 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.753    11.837    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.721    12.821    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y433       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    12.926    
                         clock uncertainty           -0.191    12.735    
    SLICE_X217Y433       FDRE (Setup_fdre_C_D)       -0.103    12.632    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.146ns (22.645%)  route 0.499ns (77.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X212Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y400       FDRE (Prop_fdre_C_Q)         0.118     2.757 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.324     3.081    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_START
    SLICE_X214Y400       LUT2 (Prop_lut2_I1_O)        0.028     3.109 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.175     3.284    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START
    SLICE_X214Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y400       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.988    
                         clock uncertainty            0.191     3.179    
    SLICE_X214Y400       FDRE (Hold_fdre_C_D)         0.038     3.217    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.148ns (18.903%)  route 0.635ns (81.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.851     2.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y396       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y396       FDRE (Prop_fdre_C_Q)         0.118     2.677 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.635     3.312    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg
    SLICE_X216Y403       LUT2 (Prop_lut2_I1_O)        0.030     3.342 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     3.342    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.987    
                         clock uncertainty            0.191     3.178    
    SLICE_X216Y403       FDRE (Hold_fdre_C_D)         0.092     3.270    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.148ns (21.415%)  route 0.543ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y398       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y398       FDRE (Prop_fdre_C_Q)         0.118     2.678 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.229     2.907    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg
    SLICE_X216Y399       LUT2 (Prop_lut2_I1_O)        0.030     2.937 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.314     3.251    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.987    
                         clock uncertainty            0.191     3.178    
    SLICE_X215Y406       FDRE (Hold_fdre_C_D)        -0.011     3.167    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.155ns (21.727%)  route 0.558ns (78.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y402       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y402       FDRE (Prop_fdre_C_Q)         0.091     2.730 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.326     3.056    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X216Y403       LUT2 (Prop_lut2_I1_O)        0.064     3.120 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.233     3.352    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.987    
                         clock uncertainty            0.191     3.178    
    SLICE_X216Y403       FDRE (Hold_fdre_C_D)         0.067     3.245    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.146ns (21.968%)  route 0.519ns (78.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y399       FDRE (Prop_fdre_C_Q)         0.118     2.678 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.329     3.007    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X216Y399       LUT2 (Prop_lut2_I1_O)        0.028     3.035 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.190     3.225    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.888    
                         clock uncertainty            0.191     3.079    
    SLICE_X214Y399       FDRE (Hold_fdre_C_D)         0.032     3.111    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.712%)  route 0.556ns (81.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.929     2.637    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y409       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y409       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.176     2.913    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_0
    SLICE_X214Y409       LUT2 (Prop_lut2_I1_O)        0.028     2.941 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.380     3.321    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.185     3.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y425       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.971    
                         clock uncertainty            0.191     3.162    
    SLICE_X215Y425       FDRE (Hold_fdre_C_D)         0.032     3.194    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.132ns (17.066%)  route 0.641ns (82.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.851     2.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y394       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y394       FDRE (Prop_fdre_C_Q)         0.100     2.659 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.299     2.958    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg
    SLICE_X214Y400       LUT2 (Prop_lut2_I1_O)        0.032     2.990 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.342     3.332    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X216Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.986    
                         clock uncertainty            0.191     3.177    
    SLICE_X216Y408       FDRE (Hold_fdre_C_D)         0.018     3.195    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.155ns (21.803%)  route 0.556ns (78.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y409       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y409       FDRE (Prop_fdre_C_Q)         0.091     2.729 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.230     2.959    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_0
    SLICE_X217Y411       LUT2 (Prop_lut2_I1_O)        0.064     3.023 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.326     3.349    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.185     3.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y424       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.971    
                         clock uncertainty            0.191     3.162    
    SLICE_X217Y424       FDRE (Hold_fdre_C_D)         0.038     3.200    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.632%)  route 0.598ns (82.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y408       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.228     2.966    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_0
    SLICE_X217Y408       LUT2 (Prop_lut2_I1_O)        0.028     2.994 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__1/O
                         net (fo=1, routed)           0.370     3.364    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.191     3.042    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.977    
                         clock uncertainty            0.191     3.168    
    SLICE_X217Y419       FDRE (Hold_fdre_C_D)         0.032     3.200    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.129ns (18.646%)  route 0.563ns (81.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y408       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.243     2.981    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_1
    SLICE_X217Y408       LUT2 (Prop_lut2_I1_O)        0.029     3.010 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.319     3.330    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.191     3.042    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.977    
                         clock uncertainty            0.191     3.168    
    SLICE_X217Y419       FDRE (Hold_fdre_C_D)        -0.008     3.160    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.223ns (8.084%)  route 2.536ns (91.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           2.536     8.115    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X214Y354       FDRE (Setup_fdre_C_D)       -0.010    12.722    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.259ns (9.679%)  route 2.417ns (90.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.949     5.343    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.259     5.602 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           2.417     8.019    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X215Y352       FDRE (Setup_fdre_C_D)       -0.009    12.723    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.223ns (9.372%)  route 2.156ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.964     5.358    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.223     5.581 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           2.156     7.737    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X216Y351       FDRE (Setup_fdre_C_D)       -0.010    12.722    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.223ns (10.572%)  route 1.886ns (89.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.959     5.353    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.223     5.576 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.886     7.462    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X214Y354       FDRE (Setup_fdre_C_D)       -0.009    12.723    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.223ns (13.367%)  route 1.445ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.445     7.024    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.724    12.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.929    
                         clock uncertainty           -0.071    12.858    
    SLICE_X215Y411       FDRE (Setup_fdre_C_D)       -0.009    12.849    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.259ns (19.858%)  route 1.045ns (80.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.949     5.343    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.259     5.602 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.045     6.647    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.727    12.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.932    
                         clock uncertainty           -0.071    12.861    
    SLICE_X214Y406       FDRE (Setup_fdre_C_D)       -0.010    12.851    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.223ns (19.778%)  route 0.905ns (80.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.959     5.353    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.223     5.576 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.905     6.481    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598    12.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X214Y397       FDRE (Setup_fdre_C_D)       -0.009    12.723    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.223ns (19.098%)  route 0.945ns (80.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.952     5.346    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X214Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y419       FDRE (Prop_fdre_C_Q)         0.223     5.569 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.945     6.514    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.724    12.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    12.929    
                         clock uncertainty           -0.071    12.858    
    SLICE_X215Y412       FDRE (Setup_fdre_C_D)       -0.010    12.848    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.549%)  route 0.918ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.964     5.358    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.223     5.581 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.918     6.499    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.728    12.828    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.933    
                         clock uncertainty           -0.071    12.862    
    SLICE_X215Y401       FDRE (Setup_fdre_C_D)       -0.010    12.852    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  6.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.777%)  route 0.577ns (85.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.577     3.316    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.988    
    SLICE_X215Y401       FDRE (Hold_fdre_C_D)         0.032     3.020    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.375%)  route 0.596ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.923     2.631    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X214Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y419       FDRE (Prop_fdre_C_Q)         0.100     2.731 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.596     3.327    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.197     3.048    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.983    
    SLICE_X215Y412       FDRE (Hold_fdre_C_D)         0.032     3.015    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.118ns (16.070%)  route 0.616ns (83.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.118     2.747 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.616     3.363    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.987    
    SLICE_X214Y406       FDRE (Hold_fdre_C_D)         0.032     3.019    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.759%)  route 0.535ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.100     2.735 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.535     3.270    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.888    
    SLICE_X214Y397       FDRE (Hold_fdre_C_D)         0.032     2.920    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.100ns (10.750%)  route 0.830ns (89.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.830     3.568    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.199     3.050    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.985    
    SLICE_X215Y411       FDRE (Hold_fdre_C_D)         0.032     3.017    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.100ns (8.588%)  route 1.064ns (91.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.100     2.735 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.064     3.799    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.101     2.952    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.887    
    SLICE_X214Y354       FDRE (Hold_fdre_C_D)         0.032     2.919    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.100ns (7.422%)  route 1.247ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.247     3.986    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.888    
    SLICE_X216Y351       FDRE (Hold_fdre_C_D)         0.032     2.920    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.118ns (8.055%)  route 1.347ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.118     2.747 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.347     4.094    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.888    
    SLICE_X215Y352       FDRE (Hold_fdre_C_D)         0.032     2.920    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.100ns (6.598%)  route 1.416ns (93.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.416     4.154    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.101     2.952    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.887    
    SLICE_X214Y354       FDRE (Hold_fdre_C_D)         0.032     2.919    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  1.235    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.223ns (10.280%)  route 1.946ns (89.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 12.435 - 8.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.482     4.876    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y236       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y236       FDRE (Prop_fdre_C_Q)         0.223     5.099 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.946     7.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.335    12.435    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105    12.540    
                         clock uncertainty           -0.191    12.349    
    SLICE_X206Y298       FDRE (Setup_fdre_C_D)        0.021    12.370    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.223ns (11.260%)  route 1.758ns (88.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 12.435 - 8.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.483     4.877    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y237       FDRE (Prop_fdre_C_Q)         0.223     5.100 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.758     6.858    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.335    12.435    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.105    12.540    
                         clock uncertainty           -0.191    12.349    
    SLICE_X206Y294       FDRE (Setup_fdre_C_D)        0.021    12.370    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  5.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.100ns (8.973%)  route 1.015ns (91.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.697     2.405    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y237       FDRE (Prop_fdre_C_Q)         0.100     2.505 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.015     3.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.897     2.748    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.683    
                         clock uncertainty            0.191     2.874    
    SLICE_X206Y294       FDRE (Hold_fdre_C_D)         0.059     2.933    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.100ns (8.298%)  route 1.105ns (91.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.696     2.404    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y236       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y236       FDRE (Prop_fdre_C_Q)         0.100     2.504 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.105     3.609    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.684    
                         clock uncertainty            0.191     2.875    
    SLICE_X206Y298       FDRE (Hold_fdre_C_D)         0.059     2.934    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.675    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.223ns (8.084%)  route 2.536ns (91.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.698 - 4.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           2.536     8.115    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598     8.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105     8.803    
                         clock uncertainty           -0.191     8.612    
    SLICE_X214Y354       FDRE (Setup_fdre_C_D)       -0.010     8.602    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.259ns (9.679%)  route 2.417ns (90.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.698 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.949     5.343    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.259     5.602 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           2.417     8.019    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598     8.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105     8.803    
                         clock uncertainty           -0.191     8.612    
    SLICE_X215Y352       FDRE (Setup_fdre_C_D)       -0.009     8.603    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.223ns (9.372%)  route 2.156ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.698 - 4.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.964     5.358    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.223     5.581 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           2.156     7.737    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598     8.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     8.803    
                         clock uncertainty           -0.191     8.612    
    SLICE_X216Y351       FDRE (Setup_fdre_C_D)       -0.010     8.602    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.223ns (10.572%)  route 1.886ns (89.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.698 - 4.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.959     5.353    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.223     5.576 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.886     7.462    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598     8.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105     8.803    
                         clock uncertainty           -0.191     8.612    
    SLICE_X214Y354       FDRE (Setup_fdre_C_D)       -0.009     8.603    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.223ns (13.367%)  route 1.445ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 8.824 - 4.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.445     7.024    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.724     8.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.929    
                         clock uncertainty           -0.191     8.738    
    SLICE_X215Y411       FDRE (Setup_fdre_C_D)       -0.009     8.729    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.259ns (19.858%)  route 1.045ns (80.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 8.827 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.949     5.343    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.259     5.602 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.045     6.647    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.727     8.827    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.932    
                         clock uncertainty           -0.191     8.741    
    SLICE_X214Y406       FDRE (Setup_fdre_C_D)       -0.010     8.731    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.223ns (19.778%)  route 0.905ns (80.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.698 - 4.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.959     5.353    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.223     5.576 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.905     6.481    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.598     8.698    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.803    
                         clock uncertainty           -0.191     8.612    
    SLICE_X214Y397       FDRE (Setup_fdre_C_D)       -0.009     8.603    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.223ns (19.098%)  route 0.945ns (80.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 8.824 - 4.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.952     5.346    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X214Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y419       FDRE (Prop_fdre_C_Q)         0.223     5.569 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.945     6.514    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.724     8.824    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     8.929    
                         clock uncertainty           -0.191     8.738    
    SLICE_X215Y412       FDRE (Setup_fdre_C_D)       -0.010     8.728    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.549%)  route 0.918ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.964     5.358    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.223     5.581 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.918     6.499    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.728     8.828    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.933    
                         clock uncertainty           -0.191     8.742    
    SLICE_X215Y401       FDRE (Setup_fdre_C_D)       -0.010     8.732    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  2.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.777%)  route 0.577ns (85.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.577     3.316    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.988    
                         clock uncertainty            0.191     3.179    
    SLICE_X215Y401       FDRE (Hold_fdre_C_D)         0.032     3.211    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.375%)  route 0.596ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.923     2.631    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X214Y419       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y419       FDRE (Prop_fdre_C_Q)         0.100     2.731 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.596     3.327    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.197     3.048    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y412       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.983    
                         clock uncertainty            0.191     3.174    
    SLICE_X215Y412       FDRE (Hold_fdre_C_D)         0.032     3.206    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.118ns (16.070%)  route 0.616ns (83.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.118     2.747 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.616     3.363    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.987    
                         clock uncertainty            0.191     3.178    
    SLICE_X214Y406       FDRE (Hold_fdre_C_D)         0.032     3.210    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.759%)  route 0.535ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.100     2.735 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.535     3.270    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y397       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.888    
                         clock uncertainty            0.191     3.079    
    SLICE_X214Y397       FDRE (Hold_fdre_C_D)         0.032     3.111    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.100ns (10.750%)  route 0.830ns (89.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.830     3.568    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.199     3.050    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y411       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.985    
                         clock uncertainty            0.191     3.176    
    SLICE_X215Y411       FDRE (Hold_fdre_C_D)         0.032     3.208    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.100ns (8.588%)  route 1.064ns (91.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y413       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y413       FDRE (Prop_fdre_C_Q)         0.100     2.735 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.064     3.799    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.101     2.952    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.887    
                         clock uncertainty            0.191     3.078    
    SLICE_X214Y354       FDRE (Hold_fdre_C_D)         0.032     3.110    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.100ns (7.422%)  route 1.247ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y403       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y403       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.247     3.986    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y351       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.888    
                         clock uncertainty            0.191     3.079    
    SLICE_X216Y351       FDRE (Hold_fdre_C_D)         0.032     3.111    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.118ns (8.055%)  route 1.347ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y428       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y428       FDRE (Prop_fdre_C_Q)         0.118     2.747 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.347     4.094    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.102     2.953    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y352       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.888    
                         clock uncertainty            0.191     3.079    
    SLICE_X215Y352       FDRE (Hold_fdre_C_D)         0.032     3.111    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.100ns (6.598%)  route 1.416ns (93.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y440       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y440       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.416     4.154    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.101     2.952    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y354       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.887    
                         clock uncertainty            0.191     3.078    
    SLICE_X214Y354       FDRE (Hold_fdre_C_D)         0.032     3.110    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  1.043    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.223ns (10.280%)  route 1.946ns (89.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 8.435 - 4.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.482     4.876    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y236       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y236       FDRE (Prop_fdre_C_Q)         0.223     5.099 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.946     7.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.335     8.435    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105     8.540    
                         clock uncertainty           -0.191     8.349    
    SLICE_X206Y298       FDRE (Setup_fdre_C_D)        0.021     8.370    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.223ns (11.260%)  route 1.758ns (88.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 8.435 - 4.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.483     4.877    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y237       FDRE (Prop_fdre_C_Q)         0.223     5.100 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.758     6.858    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.335     8.435    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.105     8.540    
                         clock uncertainty           -0.191     8.349    
    SLICE_X206Y294       FDRE (Setup_fdre_C_D)        0.021     8.370    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  1.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.100ns (8.973%)  route 1.015ns (91.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.697     2.405    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y237       FDRE (Prop_fdre_C_Q)         0.100     2.505 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.015     3.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.897     2.748    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y294       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.683    
                         clock uncertainty            0.191     2.874    
    SLICE_X206Y294       FDRE (Hold_fdre_C_D)         0.059     2.933    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.100ns (8.298%)  route 1.105ns (91.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.696     2.404    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y236       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y236       FDRE (Prop_fdre_C_Q)         0.100     2.504 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.105     3.609    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y298       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.684    
                         clock uncertainty            0.191     2.875    
    SLICE_X206Y298       FDRE (Hold_fdre_C_D)         0.059     2.934    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.675    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.875ns (39.275%)  route 1.353ns (60.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     4.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     5.667 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.032     6.699    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X192Y237       LUT6 (Prop_lut6_I3_O)        0.043     6.742 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.321     7.063    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y237       LUT6 (Prop_lut6_I0_O)        0.043     7.106 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     7.106    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.344    12.444    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105    12.549    
                         clock uncertainty           -0.191    12.358    
    SLICE_X195Y237       FDRE (Setup_fdre_C_D)        0.033    12.391    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  5.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.336ns (30.355%)  route 0.771ns (69.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.692     2.400    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.680 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.609     3.289    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X192Y237       LUT6 (Prop_lut6_I3_O)        0.028     3.317 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.162     3.479    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y237       LUT6 (Prop_lut6_I0_O)        0.028     3.507 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     3.507    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.900     2.751    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.686    
                         clock uncertainty            0.191     2.877    
    SLICE_X195Y237       FDRE (Hold_fdre_C_D)         0.060     2.937    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.228ns  (logic 0.875ns (39.275%)  route 1.353ns (60.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.878ns = ( 8.878 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.484     8.878    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     9.667 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.032    10.699    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X192Y237       LUT6 (Prop_lut6_I3_O)        0.043    10.742 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.321    11.063    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y237       LUT6 (Prop_lut6_I0_O)        0.043    11.106 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000    11.106    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.344    12.444    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105    12.549    
                         clock uncertainty           -0.191    12.358    
    SLICE_X195Y237       FDRE (Setup_fdre_C_D)        0.033    12.391    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.336ns (30.355%)  route 0.771ns (69.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.692     2.400    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.680 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.609     3.289    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X192Y237       LUT6 (Prop_lut6_I3_O)        0.028     3.317 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.162     3.479    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y237       LUT6 (Prop_lut6_I0_O)        0.028     3.507 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     3.507    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.900     2.751    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.686    
                         clock uncertainty            0.191     2.877    
    SLICE_X195Y237       FDRE (Hold_fdre_C_D)         0.060     2.937    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.276ns (19.279%)  route 1.156ns (80.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 8.427 - 4.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.875    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.223     5.098 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.555     5.653    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.053     5.706 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.600     6.307    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X193Y251       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.327     8.427    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X193Y251       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
                         clock pessimism              0.105     8.532    
                         clock uncertainty           -0.191     8.341    
    SLICE_X193Y251       FDPE (Recov_fdpe_C_PRE)     -0.273     8.068    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.276ns (19.279%)  route 1.156ns (80.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 8.427 - 4.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.875    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.223     5.098 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.555     5.653    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.053     5.706 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.600     6.307    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X193Y251       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.327     8.427    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X193Y251       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
                         clock pessimism              0.105     8.532    
                         clock uncertainty           -0.191     8.341    
    SLICE_X193Y251       FDPE (Recov_fdpe_C_PRE)     -0.273     8.068    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.132ns (16.932%)  route 0.648ns (83.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.688     2.396    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.100     2.496 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.287     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.032     2.815 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.360     3.176    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X193Y251       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.891     2.742    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X193Y251       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
                         clock pessimism             -0.065     2.677    
                         clock uncertainty            0.191     2.868    
    SLICE_X193Y251       FDPE (Remov_fdpe_C_PRE)     -0.115     2.753    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.132ns (16.932%)  route 0.648ns (83.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.688     2.396    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.100     2.496 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.287     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.032     2.815 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.360     3.176    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X193Y251       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.891     2.742    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X193Y251       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
                         clock pessimism             -0.065     2.677    
                         clock uncertainty            0.191     2.868    
    SLICE_X193Y251       FDPE (Remov_fdpe_C_PRE)     -0.115     2.753    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.359ns (19.358%)  route 1.496ns (80.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.567ns = ( 12.567 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.633     5.027    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y333       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y333       FDRE (Prop_fdre_C_Q)         0.236     5.263 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.782     6.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X211Y322       LUT4 (Prop_lut4_I3_O)        0.123     6.168 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.714     6.882    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.467    12.567    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105    12.672    
                         clock uncertainty           -0.191    12.481    
    SLICE_X211Y301       FDPE (Recov_fdpe_C_PRE)     -0.178    12.303    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.359ns (19.358%)  route 1.496ns (80.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.567ns = ( 12.567 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.633     5.027    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y333       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y333       FDRE (Prop_fdre_C_Q)         0.236     5.263 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.782     6.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X211Y322       LUT4 (Prop_lut4_I3_O)        0.123     6.168 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.714     6.882    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.467    12.567    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.105    12.672    
                         clock uncertainty           -0.191    12.481    
    SLICE_X211Y301       FDPE (Recov_fdpe_C_PRE)     -0.178    12.303    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  5.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.171ns (21.375%)  route 0.629ns (78.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.764     2.472    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X210Y332       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y332       FDRE (Prop_fdre_C_Q)         0.107     2.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.270     2.849    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X211Y322       LUT4 (Prop_lut4_I0_O)        0.064     2.913 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     3.272    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.000     2.851    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.786    
                         clock uncertainty            0.191     2.977    
    SLICE_X211Y301       FDPE (Remov_fdpe_C_PRE)     -0.072     2.905    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.171ns (21.375%)  route 0.629ns (78.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.764     2.472    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X210Y332       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y332       FDRE (Prop_fdre_C_Q)         0.107     2.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.270     2.849    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X211Y322       LUT4 (Prop_lut4_I0_O)        0.064     2.913 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     3.272    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.000     2.851    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.786    
                         clock uncertainty            0.191     2.977    
    SLICE_X211Y301       FDPE (Remov_fdpe_C_PRE)     -0.072     2.905    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.855ns  (logic 0.359ns (19.358%)  route 1.496ns (80.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.567ns = ( 12.567 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns = ( 9.027 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.633     9.027    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y333       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y333       FDRE (Prop_fdre_C_Q)         0.236     9.263 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.782    10.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X211Y322       LUT4 (Prop_lut4_I3_O)        0.123    10.168 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.714    10.882    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.467    12.567    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105    12.672    
                         clock uncertainty           -0.191    12.481    
    SLICE_X211Y301       FDPE (Recov_fdpe_C_PRE)     -0.178    12.303    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.855ns  (logic 0.359ns (19.358%)  route 1.496ns (80.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.567ns = ( 12.567 - 8.000 ) 
    Source Clock Delay      (SCD):    5.027ns = ( 9.027 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.633     9.027    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y333       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y333       FDRE (Prop_fdre_C_Q)         0.236     9.263 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.782    10.045    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X211Y322       LUT4 (Prop_lut4_I3_O)        0.123    10.168 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.714    10.882    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.467    12.567    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.105    12.672    
                         clock uncertainty           -0.191    12.481    
    SLICE_X211Y301       FDPE (Recov_fdpe_C_PRE)     -0.178    12.303    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.171ns (21.375%)  route 0.629ns (78.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.764     2.472    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X210Y332       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y332       FDRE (Prop_fdre_C_Q)         0.107     2.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.270     2.849    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X211Y322       LUT4 (Prop_lut4_I0_O)        0.064     2.913 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     3.272    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.000     2.851    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.786    
                         clock uncertainty            0.191     2.977    
    SLICE_X211Y301       FDPE (Remov_fdpe_C_PRE)     -0.072     2.905    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.171ns (21.375%)  route 0.629ns (78.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.764     2.472    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X210Y332       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y332       FDRE (Prop_fdre_C_Q)         0.107     2.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.270     2.849    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X211Y322       LUT4 (Prop_lut4_I0_O)        0.064     2.913 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.359     3.272    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y301       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.000     2.851    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.786    
                         clock uncertainty            0.191     2.977    
    SLICE_X211Y301       FDPE (Remov_fdpe_C_PRE)     -0.072     2.905    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.017%)  route 1.368ns (85.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 12.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.642     5.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y301       FDPE (Prop_fdpe_C_Q)         0.223     5.259 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           1.368     6.627    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]_0[0]
    SLICE_X209Y257       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    12.435    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y257       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.307    12.742    
                         clock uncertainty           -0.071    12.671    
    SLICE_X209Y257       FDPE (Recov_fdpe_C_PRE)     -0.178    12.493    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.017%)  route 1.368ns (85.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 12.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.642     5.036    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y301       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y301       FDPE (Prop_fdpe_C_Q)         0.223     5.259 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           1.368     6.627    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]_0[0]
    SLICE_X209Y257       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    12.435    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y257       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.307    12.742    
                         clock uncertainty           -0.071    12.671    
    SLICE_X209Y257       FDPE (Recov_fdpe_C_PRE)     -0.178    12.493    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.815ns (45.474%)  route 0.977ns (54.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.772     5.643 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.502     6.145    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X194Y254       LUT2 (Prop_lut2_I1_O)        0.043     6.188 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.475     6.663    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y258       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326    12.426    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/C
                         clock pessimism              0.415    12.841    
                         clock uncertainty           -0.071    12.770    
    SLICE_X194Y258       FDPE (Recov_fdpe_C_PRE)     -0.178    12.592    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.815ns (49.702%)  route 0.825ns (50.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 12.428 - 8.000 ) 
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.772     5.643 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.502     6.145    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X194Y254       LUT2 (Prop_lut2_I1_O)        0.043     6.188 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.323     6.510    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y254       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.328    12.428    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y254       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/C
                         clock pessimism              0.415    12.843    
                         clock uncertainty           -0.071    12.772    
    SLICE_X194Y254       FDPE (Recov_fdpe_C_PRE)     -0.178    12.594    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.276ns (23.902%)  route 0.879ns (76.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 12.433 - 8.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.875    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.223     5.098 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.555     5.653    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.053     5.706 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.324     6.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X207Y258       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.333    12.433    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X207Y258       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.415    12.848    
                         clock uncertainty           -0.071    12.777    
    SLICE_X207Y258       FDCE (Recov_fdce_C_CLR)     -0.307    12.470    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.276ns (23.902%)  route 0.879ns (76.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 12.433 - 8.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.875    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.223     5.098 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.555     5.653    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.053     5.706 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.324     6.030    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X207Y258       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.333    12.433    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X207Y258       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.415    12.848    
                         clock uncertainty           -0.071    12.777    
    SLICE_X207Y258       FDCE (Recov_fdce_C_CLR)     -0.307    12.470    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.464%)  route 0.589ns (72.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 12.436 - 8.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.480     4.874    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.223     5.097 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.589     5.686    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.336    12.436    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/C
                         clock pessimism              0.387    12.823    
                         clock uncertainty           -0.071    12.752    
    SLICE_X209Y255       FDCE (Recov_fdce_C_CLR)     -0.212    12.540    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.464%)  route 0.589ns (72.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 12.436 - 8.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.480     4.874    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.223     5.097 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.589     5.686    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.336    12.436    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism              0.387    12.823    
                         clock uncertainty           -0.071    12.752    
    SLICE_X209Y255       FDCE (Recov_fdce_C_CLR)     -0.212    12.540    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.464%)  route 0.589ns (72.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 12.436 - 8.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.480     4.874    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.223     5.097 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.589     5.686    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.336    12.436    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/C
                         clock pessimism              0.387    12.823    
                         clock uncertainty           -0.071    12.752    
    SLICE_X209Y255       FDCE (Recov_fdce_C_CLR)     -0.212    12.540    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.464%)  route 0.589ns (72.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 12.436 - 8.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.480     4.874    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.223     5.097 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.589     5.686    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X208Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     8.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    11.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.336    12.436    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X208Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism              0.387    12.823    
                         clock uncertainty           -0.071    12.752    
    SLICE_X208Y255       FDCE (Recov_fdce_C_CLR)     -0.187    12.565    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X208Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X208Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X208Y255       FDCE (Remov_fdce_C_CLR)     -0.050     2.383    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X208Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X208Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X208Y255       FDCE (Remov_fdce_C_CLR)     -0.050     2.383    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X208Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X208Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X208Y255       FDCE (Remov_fdce_C_CLR)     -0.050     2.383    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X208Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X208Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X208Y255       FDCE (Remov_fdce_C_CLR)     -0.050     2.383    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X208Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X208Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X208Y255       FDCE (Remov_fdce_C_CLR)     -0.050     2.383    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X209Y255       FDCE (Remov_fdce_C_CLR)     -0.069     2.364    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X209Y255       FDCE (Remov_fdce_C_CLR)     -0.069     2.364    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X209Y255       FDCE (Remov_fdce_C_CLR)     -0.069     2.364    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.382%)  route 0.294ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     2.397    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y258       FDPE (Prop_fdpe_C_Q)         0.100     2.497 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.294     2.791    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X209Y255       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.749    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X209Y255       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/C
                         clock pessimism             -0.316     2.433    
    SLICE_X209Y255       FDPE (Remov_fdpe_C_PRE)     -0.072     2.361    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.132ns (23.210%)  route 0.437ns (76.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.688     2.396    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y255       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y255       FDRE (Prop_fdre_C_Q)         0.100     2.496 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.287     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y259       LUT1 (Prop_lut1_I0_O)        0.032     2.815 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.150     2.965    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X207Y258       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.896     2.747    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X207Y258       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism             -0.338     2.409    
    SLICE_X207Y258       FDCE (Remov_fdce_C_CLR)     -0.112     2.297    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.668    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 2.814ns (46.304%)  route 3.263ns (53.696%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           3.263     3.952    sys_rst_n_c
    AM39                 OBUF (Prop_obuf_I_O)         2.124     6.076 r  led_0_obuf/O
                         net (fo=0)                   0.000     6.076    led_0
    AM39                                                              r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.412ns (48.887%)  route 1.476ns (51.113%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           1.476     1.671    sys_rst_n_c
    AM39                 OBUF (Prop_obuf_I_O)         1.216     2.887 r  led_0_obuf/O
                         net (fo=0)                   0.000     2.887    led_0
    AM39                                                              r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  userclk2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_clk_heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 2.373ns (26.975%)  route 6.425ns (73.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.619     5.013    user_clk
    SLICE_X203Y326       FDRE                                         r  user_clk_heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y326       FDRE (Prop_fdre_C_Q)         0.223     5.236 r  user_clk_heartbeat_reg[25]/Q
                         net (fo=2, routed)           6.425    11.661    user_clk_heartbeat_reg[25]
    AT37                 OBUF (Prop_obuf_I_O)         2.150    13.811 r  led_3_obuf/O
                         net (fo=0)                   0.000    13.811    led_3
    AT37                                                              r  led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 2.852ns (36.962%)  route 4.864ns (63.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.871    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGPHYLINKSTATUS[0])
                                                      0.662     5.533 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGPHYLINKSTATUS[0]
                         net (fo=1, routed)           0.548     6.080    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_phy_link_status[0]
    SLICE_X195Y262       LUT2 (Prop_lut2_I0_O)        0.043     6.123 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_lnk_up_INST_0/O
                         net (fo=3, routed)           4.316    10.440    user_lnk_up
    AR37                 OBUF (Prop_obuf_I_O)         2.147    12.587 r  led_2_obuf/O
                         net (fo=0)                   0.000    12.587    led_2
    AR37                                                              r  led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 2.390ns (33.208%)  route 4.808ns (66.792%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.474     4.868    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y254       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y254       FDPE (Prop_fdpe_C_Q)         0.223     5.091 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/Q
                         net (fo=580, routed)         0.359     5.450    vc709_fmc_ep_support_i/user_reset
    SLICE_X194Y255       LUT1 (Prop_lut1_I0_O)        0.043     5.493 r  vc709_fmc_ep_support_i/led_1_obuf_i_1/O
                         net (fo=1, routed)           4.449     9.942    I0
    AN39                 OBUF (Prop_obuf_I_O)         2.124    12.066 r  led_1_obuf/O
                         net (fo=0)                   0.000    12.066    led_1
    AN39                                                              r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.865ns  (logic 1.344ns (34.779%)  route 2.521ns (65.221%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.682     2.390    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y254       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y254       FDPE (Prop_fdpe_C_Q)         0.100     2.490 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/Q
                         net (fo=580, routed)         0.183     2.673    vc709_fmc_ep_support_i/user_reset
    SLICE_X194Y255       LUT1 (Prop_lut1_I0_O)        0.028     2.701 r  vc709_fmc_ep_support_i/led_1_obuf_i_1/O
                         net (fo=1, routed)           2.338     5.039    I0
    AN39                 OBUF (Prop_obuf_I_O)         1.216     6.255 r  led_1_obuf/O
                         net (fo=0)                   0.000     6.255    led_1
    AN39                                                              r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.929ns  (logic 1.496ns (38.062%)  route 2.434ns (61.938%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.686     2.394    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.229     2.623 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGPHYLINKSTATUS[1]
                         net (fo=2, routed)           0.171     2.794    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_phy_link_status[1]
    SLICE_X195Y262       LUT2 (Prop_lut2_I1_O)        0.028     2.822 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_lnk_up_INST_0/O
                         net (fo=3, routed)           2.262     5.084    user_lnk_up
    AR37                 OBUF (Prop_obuf_I_O)         1.239     6.323 r  led_2_obuf/O
                         net (fo=0)                   0.000     6.323    led_2
    AR37                                                              r  led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_clk_heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.934ns  (logic 1.342ns (27.198%)  route 3.592ns (72.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.752     2.460    user_clk
    SLICE_X203Y326       FDRE                                         r  user_clk_heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y326       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  user_clk_heartbeat_reg[25]/Q
                         net (fo=2, routed)           3.592     6.152    user_clk_heartbeat_reg[25]
    AT37                 OBUF (Prop_obuf_I_O)         1.242     7.394 r  led_3_obuf/O
                         net (fo=0)                   0.000     7.394    led_3
    AT37                                                              r  led_3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125mhz_mux_x0y1

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.732ns (10.273%)  route 6.397ns (89.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          1.377     7.129    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X206Y334       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.459     4.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X206Y334       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.732ns (10.273%)  route 6.397ns (89.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          1.377     7.129    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X206Y334       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.459     4.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X206Y334       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 0.180ns (4.123%)  route 4.186ns (95.877%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.783     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y322       LUT5 (Prop_lut5_I4_O)        0.046     2.829 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2/O
                         net (fo=1, routed)           1.402     4.232    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2_n_0
    SLICE_X209Y373       LUT5 (Prop_lut5_I2_O)        0.134     4.366 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.366    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[0]
    SLICE_X209Y373       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.582     4.682    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X209Y373       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 0.000ns (0.000%)  route 4.242ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=1, routed)           4.242     4.242    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 0.000ns (0.000%)  route 4.123ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           4.123     4.123    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 0.086ns (2.097%)  route 4.016ns (97.903%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.783     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y322       LUT3 (Prop_lut3_I1_O)        0.043     2.826 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_2/O
                         net (fo=1, routed)           1.232     4.059    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state16_out
    SLICE_X209Y365       LUT6 (Prop_lut6_I2_O)        0.043     4.102 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.102    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[2]
    SLICE_X209Y365       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.590     4.690    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X209Y365       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 0.000ns (0.000%)  route 3.845ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=1, routed)           3.845     3.845    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.000ns (0.000%)  route 3.821ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=1, routed)           3.821     3.821    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 0.043ns (1.485%)  route 2.852ns (98.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.852     2.852    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X207Y322       LUT6 (Prop_lut6_I1_O)        0.043     2.895 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.895    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[1]
    SLICE_X207Y322       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.452     4.552    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y322       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.000ns (0.000%)  route 2.860ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           2.860     2.860    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/D[3]
    SLICE_X216Y343       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.467     4.567    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y343       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.000ns (0.000%)  route 0.198ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.198     0.198    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X218Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.000ns (0.000%)  route 0.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.209     0.209    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_CPLLLOCK
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.000ns (0.000%)  route 0.221ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.221     0.221    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[1]
    SLICE_X214Y411       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.199     3.050    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X214Y411       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.389     0.389    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[0]
    SLICE_X215Y409       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y409       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.000ns (0.000%)  route 0.404ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.404     0.404    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X216Y396       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.101     2.952    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y396       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.000ns (0.000%)  route 0.425ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.425     0.425    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[2]
    SLICE_X215Y412       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.197     3.048    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y412       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.028ns (6.555%)  route 0.399ns (93.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.290     0.290    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X220Y407       LUT6 (Prop_lut6_I0_O)        0.028     0.318 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.109     0.427    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.028ns (6.523%)  route 0.401ns (93.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.290     0.290    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X220Y407       LUT6 (Prop_lut6_I0_O)        0.028     0.318 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.112     0.429    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.028ns (6.376%)  route 0.411ns (93.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.290     0.290    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X220Y407       LUT6 (Prop_lut6_I0_O)        0.028     0.318 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.121     0.439    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X218Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.028ns (6.241%)  route 0.421ns (93.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=3, routed)           0.265     0.265    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y406       LUT6 (Prop_lut6_I2_O)        0.028     0.293 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.156     0.449    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Max Delay          3287 Endpoints
Min Delay          3287 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.129ns (24.549%)  route 3.470ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           2.938     9.551    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[56]
    SLICE_X212Y261       LUT5 (Prop_lut5_I0_O)        0.043     9.594 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_286/O
                         net (fo=1, routed)           0.532    10.126    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 1.129ns (24.762%)  route 3.430ns (75.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[10]
                         net (fo=1, routed)           2.654     9.266    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[58]
    SLICE_X213Y280       LUT5 (Prop_lut5_I0_O)        0.043     9.309 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_284/O
                         net (fo=1, routed)           0.777    10.086    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.129ns (24.787%)  route 3.426ns (75.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           2.893     9.506    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X212Y262       LUT5 (Prop_lut5_I0_O)        0.043     9.549 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_11/O
                         net (fo=1, routed)           0.533    10.082    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 1.129ns (24.867%)  route 3.411ns (75.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[1]
                         net (fo=1, routed)           2.636     9.249    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[49]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.292 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_293/O
                         net (fo=1, routed)           0.775    10.067    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.129ns (24.921%)  route 3.401ns (75.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[6]
                         net (fo=1, routed)           2.938     9.550    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[54]
    SLICE_X213Y263       LUT5 (Prop_lut5_I0_O)        0.043     9.593 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_288/O
                         net (fo=1, routed)           0.464    10.057    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.129ns (25.025%)  route 3.382ns (74.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           2.697     9.310    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_3
    SLICE_X210Y281       LUT6 (Prop_lut6_I0_O)        0.043     9.353 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_12/O
                         net (fo=1, routed)           0.685    10.038    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 1.129ns (25.092%)  route 3.370ns (74.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[0]
                         net (fo=1, routed)           2.919     9.532    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[48]
    SLICE_X212Y263       LUT5 (Prop_lut5_I0_O)        0.043     9.575 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_294/O
                         net (fo=1, routed)           0.451    10.026    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.129ns (25.198%)  route 3.352ns (74.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.126     5.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.086     6.606 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[6]
                         net (fo=1, routed)           2.758     9.363    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[38]
    SLICE_X213Y270       LUT5 (Prop_lut5_I0_O)        0.043     9.406 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_272/O
                         net (fo=1, routed)           0.594    10.000    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX2DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.129ns (25.425%)  route 3.311ns (74.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[9]
                         net (fo=1, routed)           2.848     9.461    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[57]
    SLICE_X213Y262       LUT5 (Prop_lut5_I0_O)        0.043     9.504 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_285/O
                         net (fo=1, routed)           0.464     9.967    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[9]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.437ns  (logic 1.129ns (25.444%)  route 3.308ns (74.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           2.528     9.141    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[50]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.184 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_292/O
                         net (fo=1, routed)           0.780     9.964    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.668     2.376    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y237       FDRE (Prop_fdre_C_Q)         0.100     2.476 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.531    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[5]
    SLICE_X191Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.871     2.722    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.669     2.377    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y274       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y274       FDSE (Prop_fdse_C_Q)         0.100     2.477 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.532    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[0]
    SLICE_X195Y274       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.875     2.726    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y274       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.670     2.378    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y273       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y273       FDRE (Prop_fdre_C_Q)         0.100     2.478 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.533    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X195Y273       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.876     2.727    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y273       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.678     2.386    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y271       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.541    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.885     2.736    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.678     2.386    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y271       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.541    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.885     2.736    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.678     2.386    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y271       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.541    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[0]
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.885     2.736    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.679     2.387    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y270       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y270       FDRE (Prop_fdre_C_Q)         0.100     2.487 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.542    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1[1]
    SLICE_X207Y270       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.886     2.737    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y270       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.680     2.388    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y269       FDRE (Prop_fdre_C_Q)         0.100     2.488 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.543    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.887     2.738    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.680     2.388    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y269       FDRE (Prop_fdre_C_Q)         0.100     2.488 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.543    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.887     2.738    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.681     2.389    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y268       FDRE (Prop_fdre_C_Q)         0.100     2.489 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.544    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X207Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.888     2.739    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.946ns  (logic 0.259ns (5.237%)  route 4.687ns (94.763%))
  Logic Levels:           0  
  Clock Path Skew:        -2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 7.017 - 4.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.961     5.355    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.259     5.614 f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.687    10.301    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.022 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.864ns  (logic 0.118ns (4.121%)  route 2.746ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.821 - 4.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.929     2.637    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.118     2.755 f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.746     5.501    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     4.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.586 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     5.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.946ns  (logic 0.259ns (5.237%)  route 4.687ns (94.763%))
  Logic Levels:           0  
  Clock Path Skew:        -2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 7.017 - 4.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.961     5.355    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.259     5.614 f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.687    10.301    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.022 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995     7.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.864ns  (logic 0.118ns (4.121%)  route 2.746ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.821 - 4.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.929     2.637    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.118     2.755 f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.746     5.501    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     4.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     4.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.586 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     5.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_250mhz_mux_x0y1

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.732ns (10.273%)  route 6.397ns (89.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          1.377     7.129    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X206Y334       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.459     4.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X206Y334       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.732ns (10.273%)  route 6.397ns (89.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          1.377     7.129    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X206Y334       FDCE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.459     4.559    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X206Y334       FDCE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 0.180ns (4.123%)  route 4.186ns (95.877%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.783     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y322       LUT5 (Prop_lut5_I4_O)        0.046     2.829 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2/O
                         net (fo=1, routed)           1.402     4.232    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2_n_0
    SLICE_X209Y373       LUT5 (Prop_lut5_I2_O)        0.134     4.366 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.366    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[0]
    SLICE_X209Y373       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.582     4.682    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X209Y373       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 0.000ns (0.000%)  route 4.242ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=1, routed)           4.242     4.242    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 0.000ns (0.000%)  route 4.123ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           4.123     4.123    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 0.086ns (2.097%)  route 4.016ns (97.903%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.783     2.783    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y322       LUT3 (Prop_lut3_I1_O)        0.043     2.826 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_2/O
                         net (fo=1, routed)           1.232     4.059    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state16_out
    SLICE_X209Y365       LUT6 (Prop_lut6_I2_O)        0.043     4.102 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.102    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[2]
    SLICE_X209Y365       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.590     4.690    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X209Y365       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 0.000ns (0.000%)  route 3.845ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=1, routed)           3.845     3.845    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2ELECIDLE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.000ns (0.000%)  route 3.821ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=1, routed)           3.821     3.821    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_RXELECIDLE[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 0.043ns (1.485%)  route 2.852ns (98.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.852     2.852    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X207Y322       LUT6 (Prop_lut6_I1_O)        0.043     2.895 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.895    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[1]
    SLICE_X207Y322       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.452     4.552    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y322       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.000ns (0.000%)  route 2.860ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           2.860     2.860    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/D[3]
    SLICE_X216Y343       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.467     4.567    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y343       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.000ns (0.000%)  route 0.198ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.198     0.198    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X218Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.000ns (0.000%)  route 0.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.209     0.209    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_CPLLLOCK
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.202     3.053    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y401       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.000ns (0.000%)  route 0.221ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.221     0.221    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[1]
    SLICE_X214Y411       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.199     3.050    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X214Y411       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.389     0.389    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[0]
    SLICE_X215Y409       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y409       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.000ns (0.000%)  route 0.404ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.404     0.404    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X216Y396       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.101     2.952    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y396       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.000ns (0.000%)  route 0.425ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.425     0.425    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[2]
    SLICE_X215Y412       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.197     3.048    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y412       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.028ns (6.555%)  route 0.399ns (93.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.290     0.290    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X220Y407       LUT6 (Prop_lut6_I0_O)        0.028     0.318 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.109     0.427    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.028ns (6.523%)  route 0.401ns (93.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.290     0.290    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X220Y407       LUT6 (Prop_lut6_I0_O)        0.028     0.318 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.112     0.429    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y406       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.028ns (6.376%)  route 0.411ns (93.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.290     0.290    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X220Y407       LUT6 (Prop_lut6_I0_O)        0.028     0.318 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.121     0.439    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X218Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.200     3.051    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y408       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.028ns (6.241%)  route 0.421ns (93.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=3, routed)           0.265     0.265    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y406       LUT6 (Prop_lut6_I2_O)        0.028     0.293 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.156     0.449    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.201     3.052    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X219Y405       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Max Delay          3287 Endpoints
Min Delay          3287 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.129ns (24.549%)  route 3.470ns (75.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           2.938     9.551    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[56]
    SLICE_X212Y261       LUT5 (Prop_lut5_I0_O)        0.043     9.594 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_286/O
                         net (fo=1, routed)           0.532    10.126    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 1.129ns (24.762%)  route 3.430ns (75.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[10]
                         net (fo=1, routed)           2.654     9.266    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[58]
    SLICE_X213Y280       LUT5 (Prop_lut5_I0_O)        0.043     9.309 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_284/O
                         net (fo=1, routed)           0.777    10.086    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.129ns (24.787%)  route 3.426ns (75.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           2.893     9.506    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X212Y262       LUT5 (Prop_lut5_I0_O)        0.043     9.549 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_11/O
                         net (fo=1, routed)           0.533    10.082    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 1.129ns (24.867%)  route 3.411ns (75.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[1])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[1]
                         net (fo=1, routed)           2.636     9.249    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[49]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.292 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_293/O
                         net (fo=1, routed)           0.775    10.067    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.129ns (24.921%)  route 3.401ns (75.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[6]
                         net (fo=1, routed)           2.938     9.550    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[54]
    SLICE_X213Y263       LUT5 (Prop_lut5_I0_O)        0.043     9.593 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_288/O
                         net (fo=1, routed)           0.464    10.057    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.129ns (25.025%)  route 3.382ns (74.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           2.697     9.310    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_3
    SLICE_X210Y281       LUT6 (Prop_lut6_I0_O)        0.043     9.353 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_12/O
                         net (fo=1, routed)           0.685    10.038    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 1.129ns (25.092%)  route 3.370ns (74.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[0]
                         net (fo=1, routed)           2.919     9.532    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[48]
    SLICE_X212Y263       LUT5 (Prop_lut5_I0_O)        0.043     9.575 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_294/O
                         net (fo=1, routed)           0.451    10.026    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.129ns (25.198%)  route 3.352ns (74.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.126     5.520    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.086     6.606 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[6]
                         net (fo=1, routed)           2.758     9.363    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[38]
    SLICE_X213Y270       LUT5 (Prop_lut5_I0_O)        0.043     9.406 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_272/O
                         net (fo=1, routed)           0.594    10.000    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX2DATA[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.129ns (25.425%)  route 3.311ns (74.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[9]
                         net (fo=1, routed)           2.848     9.461    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[57]
    SLICE_X213Y262       LUT5 (Prop_lut5_I0_O)        0.043     9.504 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_285/O
                         net (fo=1, routed)           0.464     9.967    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[9]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.437ns  (logic 1.129ns (25.444%)  route 3.308ns (74.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        2.133     5.527    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           2.528     9.141    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[50]
    SLICE_X213Y282       LUT5 (Prop_lut5_I0_O)        0.043     9.184 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_292/O
                         net (fo=1, routed)           0.780     9.964    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3DATA[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.338     4.438    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.668     2.376    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y237       FDRE (Prop_fdre_C_Q)         0.100     2.476 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.531    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1[5]
    SLICE_X191Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.871     2.722    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y237       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.669     2.377    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y274       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y274       FDSE (Prop_fdse_C_Q)         0.100     2.477 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.532    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[0]
    SLICE_X195Y274       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.875     2.726    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y274       FDSE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.670     2.378    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y273       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y273       FDRE (Prop_fdre_C_Q)         0.100     2.478 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.533    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X195Y273       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.876     2.727    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y273       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.678     2.386    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y271       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.541    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.885     2.736    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.678     2.386    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y271       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.541    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.885     2.736    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.678     2.386    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y271       FDRE (Prop_fdre_C_Q)         0.100     2.486 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.541    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[0]
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.885     2.736    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y271       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.679     2.387    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y270       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y270       FDRE (Prop_fdre_C_Q)         0.100     2.487 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.542    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1[1]
    SLICE_X207Y270       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.886     2.737    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y270       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.680     2.388    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y269       FDRE (Prop_fdre_C_Q)         0.100     2.488 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.543    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.887     2.738    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.680     2.388    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y269       FDRE (Prop_fdre_C_Q)         0.100     2.488 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.543    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.887     2.738    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y269       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.681     2.389    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y268       FDRE (Prop_fdre_C_Q)         0.100     2.489 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.544    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X207Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.888     2.739    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y268       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_250mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 0.259ns (5.123%)  route 4.797ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        -2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 5.017 - 2.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.961     5.355    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.259     5.614 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.797    10.411    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     2.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.022 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     5.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.916ns  (logic 0.118ns (4.047%)  route 2.798ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 3.821 - 2.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.929     2.637    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.118     2.755 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.798     5.553    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     2.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     2.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.586 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     3.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 0.259ns (5.123%)  route 4.797ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        -2.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 5.017 - 2.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.961     5.355    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.259     5.614 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.797    10.411    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     2.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.022 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     5.017    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.916ns  (logic 0.118ns (4.047%)  route 2.798ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 3.821 - 2.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.929     2.637    vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X208Y400       FDRE                                         r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y400       FDRE (Prop_fdre_C_Q)         0.118     2.755 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.798     5.553    vc709_fmc_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     2.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     2.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.586 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     3.821    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  userclk2

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 0.732ns (10.967%)  route 5.946ns (89.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.926     6.678    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y326       FDRE                                         r  user_clk_heartbeat_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.447     4.547    user_clk
    SLICE_X203Y326       FDRE                                         r  user_clk_heartbeat_reg[24]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.678ns  (logic 0.732ns (10.967%)  route 5.946ns (89.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.926     6.678    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y326       FDRE                                         r  user_clk_heartbeat_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.447     4.547    user_clk
    SLICE_X203Y326       FDRE                                         r  user_clk_heartbeat_reg[25]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 0.732ns (11.116%)  route 5.857ns (88.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.837     6.589    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[20]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 0.732ns (11.116%)  route 5.857ns (88.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.837     6.589    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[21]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 0.732ns (11.116%)  route 5.857ns (88.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.837     6.589    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[22]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 0.732ns (11.116%)  route 5.857ns (88.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.837     6.589    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y325       FDRE                                         r  user_clk_heartbeat_reg[23]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 0.732ns (11.289%)  route 5.755ns (88.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.736     6.488    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 0.732ns (11.289%)  route 5.755ns (88.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.736     6.488    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 0.732ns (11.289%)  route 5.755ns (88.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.736     6.488    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[18]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 0.732ns (11.289%)  route 5.755ns (88.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.020     5.709    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.043     5.752 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.736     6.488    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     3.017    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.100 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.446     4.546    user_clk
    SLICE_X203Y324       FDRE                                         r  user_clk_heartbeat_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.757ns  (logic 0.223ns (8.105%)  route 2.533ns (91.895%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.385     2.580    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/lopt
    SLICE_X194Y254       LUT2 (Prop_lut2_I0_O)        0.028     2.608 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.149     2.757    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y254       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.891     2.742    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y254       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.223ns (7.870%)  route 2.616ns (92.130%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.385     2.580    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/lopt
    SLICE_X194Y254       LUT2 (Prop_lut2_I0_O)        0.028     2.608 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.231     2.839    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y258       FDPE                                         f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.890     2.741    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y258       FDPE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/user_reset_int_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.223ns (6.905%)  route 3.013ns (93.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.180     3.236    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.982     2.833    user_clk
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.223ns (6.905%)  route 3.013ns (93.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.180     3.236    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.982     2.833    user_clk
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.223ns (6.905%)  route 3.013ns (93.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.180     3.236    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.982     2.833    user_clk
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.223ns (6.905%)  route 3.013ns (93.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.180     3.236    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.982     2.833    user_clk
    SLICE_X203Y320       FDRE                                         r  user_clk_heartbeat_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.284ns  (logic 0.223ns (6.805%)  route 3.060ns (93.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.227     3.284    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.981     2.832    user_clk
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.284ns  (logic 0.223ns (6.805%)  route 3.060ns (93.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.227     3.284    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.981     2.832    user_clk
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.284ns  (logic 0.223ns (6.805%)  route 3.060ns (93.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.227     3.284    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.981     2.832    user_clk
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.284ns  (logic 0.223ns (6.805%)  route 3.060ns (93.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.833     3.028    vc709_fmc_ep_support_i/sys_rst_n_c
    SLICE_X202Y318       LUT1 (Prop_lut1_I0_O)        0.028     3.056 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i_i_9/O
                         net (fo=28, routed)          0.227     3.284    vc709_fmc_ep_support_i_n_182
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    vc709_fmc_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.851 r  vc709_fmc_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.981     2.832    user_clk
    SLICE_X203Y321       FDRE                                         r  user_clk_heartbeat_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y8    GTHE2_COMMON                                 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y8    GTHE2_COMMON                                 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.679ns  (logic 0.259ns (15.425%)  route 1.420ns (84.575%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.960     5.354    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X208Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y407       FDRE (Prop_fdre_C_Q)         0.259     5.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           1.420     7.033    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.223ns (16.074%)  route 1.164ns (83.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.960     5.354    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X209Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y407       FDRE (Prop_fdre_C_Q)         0.223     5.577 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           1.164     6.741    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.223ns (17.177%)  route 1.075ns (82.823%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.804     5.198    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X215Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y399       FDRE (Prop_fdre_C_Q)         0.223     5.421 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           1.075     6.496    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.943ns  (logic 0.223ns (23.657%)  route 0.720ns (76.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.962     5.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X213Y402       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y402       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.720     6.299    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.100ns (17.403%)  route 0.475ns (82.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X213Y402       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y402       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.475     3.214    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.100ns (13.601%)  route 0.635ns (86.399%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X215Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y399       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.635     3.295    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.100ns (12.386%)  route 0.707ns (87.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X209Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y407       FDRE (Prop_fdre_C_Q)         0.100     2.735 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.707     3.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.118ns (12.278%)  route 0.843ns (87.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X208Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y407       FDRE (Prop_fdre_C_Q)         0.118     2.753 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.843     3.596    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.679ns  (logic 0.259ns (15.425%)  route 1.420ns (84.575%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.960     5.354    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X208Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y407       FDRE (Prop_fdre_C_Q)         0.259     5.613 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           1.420     7.033    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.223ns (16.074%)  route 1.164ns (83.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.960     5.354    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X209Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y407       FDRE (Prop_fdre_C_Q)         0.223     5.577 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           1.164     6.741    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.223ns (17.177%)  route 1.075ns (82.823%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.804     5.198    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X215Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y399       FDRE (Prop_fdre_C_Q)         0.223     5.421 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           1.075     6.496    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.943ns  (logic 0.223ns (23.657%)  route 0.720ns (76.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        1.962     5.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X213Y402       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y402       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.720     6.299    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.100ns (17.403%)  route 0.475ns (82.597%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.931     2.639    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X213Y402       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y402       FDRE (Prop_fdre_C_Q)         0.100     2.739 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.475     3.214    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.100ns (13.601%)  route 0.635ns (86.399%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.852     2.560    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X215Y399       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y399       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.635     3.295    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.100ns (12.386%)  route 0.707ns (87.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X209Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y407       FDRE (Prop_fdre_C_Q)         0.100     2.735 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.707     3.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.118ns (12.278%)  route 0.843ns (87.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    vc709_fmc_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  vc709_fmc_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1377, routed)        0.927     2.635    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X208Y407       FDRE                                         r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y407       FDRE (Prop_fdre_C_Q)         0.118     2.753 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.843     3.596    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb fall edge)    5.000     5.000 f  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     5.000 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     6.050    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     6.127 f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.012     6.139    vc709_fmc_ep_support_i/pipe_clock_i/mmcm_fb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_fmc_ep_support_i/pipe_clock_i/pipe_txoutclk_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.521 r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.005     0.526    vc709_fmc_ep_support_i/pipe_clock_i/mmcm_fb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  vc709_fmc_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E10                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E10                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y8    GTHE2_COMMON                                 f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E10                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E10                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E10                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                f  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y8    GTHE2_COMMON                                 r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E10                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  vc709_fmc_ep_support_i/vc709_fmc_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





