-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity forward_exp_generic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of forward_exp_generic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv71_58B90BFBE8E7BCD5E4 : STD_LOGIC_VECTOR (70 downto 0) := "10110001011100100001011111110111110100011100111101111001101010111100100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv58_10 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_7FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0111111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1C02 : STD_LOGIC_VECTOR (12 downto 0) := "1110000000010";
    constant ap_const_lv31_5C55 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101110001010101";

attribute shreg_extract : string;
    signal table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1 : STD_LOGIC_VECTOR (25 downto 0);
    signal table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0 : STD_LOGIC_VECTOR (41 downto 0);
    signal es_sign_fu_284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal es_sign_reg_1130_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1130_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1135_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1142_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1148 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1148_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln255_fu_484_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln255_reg_1158 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln255_reg_1158_pp0_iter1_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln255_reg_1158_pp0_iter2_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln255_reg_1158_pp0_iter3_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal icmp_ln309_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_reg_1163_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln309_2_reg_1171_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1176_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_fu_574_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1186 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1186_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1186_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1186_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1186_pp0_iter7_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal m_diff_hi_reg_1193 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_1193_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_fu_619_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_1198 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_1198_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_fu_629_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_reg_1204 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z4_fu_639_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal Z4_reg_1209 : STD_LOGIC_VECTOR (34 downto 0);
    signal exp_Z3_m_1_fu_691_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal exp_Z3_m_1_reg_1229 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln126_fu_724_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln126_reg_1234 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_1_reg_1239 : STD_LOGIC_VECTOR (39 downto 0);
    signal exp_Z1P_m_1_reg_1250 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_6_fu_871_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1255 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_fu_899_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal select_ln303_reg_1260 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln114_fu_653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln119_fu_658_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln138_fu_663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln292_fu_740_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local : STD_LOGIC;
    signal table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local : STD_LOGIC;
    signal table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local : STD_LOGIC;
    signal table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local : STD_LOGIC;
    signal mul_ln123_fu_268_p0 : STD_LOGIC_VECTOR (42 downto 0);
    signal mul_ln123_fu_268_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln142_fu_272_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal mul_ln142_fu_272_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln297_fu_276_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln297_fu_276_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal data_fu_280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal es_exp_fu_292_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal es_sig_fu_300_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln18_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln486_fu_334_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal e_frac_fu_344_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln221_fu_352_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_1_fu_356_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_2_fu_362_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal m_frac_l_fu_370_p3 : STD_LOGIC_VECTOR (60 downto 0);
    signal m_exp_fu_338_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln229_fu_390_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln229_fu_396_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln229_fu_400_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln229_1_fu_408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln227_fu_378_p1 : STD_LOGIC_VECTOR (70 downto 0);
    signal zext_ln229_fu_412_p1 : STD_LOGIC_VECTOR (70 downto 0);
    signal ashr_ln229_fu_416_p2 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln229_fu_422_p2 : STD_LOGIC_VECTOR (70 downto 0);
    signal m_fix_fu_428_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal m_fix_l_fu_436_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln230_fu_446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fix_hi_fu_462_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln230_fu_450_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ashr_ln230_fu_456_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln230_fu_494_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln2_fu_502_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln_fu_524_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1119_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln243_fu_551_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_cast_fu_535_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln243_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln243_1_fu_560_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln243_fu_566_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln249_fu_263_p2 : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_7_fu_586_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal and_ln_fu_596_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal sub_ln255_fu_604_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal Z4_ind_fu_643_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_Z4_fu_668_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln115_fu_678_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln115_1_fu_681_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z4_m_1_fu_685_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln123_fu_268_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_9_fu_710_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln126_1_fu_720_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln126_fu_747_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln120_fu_744_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2_m_1_fu_756_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal exp_Z2P_m_1_fu_750_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal and_ln1_fu_774_p5 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln142_fu_272_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal tmp_4_fu_788_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln145_2_fu_798_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln145_fu_802_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln145_1_fu_808_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln145_fu_784_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1P_m_1_l_fu_812_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1_hi_fu_828_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal add_ln297_fu_838_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal mul_ln297_fu_276_p2 : STD_LOGIC_VECTOR (98 downto 0);
    signal shl_ln1_fu_853_p3 : STD_LOGIC_VECTOR (106 downto 0);
    signal zext_ln297_2_fu_861_p1 : STD_LOGIC_VECTOR (106 downto 0);
    signal add_ln297_1_fu_865_p2 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_s_fu_879_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_5_fu_889_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal xor_ln182_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_pinf_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln185_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln185_fu_922_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_exp_1_fu_941_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_2_fu_946_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_952_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln309_1_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln336_fu_986_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_exp_fu_990_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal t_fu_996_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln479_fu_1003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln309_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln309_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln309_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln309_1_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln185_1_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln309_1_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln185_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln309_1_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln309_2_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln309_3_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln309_2_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln309_3_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln309_4_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln326_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln309_2_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln309_5_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_1_fu_1095_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_1_fu_1095_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_1_fu_1095_p8 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_1_fu_1095_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_1_fu_1095_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1119_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal retval_1_fu_1095_p11 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1119_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal x_int_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln123_fu_268_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln123_fu_268_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln142_fu_272_p00 : STD_LOGIC_VECTOR (92 downto 0);
    signal mul_ln142_fu_272_p10 : STD_LOGIC_VECTOR (92 downto 0);
    signal mul_ln297_fu_276_p00 : STD_LOGIC_VECTOR (98 downto 0);
    signal mul_ln297_fu_276_p10 : STD_LOGIC_VECTOR (98 downto 0);
    signal retval_1_fu_1095_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal retval_1_fu_1095_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal retval_1_fu_1095_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal retval_1_fu_1095_p7 : STD_LOGIC_VECTOR (2 downto 0);

    component forward_mul_13s_71s_71_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (70 downto 0);
        dout : OUT STD_LOGIC_VECTOR (70 downto 0) );
    end component;


    component forward_mul_43ns_36ns_79_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (42 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        dout : OUT STD_LOGIC_VECTOR (78 downto 0) );
    end component;


    component forward_mul_49ns_44ns_93_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (48 downto 0);
        din1 : IN STD_LOGIC_VECTOR (43 downto 0);
        dout : OUT STD_LOGIC_VECTOR (92 downto 0) );
    end component;


    component forward_mul_50ns_50ns_99_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (49 downto 0);
        dout : OUT STD_LOGIC_VECTOR (98 downto 0) );
    end component;


    component forward_sparsemux_9_3_64_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        def : IN STD_LOGIC_VECTOR (63 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component forward_mac_muladd_16s_15ns_19s_31_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U : component forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew
    generic map (
        DataWidth => 58,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0,
        ce0 => table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local,
        q0 => table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0);

    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U : component forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG
    generic map (
        DataWidth => 26,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0,
        ce0 => table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local,
        q0 => table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0,
        address1 => table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1,
        ce1 => table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local,
        q1 => table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1);

    table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U : component forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ
    generic map (
        DataWidth => 42,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0,
        ce0 => table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local,
        q0 => table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0);

    mul_13s_71s_71_1_0_U236 : component forward_mul_13s_71s_71_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 71,
        dout_WIDTH => 71)
    port map (
        din0 => r_exp_reg_1186,
        din1 => ap_const_lv71_58B90BFBE8E7BCD5E4,
        dout => mul_ln249_fu_263_p2);

    mul_43ns_36ns_79_1_0_U237 : component forward_mul_43ns_36ns_79_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 43,
        din1_WIDTH => 36,
        dout_WIDTH => 79)
    port map (
        din0 => mul_ln123_fu_268_p0,
        din1 => mul_ln123_fu_268_p1,
        dout => mul_ln123_fu_268_p2);

    mul_49ns_44ns_93_1_0_U238 : component forward_mul_49ns_44ns_93_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 49,
        din1_WIDTH => 44,
        dout_WIDTH => 93)
    port map (
        din0 => mul_ln142_fu_272_p0,
        din1 => mul_ln142_fu_272_p1,
        dout => mul_ln142_fu_272_p2);

    mul_50ns_50ns_99_1_0_U239 : component forward_mul_50ns_50ns_99_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 50,
        din1_WIDTH => 50,
        dout_WIDTH => 99)
    port map (
        din0 => mul_ln297_fu_276_p0,
        din1 => mul_ln297_fu_276_p1,
        dout => mul_ln297_fu_276_p2);

    sparsemux_9_3_64_1_0_U240 : component forward_sparsemux_9_3_64_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 64,
        CASE1 => "010",
        din1_WIDTH => 64,
        CASE2 => "001",
        din2_WIDTH => 64,
        CASE3 => "000",
        din3_WIDTH => 64,
        def_WIDTH => 64,
        sel_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => retval_1_fu_1095_p2,
        din1 => retval_1_fu_1095_p4,
        din2 => ap_const_lv64_0,
        din3 => retval_1_fu_1095_p8,
        def => retval_1_fu_1095_p9,
        sel => retval_1_fu_1095_p10,
        dout => retval_1_fu_1095_p11);

    mac_muladd_16s_15ns_19s_31_4_0_U241 : component forward_mac_muladd_16s_15ns_19s_31_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 19,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => m_fix_hi_fu_462_p4,
        din1 => grp_fu_1119_p1,
        din2 => shl_ln_fu_524_p3,
        ce => grp_fu_1119_ce,
        dout => grp_fu_1119_p3);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                Z2_reg_1198 <= sub_ln255_fu_604_p2(50 downto 43);
                Z2_reg_1198_pp0_iter5_reg <= Z2_reg_1198;
                Z3_reg_1204 <= sub_ln255_fu_604_p2(42 downto 35);
                Z4_reg_1209 <= Z4_fu_639_p1;
                add_ln126_reg_1234 <= add_ln126_fu_724_p2;
                es_sign_reg_1130 <= data_fu_280_p1(63 downto 63);
                es_sign_reg_1130_pp0_iter1_reg <= es_sign_reg_1130;
                es_sign_reg_1130_pp0_iter2_reg <= es_sign_reg_1130_pp0_iter1_reg;
                es_sign_reg_1130_pp0_iter3_reg <= es_sign_reg_1130_pp0_iter2_reg;
                es_sign_reg_1130_pp0_iter4_reg <= es_sign_reg_1130_pp0_iter3_reg;
                es_sign_reg_1130_pp0_iter5_reg <= es_sign_reg_1130_pp0_iter4_reg;
                es_sign_reg_1130_pp0_iter6_reg <= es_sign_reg_1130_pp0_iter5_reg;
                es_sign_reg_1130_pp0_iter7_reg <= es_sign_reg_1130_pp0_iter6_reg;
                exp_Z1P_m_1_reg_1250 <= exp_Z1P_m_1_l_fu_812_p2(51 downto 2);
                    exp_Z3_m_1_reg_1229(25 downto 0) <= exp_Z3_m_1_fu_691_p4(25 downto 0);    exp_Z3_m_1_reg_1229(42 downto 35) <= exp_Z3_m_1_fu_691_p4(42 downto 35);
                icmp_ln309_2_reg_1171 <= icmp_ln309_2_fu_510_p2;
                icmp_ln309_2_reg_1171_pp0_iter1_reg <= icmp_ln309_2_reg_1171;
                icmp_ln309_2_reg_1171_pp0_iter2_reg <= icmp_ln309_2_reg_1171_pp0_iter1_reg;
                icmp_ln309_2_reg_1171_pp0_iter3_reg <= icmp_ln309_2_reg_1171_pp0_iter2_reg;
                icmp_ln309_2_reg_1171_pp0_iter4_reg <= icmp_ln309_2_reg_1171_pp0_iter3_reg;
                icmp_ln309_2_reg_1171_pp0_iter5_reg <= icmp_ln309_2_reg_1171_pp0_iter4_reg;
                icmp_ln309_2_reg_1171_pp0_iter6_reg <= icmp_ln309_2_reg_1171_pp0_iter5_reg;
                icmp_ln309_2_reg_1171_pp0_iter7_reg <= icmp_ln309_2_reg_1171_pp0_iter6_reg;
                icmp_ln309_reg_1163 <= icmp_ln309_fu_488_p2;
                icmp_ln309_reg_1163_pp0_iter1_reg <= icmp_ln309_reg_1163;
                icmp_ln309_reg_1163_pp0_iter2_reg <= icmp_ln309_reg_1163_pp0_iter1_reg;
                icmp_ln309_reg_1163_pp0_iter3_reg <= icmp_ln309_reg_1163_pp0_iter2_reg;
                icmp_ln309_reg_1163_pp0_iter4_reg <= icmp_ln309_reg_1163_pp0_iter3_reg;
                icmp_ln309_reg_1163_pp0_iter5_reg <= icmp_ln309_reg_1163_pp0_iter4_reg;
                icmp_ln309_reg_1163_pp0_iter6_reg <= icmp_ln309_reg_1163_pp0_iter5_reg;
                icmp_ln309_reg_1163_pp0_iter7_reg <= icmp_ln309_reg_1163_pp0_iter6_reg;
                m_diff_hi_reg_1193 <= sub_ln255_fu_604_p2(58 downto 51);
                m_diff_hi_reg_1193_pp0_iter5_reg <= m_diff_hi_reg_1193;
                r_exp_reg_1186 <= r_exp_fu_574_p3;
                r_exp_reg_1186_pp0_iter4_reg <= r_exp_reg_1186;
                r_exp_reg_1186_pp0_iter5_reg <= r_exp_reg_1186_pp0_iter4_reg;
                r_exp_reg_1186_pp0_iter6_reg <= r_exp_reg_1186_pp0_iter5_reg;
                r_exp_reg_1186_pp0_iter7_reg <= r_exp_reg_1186_pp0_iter6_reg;
                select_ln303_reg_1260 <= select_ln303_fu_899_p3;
                tmp_10_reg_1176 <= e_frac_2_fu_362_p3(53 downto 53);
                tmp_10_reg_1176_pp0_iter1_reg <= tmp_10_reg_1176;
                tmp_10_reg_1176_pp0_iter2_reg <= tmp_10_reg_1176_pp0_iter1_reg;
                tmp_10_reg_1176_pp0_iter3_reg <= tmp_10_reg_1176_pp0_iter2_reg;
                tmp_10_reg_1176_pp0_iter4_reg <= tmp_10_reg_1176_pp0_iter3_reg;
                tmp_10_reg_1176_pp0_iter5_reg <= tmp_10_reg_1176_pp0_iter4_reg;
                tmp_10_reg_1176_pp0_iter6_reg <= tmp_10_reg_1176_pp0_iter5_reg;
                tmp_10_reg_1176_pp0_iter7_reg <= tmp_10_reg_1176_pp0_iter6_reg;
                tmp_1_reg_1239 <= table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0(41 downto 2);
                tmp_2_reg_1148 <= m_fix_fu_428_p3(70 downto 70);
                tmp_2_reg_1148_pp0_iter1_reg <= tmp_2_reg_1148;
                tmp_6_reg_1255 <= add_ln297_1_fu_865_p2(106 downto 106);
                trunc_ln255_reg_1158 <= trunc_ln255_fu_484_p1;
                trunc_ln255_reg_1158_pp0_iter1_reg <= trunc_ln255_reg_1158;
                trunc_ln255_reg_1158_pp0_iter2_reg <= trunc_ln255_reg_1158_pp0_iter1_reg;
                trunc_ln255_reg_1158_pp0_iter3_reg <= trunc_ln255_reg_1158_pp0_iter2_reg;
                x_is_NaN_reg_1135 <= x_is_NaN_fu_316_p2;
                x_is_NaN_reg_1135_pp0_iter1_reg <= x_is_NaN_reg_1135;
                x_is_NaN_reg_1135_pp0_iter2_reg <= x_is_NaN_reg_1135_pp0_iter1_reg;
                x_is_NaN_reg_1135_pp0_iter3_reg <= x_is_NaN_reg_1135_pp0_iter2_reg;
                x_is_NaN_reg_1135_pp0_iter4_reg <= x_is_NaN_reg_1135_pp0_iter3_reg;
                x_is_NaN_reg_1135_pp0_iter5_reg <= x_is_NaN_reg_1135_pp0_iter4_reg;
                x_is_NaN_reg_1135_pp0_iter6_reg <= x_is_NaN_reg_1135_pp0_iter5_reg;
                x_is_NaN_reg_1135_pp0_iter7_reg <= x_is_NaN_reg_1135_pp0_iter6_reg;
                x_is_inf_reg_1142 <= x_is_inf_fu_328_p2;
                x_is_inf_reg_1142_pp0_iter1_reg <= x_is_inf_reg_1142;
                x_is_inf_reg_1142_pp0_iter2_reg <= x_is_inf_reg_1142_pp0_iter1_reg;
                x_is_inf_reg_1142_pp0_iter3_reg <= x_is_inf_reg_1142_pp0_iter2_reg;
                x_is_inf_reg_1142_pp0_iter4_reg <= x_is_inf_reg_1142_pp0_iter3_reg;
                x_is_inf_reg_1142_pp0_iter5_reg <= x_is_inf_reg_1142_pp0_iter4_reg;
                x_is_inf_reg_1142_pp0_iter6_reg <= x_is_inf_reg_1142_pp0_iter5_reg;
                x_is_inf_reg_1142_pp0_iter7_reg <= x_is_inf_reg_1142_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= retval_1_fu_1095_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                x_int_reg <= x;
            end if;
        end if;
    end process;
    exp_Z3_m_1_reg_1229(34 downto 26) <= "000000000";
    Z2_fu_619_p4 <= sub_ln255_fu_604_p2(50 downto 43);
    Z3_fu_629_p4 <= sub_ln255_fu_604_p2(42 downto 35);
    Z4_fu_639_p1 <= sub_ln255_fu_604_p2(35 - 1 downto 0);
    Z4_ind_fu_643_p4 <= sub_ln255_fu_604_p2(34 downto 27);
    add_ln126_fu_724_p2 <= std_logic_vector(unsigned(exp_Z4_m_1_fu_685_p2) + unsigned(zext_ln126_1_fu_720_p1));
    add_ln145_fu_802_p2 <= std_logic_vector(unsigned(exp_Z2P_m_1_fu_750_p2) + unsigned(zext_ln145_2_fu_798_p1));
    add_ln243_1_fu_560_p2 <= std_logic_vector(unsigned(tmp_cast_fu_535_p4) + unsigned(ap_const_lv13_1));
    add_ln297_1_fu_865_p2 <= std_logic_vector(unsigned(shl_ln1_fu_853_p3) + unsigned(zext_ln297_2_fu_861_p1));
    add_ln297_fu_838_p2 <= std_logic_vector(unsigned(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0) + unsigned(ap_const_lv58_10));
    and_ln1_fu_774_p5 <= (((Z2_reg_1198_pp0_iter5_reg & ap_const_lv1_0) & tmp_1_reg_1239) & ap_const_lv2_0);
    and_ln309_1_fu_1021_p2 <= (xor_ln309_fu_1016_p2 and icmp_ln309_1_fu_962_p2);
    and_ln309_2_fu_1039_p2 <= (xor_ln185_fu_1033_p2 and or_ln309_1_fu_1027_p2);
    and_ln309_3_fu_1051_p2 <= (xor_ln309_1_fu_1045_p2 and icmp_ln309_reg_1163_pp0_iter7_reg);
    and_ln309_4_fu_1073_p2 <= (xor_ln185_fu_1033_p2 and or_ln309_3_fu_1067_p2);
    and_ln309_5_fu_1079_p2 <= (icmp_ln326_fu_980_p2 and and_ln309_4_fu_1073_p2);
    and_ln309_fu_1011_p2 <= (or_ln309_fu_968_p2 and icmp_ln309_reg_1163_pp0_iter7_reg);
    and_ln_fu_596_p3 <= (tmp_7_fu_586_p4 & ap_const_lv1_0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(retval_1_fu_1095_p11, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= retval_1_fu_1095_p11;
        else 
            ap_return <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ashr_ln229_fu_416_p2 <= std_logic_vector(shift_right(signed(sext_ln227_fu_378_p1),to_integer(unsigned('0' & zext_ln229_fu_412_p1(31-1 downto 0)))));
    ashr_ln230_fu_456_p2 <= std_logic_vector(shift_right(signed(m_fix_l_fu_436_p4),to_integer(unsigned('0' & zext_ln230_fu_446_p1(31-1 downto 0)))));
    data_fu_280_p1 <= x_int_reg;
    e_frac_1_fu_356_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln221_fu_352_p1));
    e_frac_2_fu_362_p3 <= 
        e_frac_1_fu_356_p2 when (es_sign_fu_284_p3(0) = '1') else 
        zext_ln221_fu_352_p1;
    e_frac_fu_344_p3 <= (ap_const_lv1_1 & es_sig_fu_300_p1);
    es_exp_fu_292_p3 <= data_fu_280_p1(62 downto 52);
    es_sig_fu_300_p1 <= data_fu_280_p1(52 - 1 downto 0);
    es_sign_fu_284_p3 <= data_fu_280_p1(63 downto 63);
    exp_Z1P_m_1_l_fu_812_p2 <= std_logic_vector(unsigned(zext_ln145_1_fu_808_p1) + unsigned(zext_ln145_fu_784_p1));
    exp_Z1_hi_fu_828_p4 <= table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0(57 downto 8);
    exp_Z2P_m_1_fu_750_p2 <= std_logic_vector(unsigned(zext_ln126_fu_747_p1) + unsigned(zext_ln120_fu_744_p1));
    exp_Z2_m_1_fu_756_p4 <= ((Z2_reg_1198_pp0_iter5_reg & ap_const_lv1_0) & tmp_1_reg_1239);
    exp_Z3_m_1_fu_691_p4 <= ((Z3_reg_1204 & ap_const_lv9_0) & table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0);
    exp_Z4_m_1_fu_685_p2 <= std_logic_vector(unsigned(zext_ln115_fu_678_p1) + unsigned(zext_ln115_1_fu_681_p1));
    f_Z4_fu_668_p4 <= table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1(25 downto 16);

    grp_fu_1119_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_1119_ce <= ap_const_logic_1;
        else 
            grp_fu_1119_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1119_p1 <= ap_const_lv31_5C55(15 - 1 downto 0);
    icmp_ln18_1_fu_310_p2 <= "0" when (es_sig_fu_300_p1 = ap_const_lv52_0) else "1";
    icmp_ln18_2_fu_322_p2 <= "1" when (es_sig_fu_300_p1 = ap_const_lv52_0) else "0";
    icmp_ln18_fu_304_p2 <= "1" when (es_exp_fu_292_p3 = ap_const_lv11_7FF) else "0";
    icmp_ln243_fu_554_p2 <= "0" when (trunc_ln243_fu_551_p1 = ap_const_lv18_0) else "1";
    icmp_ln309_1_fu_962_p2 <= "1" when (signed(tmp_8_fu_952_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln309_2_fu_510_p2 <= "0" when (shl_ln2_fu_502_p3 = sext_ln227_fu_378_p1) else "1";
    icmp_ln309_fu_488_p2 <= "1" when (signed(m_exp_fu_338_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln326_fu_980_p2 <= "1" when (signed(r_exp_2_fu_946_p3) < signed(ap_const_lv13_1C02)) else "0";
    m_exp_fu_338_p2 <= std_logic_vector(unsigned(zext_ln486_fu_334_p1) + unsigned(ap_const_lv12_C01));
    m_fix_fu_428_p3 <= 
        ashr_ln229_fu_416_p2 when (tmp_fu_382_p3(0) = '1') else 
        shl_ln229_fu_422_p2;
    m_fix_hi_fu_462_p4 <= m_fix_fu_428_p3(70 downto 55);
    m_fix_l_fu_436_p4 <= m_fix_fu_428_p3(70 downto 7);
    m_frac_l_fu_370_p3 <= (e_frac_2_fu_362_p3 & ap_const_lv7_0);
    mul_ln123_fu_268_p0 <= mul_ln123_fu_268_p00(43 - 1 downto 0);
    mul_ln123_fu_268_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z3_m_1_fu_691_p4),79));
    mul_ln123_fu_268_p1 <= mul_ln123_fu_268_p10(36 - 1 downto 0);
    mul_ln123_fu_268_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z4_m_1_fu_685_p2),79));
    mul_ln142_fu_272_p0 <= mul_ln142_fu_272_p00(49 - 1 downto 0);
    mul_ln142_fu_272_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2_m_1_fu_756_p4),93));
    mul_ln142_fu_272_p1 <= mul_ln142_fu_272_p10(44 - 1 downto 0);
    mul_ln142_fu_272_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2P_m_1_fu_750_p2),93));
    mul_ln297_fu_276_p0 <= mul_ln297_fu_276_p00(50 - 1 downto 0);
    mul_ln297_fu_276_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_reg_1250),99));
    mul_ln297_fu_276_p1 <= mul_ln297_fu_276_p10(50 - 1 downto 0);
    mul_ln297_fu_276_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_fu_828_p4),99));
    or_ln185_1_fu_929_p2 <= (x_is_inf_reg_1142_pp0_iter7_reg or x_is_NaN_reg_1135_pp0_iter7_reg);
    or_ln185_fu_917_p2 <= (x_is_pinf_fu_912_p2 or x_is_NaN_reg_1135_pp0_iter7_reg);
    or_ln309_1_fu_1027_p2 <= (and_ln309_fu_1011_p2 or and_ln309_1_fu_1021_p2);
    or_ln309_2_fu_1056_p2 <= (icmp_ln309_reg_1163_pp0_iter7_reg or icmp_ln309_1_fu_962_p2);
    or_ln309_3_fu_1067_p2 <= (xor_ln309_2_fu_1061_p2 or and_ln309_3_fu_1051_p2);
    or_ln309_fu_968_p2 <= (icmp_ln309_2_reg_1171_pp0_iter7_reg or icmp_ln309_1_fu_962_p2);
    out_exp_fu_990_p2 <= std_logic_vector(unsigned(trunc_ln336_fu_986_p1) + unsigned(ap_const_lv11_3FF));
    r_exp_1_fu_941_p2 <= std_logic_vector(signed(r_exp_reg_1186_pp0_iter7_reg) + signed(ap_const_lv13_1FFF));
    r_exp_2_fu_946_p3 <= 
        r_exp_reg_1186_pp0_iter7_reg when (tmp_6_reg_1255(0) = '1') else 
        r_exp_1_fu_941_p2;
    r_exp_fu_574_p3 <= 
        select_ln243_fu_566_p3 when (tmp_3_fu_544_p3(0) = '1') else 
        tmp_cast_fu_535_p4;
    retval_1_fu_1095_p10 <= ((or_ln185_1_fu_929_p2 & and_ln309_2_fu_1039_p2) & and_ln309_5_fu_1079_p2);
    retval_1_fu_1095_p2 <= 
        select_ln185_fu_922_p3 when (or_ln185_fu_917_p2(0) = '1') else 
        ap_const_lv64_0;
    retval_1_fu_1095_p4 <= 
        ap_const_lv64_0 when (tmp_10_reg_1176_pp0_iter7_reg(0) = '1') else 
        ap_const_lv64_7FF0000000000000;
    retval_1_fu_1095_p8 <= zext_ln479_fu_1003_p1;
    retval_1_fu_1095_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    select_ln185_fu_922_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (x_is_NaN_reg_1135_pp0_iter7_reg(0) = '1') else 
        ap_const_lv64_7FF0000000000000;
    select_ln229_fu_400_p3 <= 
        sext_ln229_fu_396_p1 when (tmp_fu_382_p3(0) = '1') else 
        m_exp_fu_338_p2;
    select_ln230_fu_494_p3 <= 
        shl_ln230_fu_450_p2 when (tmp_fu_382_p3(0) = '1') else 
        ashr_ln230_fu_456_p2;
    select_ln243_fu_566_p3 <= 
        add_ln243_1_fu_560_p2 when (icmp_ln243_fu_554_p2(0) = '1') else 
        tmp_cast_fu_535_p4;
    select_ln303_fu_899_p3 <= 
        tmp_s_fu_879_p4 when (tmp_6_fu_871_p3(0) = '1') else 
        tmp_5_fu_889_p4;
        sext_ln227_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_frac_l_fu_370_p3),71));

        sext_ln229_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln229_fu_400_p3),32));

        sext_ln229_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln229_fu_390_p2),12));

    shl_ln1_fu_853_p3 <= (add_ln297_fu_838_p2 & ap_const_lv49_0);
    shl_ln229_fu_422_p2 <= std_logic_vector(shift_left(unsigned(sext_ln227_fu_378_p1),to_integer(unsigned('0' & zext_ln229_fu_412_p1(31-1 downto 0)))));
    shl_ln230_fu_450_p2 <= std_logic_vector(shift_left(unsigned(m_fix_l_fu_436_p4),to_integer(unsigned('0' & zext_ln230_fu_446_p1(31-1 downto 0)))));
    shl_ln2_fu_502_p3 <= (select_ln230_fu_494_p3 & ap_const_lv7_0);
    shl_ln_fu_524_p3 <= (tmp_2_reg_1148_pp0_iter1_reg & ap_const_lv18_20000);
    sub_ln229_fu_390_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(es_exp_fu_292_p3));
    sub_ln255_fu_604_p2 <= std_logic_vector(unsigned(trunc_ln255_reg_1158_pp0_iter3_reg) - unsigned(and_ln_fu_596_p3));
    t_fu_996_p3 <= (out_exp_fu_990_p2 & select_ln303_reg_1260);
    table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0 <= zext_ln292_fu_740_p1(8 - 1 downto 0);

    table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local <= ap_const_logic_1;
        else 
            table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 <= zext_ln138_fu_663_p1(8 - 1 downto 0);

    table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local <= ap_const_logic_1;
        else 
            table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 <= zext_ln119_fu_658_p1(8 - 1 downto 0);
    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1 <= zext_ln114_fu_653_p1(8 - 1 downto 0);

    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local <= ap_const_logic_1;
        else 
            table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local <= ap_const_logic_1;
        else 
            table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_3_fu_544_p3 <= grp_fu_1119_p3(30 downto 30);
    tmp_4_fu_788_p4 <= mul_ln142_fu_272_p2(92 downto 57);
    tmp_5_fu_889_p4 <= add_ln297_1_fu_865_p2(104 downto 53);
    tmp_6_fu_871_p3 <= add_ln297_1_fu_865_p2(106 downto 106);
    tmp_7_fu_586_p4 <= mul_ln249_fu_263_p2(70 downto 13);
    tmp_8_fu_952_p4 <= r_exp_2_fu_946_p3(12 downto 10);
    tmp_9_fu_710_p4 <= mul_ln123_fu_268_p2(78 downto 59);
    tmp_cast_fu_535_p4 <= grp_fu_1119_p3(30 downto 18);
    tmp_fu_382_p3 <= m_exp_fu_338_p2(11 downto 11);
    tmp_s_fu_879_p4 <= add_ln297_1_fu_865_p2(105 downto 54);
    trunc_ln243_fu_551_p1 <= grp_fu_1119_p3(18 - 1 downto 0);
    trunc_ln255_fu_484_p1 <= m_fix_fu_428_p3(59 - 1 downto 0);
    trunc_ln336_fu_986_p1 <= r_exp_2_fu_946_p3(11 - 1 downto 0);
    x_is_NaN_fu_316_p2 <= (icmp_ln18_fu_304_p2 and icmp_ln18_1_fu_310_p2);
    x_is_inf_fu_328_p2 <= (icmp_ln18_fu_304_p2 and icmp_ln18_2_fu_322_p2);
    x_is_pinf_fu_912_p2 <= (xor_ln182_fu_907_p2 and x_is_inf_reg_1142_pp0_iter7_reg);
    xor_ln182_fu_907_p2 <= (es_sign_reg_1130_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln185_fu_1033_p2 <= (or_ln185_1_fu_929_p2 xor ap_const_lv1_1);
    xor_ln309_1_fu_1045_p2 <= (or_ln309_fu_968_p2 xor ap_const_lv1_1);
    xor_ln309_2_fu_1061_p2 <= (or_ln309_2_fu_1056_p2 xor ap_const_lv1_1);
    xor_ln309_fu_1016_p2 <= (icmp_ln309_reg_1163_pp0_iter7_reg xor ap_const_lv1_1);
    zext_ln114_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_ind_fu_643_p4),64));
    zext_ln115_1_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_Z4_fu_668_p4),36));
    zext_ln115_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_reg_1209),36));
    zext_ln119_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z3_fu_629_p4),64));
    zext_ln120_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z3_m_1_reg_1229),44));
    zext_ln126_1_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_710_p4),36));
    zext_ln126_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln126_reg_1234),44));
    zext_ln138_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_fu_619_p4),64));
    zext_ln145_1_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln145_fu_802_p2),52));
    zext_ln145_2_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_788_p4),44));
    zext_ln145_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_774_p5),52));
    zext_ln221_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(e_frac_fu_344_p3),54));
    zext_ln229_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln229_1_fu_408_p1),71));
    zext_ln230_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln229_1_fu_408_p1),64));
    zext_ln292_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_reg_1193_pp0_iter5_reg),64));
    zext_ln297_2_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln297_fu_276_p2),107));
    zext_ln479_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_996_p3),64));
    zext_ln486_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(es_exp_fu_292_p3),12));
end behav;
