Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/co-eda/Desktop/P7/mips_txt_isim_beh.exe -prj /home/co-eda/Desktop/P7/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/co-eda/Desktop/P7/P7_standard_timer_2019.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/P7/CPU.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/P7/Bridge.v" into library work
Analyzing Verilog file "/home/co-eda/Desktop/P7/mips.v" into library work
WARNING:HDLCompiler:35 - "/home/co-eda/Desktop/P7/mips.v" Line 57: <tIBQ0> is already implicitly declared earlier.
Analyzing Verilog file "/home/co-eda/Desktop/P7/tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82972 KB
Fuse CPU Usage: 930 ms
Compiling module CPU
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/co-eda/Desktop/P7/mips_txt_isim_beh.exe
Fuse Memory Usage: 94156 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 1880 ms
