0.7
2020.2
Nov  8 2024
22:36:57
C:/Vivado_Projects/UART_Protocol/UART_Protocol.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/tb.sv,1750775600,systemVerilog,,,,uart_tx_tb,,uvm,,,,,,
C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.sv,1750775469,systemVerilog,,C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/tb.sv,,uart_tx,,uvm,,,,,,
