m255
K4
z2
13
cModel Technology
dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
!s110 1723786351
VlNMezzUkL>e`gNnXYLIRI1
04 34 4 work RISCV_5StagePipelined_Processor_tb fast 0
=4-586c2533cfc0-66bee46f-361-1c48
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OL;O;10.2c;57
vadder
Z0 !s110 1723786348
IGYK9mCDUeZJL[ni0_KTWX2
Z1 V`JN@9S9cnhjKRR_L]QIcM3
Z2 dD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor
w1723197618
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v
L0 1
Z3 OL;L;10.2c;57
r1
31
Z4 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 A9>OFMH<5:@YcSHHfKKKo3
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v|
!s108 1723786348.287000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v|
!i10b 1
!s85 0
!i111 0
valu
Z5 !s110 1723786348
I7BIYMDU:3iPOCC`J=jS<j2
R1
R2
w1723695347
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v
L0 1
R3
r1
31
R4
!s100 h7zMA?E?`>XU<X4M9gL=i0
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v|
!s108 1723786348.336000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v|
!i10b 1
!s85 0
!i111 0
vALU_decoder
R5
I3m5`Fj@4NP6EROo4WCOJ[2
R1
R2
w1723766469
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v
L0 1
R3
r1
31
R4
n@a@l@u_decoder
!s100 g4j7kK35Fl:;>k`cRlJe50
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v|
!s108 1723786348.398000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v|
!i10b 1
!s85 0
!i111 0
vcontrol_unit
R5
IOSVHRd0]N?7<oFc6KiS9h2
R1
R2
w1723666023
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v
L0 1
R3
r1
31
R4
!s100 :^<7``PIPQ?88mf`]bgka2
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v|
!s108 1723786348.461000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v|
!i10b 1
!s85 0
!i111 0
vDMem
R5
I8ZB`eE]o]Qj1G_JP>0FI11
R1
R2
w1723742376
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v
L0 32
R3
r1
31
R4
n@d@mem
!s100 5;<?<j?leTYb@lRG0LBc;2
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v|
!s108 1723786348.525000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v|
!i10b 1
!s85 0
!i111 0
vhazard_unit
R5
Io`6C1kb]`bJK2P9MSK5ci1
R1
R2
w1723391867
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v
L0 1
R3
r1
31
R4
!s100 FOSTjo70Phh4VHUI:_dP>2
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v|
!s108 1723786348.588000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v|
!i10b 1
!s85 0
!i111 0
vIMem
R5
I3LSBbV3`[1QCPU1GV]LK>0
R1
R2
Z6 w1723786339
Z7 8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v
Z8 FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v
L0 1
R3
r1
31
Z9 !s108 1723786348.652000
Z10 !s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v|
Z11 !s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v|
R4
n@i@mem
!s100 8TL2N<J@Yn643<9<_B22K3
!i10b 1
!s85 0
!i111 0
vimm_ext
R5
IM`dI@DbW?0dZD]R[k31PM1
R1
R2
w1723727138
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v
L0 1
R3
r1
31
R4
!s100 [?S?lm0Q>87HUiDGSShUM2
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v|
!s108 1723786348.715000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v|
!i10b 1
!s85 0
!i111 0
vmain_decoder
R5
IjCbGMW81Qeh6GXoon^Y[V2
R1
R2
w1723666183
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v
L0 1
R3
r1
31
R4
!s100 kHXPnd:OYS?lnQ>VDFmX^2
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v|
!s108 1723786348.793000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v|
!i10b 1
!s85 0
!i111 0
vMemory_instruction_tb
R5
I8@@c<L<G;LB?IEoeM=@hz1
R1
R2
R6
R7
R8
L0 84
R3
r1
31
R9
R10
R11
R4
n@memory_instruction_tb
!s100 Wa^8fNm0Y=lgg<GNZc:2R1
!i10b 1
!s85 0
!i111 0
vmux_2
R5
Ifj<7^GZn7L9T>fF32Fz`R3
R1
R2
w1723322581
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v
L0 1
R3
r1
31
R4
!s100 K2odM`=U8DjOYU=^?:RL[3
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v|
!s108 1723786348.857000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v|
!i10b 1
!s85 0
!i111 0
vreg_EX_MEM
R5
In`:BSOZAz=RHo1l]kOY7E0
R1
R2
w1723478151
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v
L0 1
R3
r1
31
R4
nreg_@e@x_@m@e@m
!s100 IIQd@aOn8dWk8nFk]JgUA3
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v|
!s108 1723786348.920000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v|
!i10b 1
!s85 0
!i111 0
vreg_file
R5
I>`>Cg9Xl02LzE9Q7iSZ>J1
R1
R2
w1723653231
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v
L0 1
R3
r1
31
R4
!s100 2IMPl[U3OM4eN5i8>=0of1
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v|
!s108 1723786348.983000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v|
!i10b 1
!s85 0
!i111 0
vreg_ID_EX
IO8`2WPMZ:f4dQBCbGE4bZ3
R1
R2
w1723615236
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v
L0 1
R3
r1
31
R4
nreg_@i@d_@e@x
Z12 !s110 1723786349
!s100 fnk8Kn0=<7_B49eCbzam]0
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v|
!s108 1723786349.061000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v|
!i10b 1
!s85 0
!i111 0
vreg_IF_ID
R12
IBT`9ZML2P`ZU;GlW^XU@a0
R1
R2
w1723390144
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v
L0 1
R3
r1
31
R4
nreg_@i@f_@i@d
!s100 VVLKOn[ThbL[ZARcoUYn:2
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v|
!s108 1723786349.108000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v|
!i10b 1
!s85 0
!i111 0
vreg_MEM_WB
R12
Io:Gbm@i1Q:I2XZcEUo[;l3
R1
R2
w1723434145
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v
L0 1
R3
r1
31
R4
nreg_@m@e@m_@w@b
!s100 L8ma6jG:;0NCi82<]X_1]1
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v|
!s108 1723786349.171000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v|
!i10b 1
!s85 0
!i111 0
vRISCV_5StagePipelined_Processor
R12
Iid]XaDQb:Ri0Yl^TK;P4J1
R1
R2
w1723784763
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v
L0 1
R3
r1
31
R4
n@r@i@s@c@v_5@stage@pipelined_@processor
!s100 EiZeE@9hk>bVjW8Wa7=_j3
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v|
!i10b 1
!s85 0
!s108 1723786349.219000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v|
!i111 0
vRISCV_5StagePipelined_Processor_tb
Ih:cFSbd6NE6Befe]@XFcE3
R1
R2
w1723663783
8D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v
FD:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v
L0 2
R3
r1
31
R4
n@r@i@s@c@v_5@stage@pipelined_@processor_tb
R5
!s100 71AMWz3aMCmhb[Z9;G@l22
!s90 -reportprogress|300|-work|work|-vopt|D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v|
!s108 1723786348.224000
!s107 D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v|
!i10b 1
!s85 0
!i111 0
