//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	implicit_conv3d_kernel  // -- Begin function implicit_conv3d_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @implicit_conv3d_kernel
.visible .entry implicit_conv3d_kernel(
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_0,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_1,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_2,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_3,
	.param .u32 implicit_conv3d_kernel_param_4,
	.param .u32 implicit_conv3d_kernel_param_5,
	.param .u32 implicit_conv3d_kernel_param_6,
	.param .u32 implicit_conv3d_kernel_param_7,
	.param .u32 implicit_conv3d_kernel_param_8,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_9
)
.reqntid 64, 1, 1
{
	.reg .pred 	%p<78>;
	.reg .b16 	%rs<123>;
	.reg .b32 	%r<251>;
	.reg .b64 	%rd<166>;
	.loc	1 32 0                          // triton_spconv.py:32:0
$L__func_begin0:
	.loc	1 32 0                          // triton_spconv.py:32:0

// %bb.0:
	ld.param.u32 	%r58, [implicit_conv3d_kernel_param_7];
	ld.param.u32 	%r56, [implicit_conv3d_kernel_param_5];
	ld.param.u64 	%rd72, [implicit_conv3d_kernel_param_3];
$L__tmp0:
	.loc	1 47 24                         // triton_spconv.py:47:24
	mov.u32 	%r59, %ctaid.x;
$L__tmp1:
	.loc	2 40 22                         // standard.py:40:22
	add.s32 	%r60, %r56, 31;
	.loc	2 40 28                         // standard.py:40:28
	shr.s32 	%r61, %r60, 31;
	shr.u32 	%r62, %r61, 27;
	add.s32 	%r63, %r60, %r62;
	shr.s32 	%r64, %r63, 5;
$L__tmp2:
	.loc	1 51 20                         // triton_spconv.py:51:20
	div.s32 	%r1, %r59, %r64;
	.loc	1 50 18                         // triton_spconv.py:50:18
	mul.lo.s32 	%r66, %r1, %r64;
	sub.s32 	%r67, %r59, %r66;
	ld.param.u32 	%r68, [implicit_conv3d_kernel_param_8];
	.loc	1 53 19                         // triton_spconv.py:53:19
	mul.lo.s32 	%r69, %r68, %r68;
	.loc	1 53 23                         // triton_spconv.py:53:23
	mul.lo.s32 	%r2, %r69, %r68;
	.loc	1 56 38                         // triton_spconv.py:56:38
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 16;
	bfe.u32 	%r5, %r3, 4, 1;
	and.b32  	%r6, %r3, 32;
	shr.u32 	%r7, %r6, 4;
	or.b32  	%r8, %r5, %r7;
	and.b32  	%r9, %r3, 15;
	.loc	1 56 57                         // triton_spconv.py:56:57
	shl.b32 	%r71, %r67, 5;
	.loc	1 56 49                         // triton_spconv.py:56:49
	or.b32  	%r10, %r71, %r8;
	or.b32  	%r11, %r10, 4;
	or.b32  	%r12, %r10, 8;
	or.b32  	%r13, %r10, 12;
	or.b32  	%r14, %r10, 16;
	or.b32  	%r15, %r10, 20;
	or.b32  	%r16, %r10, 24;
	or.b32  	%r17, %r10, 28;
	.loc	1 58 19                         // triton_spconv.py:58:19
	setp.gt.s32 	%p1, %r2, 0;
	mov.u32 	%r246, global_smem;
	setp.lt.s32 	%p70, %r17, %r56;
	setp.lt.s32 	%p71, %r16, %r56;
	setp.lt.s32 	%p72, %r15, %r56;
	setp.lt.s32 	%p73, %r14, %r56;
	setp.lt.s32 	%p74, %r13, %r56;
	setp.lt.s32 	%p75, %r12, %r56;
	setp.lt.s32 	%p76, %r11, %r56;
	setp.lt.s32 	%p77, %r10, %r56;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph32
	.loc	1 0 19                          // triton_spconv.py:0:19
	ld.param.u32 	%r57, [implicit_conv3d_kernel_param_6];
	ld.param.u32 	%r55, [implicit_conv3d_kernel_param_4];
	ld.param.u64 	%rd71, [implicit_conv3d_kernel_param_2];
	ld.param.u64 	%rd70, [implicit_conv3d_kernel_param_1];
	ld.param.u64 	%rd69, [implicit_conv3d_kernel_param_0];
	.loc	1 56 0                          // triton_spconv.py:56:0
	and.b32  	%r70, %r3, 31;
	or.b32  	%r18, %r71, %r70;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r74, %r18, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd73, %r74, 4;
	add.s64 	%rd159, %rd70, %rd73;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r75, %r17, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd74, %r75, 4;
	add.s64 	%rd151, %rd70, %rd74;
	.loc	1 56 68                         // triton_spconv.py:56:68
	shl.b32 	%r76, %r2, 2;
	sub.s32 	%r77, %r75, %r76;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd75, %r77, 4;
	add.s64 	%rd152, %rd70, %rd75;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r78, %r77, %r76;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd76, %r78, 4;
	add.s64 	%rd153, %rd70, %rd76;
	.loc	1 56 68                         // triton_spconv.py:56:68
	sub.s32 	%r79, %r78, %r76;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd77, %r79, 4;
	add.s64 	%rd154, %rd70, %rd77;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r80, %r13, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd78, %r80, 4;
	add.s64 	%rd155, %rd70, %rd78;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r81, %r12, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd79, %r81, 4;
	add.s64 	%rd156, %rd70, %rd79;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r82, %r11, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd80, %r82, 4;
	add.s64 	%rd157, %rd70, %rd80;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r83, %r10, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd81, %r83, 4;
	add.s64 	%rd158, %rd70, %rd81;
	.loc	1 56 38                         // triton_spconv.py:56:38
	and.b32  	%r84, %r3, 8;
	add.s32 	%r22, %r57, 15;
	shr.s32 	%r85, %r22, 31;
	shr.u32 	%r86, %r85, 28;
	add.s32 	%r87, %r22, %r86;
	shr.s32 	%r88, %r87, 4;
	shl.b32 	%r89, %r1, 4;
	mul.lo.s32 	%r23, %r2, %r57;
	or.b32  	%r250, %r89, %r9;
	shl.b32 	%r90, %r8, 4;
	or.b32  	%r91, %r90, %r9;
	shl.b32 	%r92, %r91, 1;
	add.s32 	%r25, %r246, %r92;
	and.b32  	%r94, %r3, 7;
	or.b32  	%r95, %r94, 8;
	xor.b32  	%r96, %r95, %r84;
	or.b32  	%r97, %r90, %r96;
	shl.b32 	%r98, %r97, 1;
	add.s32 	%r26, %r246, %r98;
	add.s32 	%r99, %r246, 1024;
	add.s32 	%r27, %r99, %r92;
	add.s32 	%r28, %r99, %r98;
	shl.b32 	%r100, %r3, 1;
	and.b32  	%r101, %r100, 8;
	shr.u32 	%r102, %r4, 1;
	xor.b32  	%r103, %r101, %r102;
	shr.u32 	%r249, %r6, 1;
	or.b32  	%r104, %r249, %r9;
	shl.b32 	%r105, %r104, 5;
	shl.b32 	%r106, %r103, 1;
	or.b32  	%r107, %r105, %r106;
	add.s32 	%r147, %r246, %r107;
	shl.b32 	%r108, %r9, 4;
	or.b32  	%r109, %r101, %r108;
	shl.b32 	%r110, %r109, 1;
	add.s32 	%r150, %r99, %r110;
	xor.b32  	%r111, %r109, 8;
	shl.b32 	%r112, %r111, 1;
	add.s32 	%r153, %r99, %r112;
	.loc	1 58 19                         // triton_spconv.py:58:19
	cvt.u64.u32 	%rd10, %r9;
	cvt.s64.s32 	%rd11, %r57;
	cvt.u64.u32 	%rd12, %r88;
	add.s32 	%r113, %r7, %r5;
	cvt.u64.u32 	%rd150, %r113;
	cvt.u64.u32 	%rd14, %r57;
	add.s32 	%r114, %r113, 12;
	mad.lo.s32 	%r115, %r58, %r114, %r89;
	cvt.u64.u32 	%rd149, %r115;
	mul.lo.s32 	%r116, %r58, %r57;
	cvt.u64.u32 	%rd16, %r116;
	shl.b32 	%r248, %r58, 4;
	cvt.u64.u32 	%rd17, %r248;
	or.b32  	%r117, %r113, 8;
	mad.lo.s32 	%r118, %r58, %r117, %r89;
	cvt.u64.u32 	%rd148, %r118;
	add.s32 	%r119, %r113, 4;
	mad.lo.s32 	%r120, %r58, %r119, %r89;
	cvt.u64.u32 	%rd147, %r120;
	mad.lo.s32 	%r121, %r58, %r113, %r89;
	cvt.u64.u32 	%rd146, %r121;
	mov.b32 	%r247, 0;
	mov.b16 	%rs107, 0x0000;
	setp.lt.s32 	%p10, %r18, %r56;
	mov.u16 	%rs108, %rs107;
	mov.u16 	%rs109, %rs107;
	mov.u16 	%rs110, %rs107;
	mov.u16 	%rs111, %rs107;
	mov.u16 	%rs112, %rs107;
	mov.u16 	%rs113, %rs107;
	mov.u16 	%rs114, %rs107;
	bra.uni 	$L__BB0_3;
$L__BB0_7:                              // %.loopexit
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 82 19                         // triton_spconv.py:82:19
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd157, %rd157, 4;
	add.s64 	%rd156, %rd156, 4;
	add.s64 	%rd155, %rd155, 4;
	add.s64 	%rd154, %rd154, 4;
	add.s64 	%rd153, %rd153, 4;
	add.s64 	%rd152, %rd152, 4;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd159, %rd159, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	add.s32 	%r247, %r247, 1;
	add.s64 	%rd150, %rd150, %rd14;
	add.s64 	%rd149, %rd149, %rd16;
	add.s64 	%rd148, %rd148, %rd16;
	add.s64 	%rd147, %rd147, %rd16;
	add.s64 	%rd146, %rd146, %rd16;
	setp.ne.s32 	%p44, %r247, %r2;
	@%p44 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_8;
$L__BB0_3:                              // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	.loc	1 60 23                         // triton_spconv.py:60:23
	// begin inline asm
	mov.u32 %r122, 0xffffffffffffffff;
	@%p77 ld.global.b32 { %r122 }, [ %rd158 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r123, 0xffffffffffffffff;
	@%p76 ld.global.b32 { %r123 }, [ %rd157 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r124, 0xffffffffffffffff;
	@%p75 ld.global.b32 { %r124 }, [ %rd156 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r125, 0xffffffffffffffff;
	@%p74 ld.global.b32 { %r125 }, [ %rd155 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r126, 0xffffffffffffffff;
	@%p73 ld.global.b32 { %r126 }, [ %rd154 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r127, 0xffffffffffffffff;
	@%p72 ld.global.b32 { %r127 }, [ %rd153 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r128, 0xffffffffffffffff;
	@%p71 ld.global.b32 { %r128 }, [ %rd152 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r129, 0xffffffffffffffff;
	@%p70 ld.global.b32 { %r129 }, [ %rd151 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r130, 0xffffffffffffffff;
	@%p10 ld.global.b32 { %r130 }, [ %rd159 + 0 ];
	// end inline asm
	.loc	1 62 27                         // triton_spconv.py:62:27
	setp.gt.s32 	%p11, %r130, -1;
	.loc	1 62 43                         // triton_spconv.py:62:43
	setp.lt.s32 	%p12, %r130, %r55;
	.loc	1 62 36                         // triton_spconv.py:62:36
	and.pred  	%p13, %p11, %p12;
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r131, 1, 0, %p13;
	mov.b32 	%r132, -1;
	redux.sync.or.b32 %r133, %r131, %r132;
	and.b32  	%r134, %r133, 1;
	setp.eq.b32 	%p14, %r134, 1;
	.loc	1 62 11                         // triton_spconv.py:62:11
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB0_7;
// %bb.4:                               //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 11                          // triton_spconv.py:0:11
	setp.lt.s32 	%p16, %r22, 16;
	.loc	1 63 28                         // triton_spconv.py:63:28
	@%p16 bra 	$L__BB0_7;
// %bb.5:                               // %.lr.ph.preheader
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 0                           // triton_spconv.py:0:0
	mul.lo.s32 	%r43, %r122, %r57;
	mul.lo.s32 	%r44, %r123, %r57;
	mul.lo.s32 	%r45, %r124, %r57;
	mul.lo.s32 	%r46, %r125, %r57;
	mul.lo.s32 	%r47, %r126, %r57;
	mul.lo.s32 	%r48, %r127, %r57;
	mul.lo.s32 	%r49, %r128, %r57;
	mul.lo.s32 	%r50, %r129, %r57;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s32 	%r135, %r9, %r50;
	cvt.u64.u32 	%rd35, %r135;
	add.s32 	%r136, %r9, %r49;
	cvt.u64.u32 	%rd36, %r136;
	add.s32 	%r137, %r9, %r48;
	cvt.u64.u32 	%rd37, %r137;
	add.s32 	%r138, %r9, %r47;
	cvt.u64.u32 	%rd38, %r138;
	add.s32 	%r139, %r9, %r46;
	cvt.u64.u32 	%rd39, %r139;
	add.s32 	%r140, %r9, %r45;
	cvt.u64.u32 	%rd40, %r140;
	add.s32 	%r141, %r9, %r44;
	cvt.u64.u32 	%rd41, %r141;
	add.s32 	%r142, %r9, %r43;
	cvt.u64.u32 	%rd42, %r142;
	mov.b64 	%rd164, 0;
	mov.u64 	%rd160, %rd146;
	mov.u64 	%rd161, %rd147;
	mov.u64 	%rd162, %rd148;
	mov.u64 	%rd163, %rd149;
	mov.u64 	%rd165, %rd12;
$L__BB0_6:                              // %.lr.ph
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 67 43                         // triton_spconv.py:67:43
	setp.ne.s32 	%p29, %r129, -1;
	setp.ne.s32 	%p30, %r128, -1;
	setp.ne.s32 	%p31, %r127, -1;
	setp.ne.s32 	%p32, %r126, -1;
	setp.ne.s32 	%p33, %r125, -1;
	setp.ne.s32 	%p34, %r124, -1;
	setp.ne.s32 	%p35, %r123, -1;
	setp.ne.s32 	%p36, %r122, -1;
	setp.lt.s32 	%p37, %r250, %r58;
	.loc	1 66 89                         // triton_spconv.py:66:89
	add.s64 	%rd104, %rd42, %rd164;
	add.s64 	%rd105, %rd41, %rd164;
	add.s64 	%rd106, %rd40, %rd164;
	add.s64 	%rd107, %rd39, %rd164;
	add.s64 	%rd108, %rd38, %rd164;
	add.s64 	%rd109, %rd37, %rd164;
	add.s64 	%rd110, %rd36, %rd164;
	.loc	1 66 36                         // triton_spconv.py:66:36
	add.s64 	%rd111, %rd35, %rd164;
	cvt.u32.u64 	%r174, %rd104;
	mul.wide.s32 	%rd112, %r174, 2;
	add.s64 	%rd92, %rd69, %rd112;
	cvt.u32.u64 	%r175, %rd105;
	mul.wide.s32 	%rd113, %r175, 2;
	add.s64 	%rd93, %rd69, %rd113;
	cvt.u32.u64 	%r176, %rd106;
	mul.wide.s32 	%rd114, %r176, 2;
	add.s64 	%rd94, %rd69, %rd114;
	cvt.u32.u64 	%r177, %rd107;
	mul.wide.s32 	%rd115, %r177, 2;
	add.s64 	%rd95, %rd69, %rd115;
	cvt.u32.u64 	%r178, %rd108;
	mul.wide.s32 	%rd116, %r178, 2;
	add.s64 	%rd96, %rd69, %rd116;
	cvt.u32.u64 	%r179, %rd109;
	mul.wide.s32 	%rd117, %r179, 2;
	add.s64 	%rd97, %rd69, %rd117;
	cvt.u32.u64 	%r180, %rd110;
	mul.wide.s32 	%rd118, %r180, 2;
	add.s64 	%rd98, %rd69, %rd118;
	cvt.u32.u64 	%r181, %rd111;
	mul.wide.s32 	%rd119, %r181, 2;
	add.s64 	%rd99, %rd69, %rd119;
	.loc	1 67 98                         // triton_spconv.py:67:98
	add.s64 	%rd120, %rd10, %rd164;
	setp.lt.s64 	%p38, %rd120, %rd11;
	.loc	1 67 50                         // triton_spconv.py:67:50
	and.pred  	%p17, %p36, %p38;
	and.pred  	%p18, %p35, %p38;
	and.pred  	%p19, %p34, %p38;
	and.pred  	%p20, %p33, %p38;
	and.pred  	%p21, %p32, %p38;
	and.pred  	%p22, %p31, %p38;
	and.pred  	%p23, %p30, %p38;
	and.pred  	%p24, %p29, %p38;
	.loc	1 70 54                         // triton_spconv.py:70:54
	add.s64 	%rd121, %rd150, %rd164;
	.loc	1 72 22                         // triton_spconv.py:72:22
	add.s64 	%rd122, %rd10, %rd160;
	add.s64 	%rd123, %rd10, %rd161;
	add.s64 	%rd124, %rd10, %rd162;
	.loc	1 70 20                         // triton_spconv.py:70:20
	add.s64 	%rd125, %rd10, %rd163;
	cvt.u32.u64 	%r182, %rd122;
	mul.wide.s32 	%rd126, %r182, 2;
	add.s64 	%rd100, %rd71, %rd126;
	cvt.u32.u64 	%r183, %rd123;
	mul.wide.s32 	%rd127, %r183, 2;
	add.s64 	%rd101, %rd71, %rd127;
	cvt.u32.u64 	%r184, %rd124;
	mul.wide.s32 	%rd128, %r184, 2;
	add.s64 	%rd102, %rd71, %rd128;
	cvt.u32.u64 	%r185, %rd125;
	mul.wide.s32 	%rd129, %r185, 2;
	add.s64 	%rd103, %rd71, %rd129;
	cvt.u32.u64 	%r186, %rd121;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p39, %r186, %r23;
	add.s32 	%r187, %r186, 4;
	setp.lt.s32 	%p40, %r187, %r23;
	add.s32 	%r188, %r186, 8;
	setp.lt.s32 	%p41, %r188, %r23;
	add.s32 	%r189, %r186, 12;
	setp.lt.s32 	%p42, %r189, %r23;
	.loc	1 75 20                         // triton_spconv.py:75:20
	and.pred  	%p25, %p37, %p39;
	and.pred  	%p26, %p37, %p40;
	and.pred  	%p27, %p37, %p41;
	and.pred  	%p28, %p37, %p42;
	mov.b16 	%rs52, 0;
	.loc	1 78 39                         // triton_spconv.py:78:39
	// begin inline asm
	mov.u16 %rs51, %rs52;
	@%p17 ld.global.b16 { %rs51 }, [ %rd92 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs53, %rs52;
	@%p18 ld.global.b16 { %rs53 }, [ %rd93 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs55, %rs52;
	@%p19 ld.global.b16 { %rs55 }, [ %rd94 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs57, %rs52;
	@%p20 ld.global.b16 { %rs57 }, [ %rd95 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs59, %rs52;
	@%p21 ld.global.b16 { %rs59 }, [ %rd96 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs61, %rs52;
	@%p22 ld.global.b16 { %rs61 }, [ %rd97 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs63, %rs52;
	@%p23 ld.global.b16 { %rs63 }, [ %rd98 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs65, %rs52;
	@%p24 ld.global.b16 { %rs65 }, [ %rd99 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.u16 	[%r25], %rs51;
	st.shared.u16 	[%r26+128], %rs53;
	st.shared.u16 	[%r25+256], %rs55;
	st.shared.u16 	[%r26+384], %rs57;
	st.shared.u16 	[%r25+512], %rs59;
	st.shared.u16 	[%r26+640], %rs61;
	st.shared.u16 	[%r25+768], %rs63;
	st.shared.u16 	[%r26+896], %rs65;
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	mov.u16 %rs67, %rs52;
	@%p25 ld.global.b16 { %rs67 }, [ %rd100 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs69, %rs52;
	@%p26 ld.global.b16 { %rs69 }, [ %rd101 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs71, %rs52;
	@%p27 ld.global.b16 { %rs71 }, [ %rd102 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs73, %rs52;
	@%p28 ld.global.b16 { %rs73 }, [ %rd103 + 0 ];
	// end inline asm
	st.shared.u16 	[%r27], %rs67;
	st.shared.u16 	[%r28+128], %rs69;
	st.shared.u16 	[%r27+256], %rs71;
	st.shared.u16 	[%r28+384], %rs73;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r158, %r159, %r160, %r161}, [%r147];
	// end inline asm
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.trans.shared.b16 {%r148, %r149}, [%r150];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.trans.shared.b16 {%r151, %r152}, [%r153];
	// end inline asm
	.loc	1 81 37                         // triton_spconv.py:81:37
	mov.b32 	%r154, {%rs107, %rs108};
	mov.b32 	%r155, {%rs109, %rs110};
	mov.b32 	%r164, {%rs111, %rs112};
	mov.b32 	%r165, {%rs113, %rs114};
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r154, %r155 }, { %r158, %r159, %r160, %r161 }, { %r148, %r149 }, { %r154, %r155 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r164, %r165 }, { %r158, %r159, %r160, %r161 }, { %r151, %r152 }, { %r164, %r165 };
	// end inline asm
	mov.b32 	{%rs107, %rs108}, %r154;
	mov.b32 	{%rs109, %rs110}, %r155;
	mov.b32 	{%rs111, %rs112}, %r164;
	mov.b32 	{%rs113, %rs114}, %r165;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd165, %rd165, -1;
	add.s64 	%rd164, %rd164, 16;
	add.s64 	%rd163, %rd163, %rd17;
	add.s64 	%rd162, %rd162, %rd17;
	add.s64 	%rd161, %rd161, %rd17;
	add.s64 	%rd160, %rd160, %rd17;
	setp.ne.s64 	%p43, %rd165, 0;
	@%p43 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_7;
$L__BB0_1:                              // %.._crit_edge_crit_edge
	.loc	1 86 19                         // triton_spconv.py:86:19
	shl.b32 	%r72, %r1, 4;
	.loc	1 85 10                         // triton_spconv.py:85:10
	or.b32  	%r250, %r72, %r9;
	.loc	1 92 56                         // triton_spconv.py:92:56
	shr.u32 	%r249, %r6, 1;
	.loc	1 84 61                         // triton_spconv.py:84:61
	shl.b32 	%r248, %r58, 4;
	mov.b16 	%rs107, 0;
	mov.u16 	%rs108, %rs107;
	mov.u16 	%rs109, %rs107;
	mov.u16 	%rs110, %rs107;
	mov.u16 	%rs111, %rs107;
	mov.u16 	%rs112, %rs107;
	mov.u16 	%rs113, %rs107;
	mov.u16 	%rs114, %rs107;
$L__BB0_8:                              // %._crit_edge
	.loc	1 84 61                         // triton_spconv.py:84:61
	mul.lo.s32 	%r198, %r10, %r58;
	add.s32 	%r199, %r198, %r248;
	shl.b32 	%r200, %r58, 2;
	add.s32 	%r201, %r199, %r200;
	add.s32 	%r202, %r201, %r200;
	add.s32 	%r203, %r202, %r200;
	.loc	1 86 10                         // triton_spconv.py:86:10
	add.s32 	%r204, %r250, %r198;
	mad.lo.s32 	%r205, %r11, %r58, %r250;
	mad.lo.s32 	%r206, %r12, %r58, %r250;
	mad.lo.s32 	%r207, %r13, %r58, %r250;
	add.s32 	%r208, %r250, %r199;
	add.s32 	%r209, %r250, %r201;
	add.s32 	%r210, %r250, %r202;
	add.s32 	%r211, %r250, %r203;
	.loc	1 84 8                          // triton_spconv.py:84:8
	mul.wide.s32 	%rd138, %r204, 2;
	add.s64 	%rd130, %rd72, %rd138;
	mul.wide.s32 	%rd139, %r205, 2;
	add.s64 	%rd131, %rd72, %rd139;
	mul.wide.s32 	%rd140, %r206, 2;
	add.s64 	%rd132, %rd72, %rd140;
	mul.wide.s32 	%rd141, %r207, 2;
	add.s64 	%rd133, %rd72, %rd141;
	mul.wide.s32 	%rd142, %r208, 2;
	add.s64 	%rd134, %rd72, %rd142;
	mul.wide.s32 	%rd143, %r209, 2;
	add.s64 	%rd135, %rd72, %rd143;
	mul.wide.s32 	%rd144, %r210, 2;
	add.s64 	%rd136, %rd72, %rd144;
	mul.wide.s32 	%rd145, %r211, 2;
	add.s64 	%rd137, %rd72, %rd145;
	.loc	1 89 62                         // triton_spconv.py:89:62
	setp.lt.s32 	%p69, %r250, %r58;
	.loc	1 89 8                          // triton_spconv.py:89:8
	and.pred  	%p53, %p77, %p69;
	and.pred  	%p54, %p76, %p69;
	and.pred  	%p55, %p75, %p69;
	and.pred  	%p56, %p74, %p69;
	and.pred  	%p57, %p73, %p69;
	and.pred  	%p58, %p72, %p69;
	and.pred  	%p59, %p71, %p69;
	and.pred  	%p60, %p70, %p69;
	.loc	1 92 56                         // triton_spconv.py:92:56
	bar.sync 	0;
	shl.b32 	%r212, %r3, 6;
	and.b32  	%r213, %r212, 192;
	bfe.u32 	%r214, %r3, 2, 2;
	shr.u32 	%r215, %r4, 2;
	or.b32  	%r216, %r215, %r249;
	or.b32  	%r217, %r216, %r214;
	or.b32  	%r218, %r217, %r213;
	shl.b32 	%r219, %r3, 5;
	and.b32  	%r220, %r219, 480;
	or.b32  	%r221, %r220, %r5;
	or.b32  	%r222, %r221, %r7;
	shr.u32 	%r223, %r213, 4;
	add.s32 	%r225, %r246, %r223;
	shl.b32 	%r226, %r218, 1;
	add.s32 	%r190, %r225, %r226;
	mov.pred 	%p45, -1;
	// begin inline asm
	@%p45 st.shared.b16 [ %r190 + 0 ], %rs107;
	// end inline asm
	or.b32  	%r227, %r218, 32;
	shr.u32 	%r228, %r227, 4;
	and.b32  	%r229, %r228, 67108862;
	add.s32 	%r230, %r246, %r229;
	add.s32 	%r231, %r230, %r226;
	add.s32 	%r191, %r231, 64;
	// begin inline asm
	@%p45 st.shared.b16 [ %r191 + 0 ], %rs108;
	// end inline asm
	add.s32 	%r192, %r190, 16;
	// begin inline asm
	@%p45 st.shared.b16 [ %r192 + 0 ], %rs109;
	// end inline asm
	add.s32 	%r193, %r231, 80;
	// begin inline asm
	@%p45 st.shared.b16 [ %r193 + 0 ], %rs110;
	// end inline asm
	or.b32  	%r232, %r218, 256;
	shr.u32 	%r233, %r232, 4;
	and.b32  	%r234, %r233, 67108862;
	add.s32 	%r235, %r246, %r234;
	add.s32 	%r236, %r235, %r226;
	add.s32 	%r194, %r236, 512;
	// begin inline asm
	@%p45 st.shared.b16 [ %r194 + 0 ], %rs111;
	// end inline asm
	or.b32  	%r237, %r218, 288;
	shr.u32 	%r238, %r237, 4;
	and.b32  	%r239, %r238, 67108862;
	add.s32 	%r240, %r246, %r239;
	add.s32 	%r241, %r240, %r226;
	add.s32 	%r195, %r241, 576;
	// begin inline asm
	@%p45 st.shared.b16 [ %r195 + 0 ], %rs112;
	// end inline asm
	add.s32 	%r196, %r236, 528;
	// begin inline asm
	@%p45 st.shared.b16 [ %r196 + 0 ], %rs113;
	// end inline asm
	add.s32 	%r197, %r241, 592;
	// begin inline asm
	@%p45 st.shared.b16 [ %r197 + 0 ], %rs114;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r242, %r220, 4;
	add.s32 	%r243, %r246, %r242;
	shl.b32 	%r244, %r222, 1;
	add.s32 	%r245, %r243, %r244;
	ld.shared.u16 	%rs83, [%r245];
	ld.shared.u16 	%rs84, [%r245+8];
	ld.shared.u16 	%rs85, [%r245+16];
	ld.shared.u16 	%rs86, [%r245+24];
	ld.shared.u16 	%rs87, [%r245+32];
	ld.shared.u16 	%rs88, [%r245+40];
	ld.shared.u16 	%rs89, [%r245+48];
	ld.shared.u16 	%rs90, [%r245+56];
	// begin inline asm
	@%p53 st.global.b16 [ %rd130 + 0 ], { %rs83 };
	// end inline asm
	// begin inline asm
	@%p54 st.global.b16 [ %rd131 + 0 ], { %rs84 };
	// end inline asm
	// begin inline asm
	@%p55 st.global.b16 [ %rd132 + 0 ], { %rs85 };
	// end inline asm
	// begin inline asm
	@%p56 st.global.b16 [ %rd133 + 0 ], { %rs86 };
	// end inline asm
	// begin inline asm
	@%p57 st.global.b16 [ %rd134 + 0 ], { %rs87 };
	// end inline asm
	// begin inline asm
	@%p58 st.global.b16 [ %rd135 + 0 ], { %rs88 };
	// end inline asm
	// begin inline asm
	@%p59 st.global.b16 [ %rd136 + 0 ], { %rs89 };
	// end inline asm
	// begin inline asm
	@%p60 st.global.b16 [ %rd137 + 0 ], { %rs90 };
	// end inline asm
	.loc	1 92 4                          // triton_spconv.py:92:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/waabi-user/sparse-conv/triton_spconv.py"
	.file	2 "/home/waabi-user/.local/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 139                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x84 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 115
.b8 112
.b8 99
.b8 111
.b8 110
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 119
.b8 97
.b8 97
.b8 98
.b8 105
.b8 45
.b8 117
.b8 115
.b8 101
.b8 114
.b8 47
.b8 115
.b8 112
.b8 97
.b8 114
.b8 115
.b8 101
.b8 45
.b8 99
.b8 111
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x47:0x19 DW_TAG_subprogram
.b8 105                                 // DW_AT_name
.b8 109
.b8 112
.b8 108
.b8 105
.b8 99
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 51
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x60:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 71                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x75:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 30                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
