// Seed: 2301990885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8, id_9, id_10, id_11;
  wire id_12;
  parameter id_13 = -1;
  wire id_14, id_15, id_16;
  assign id_8 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = "";
  wire id_13;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_13,
      id_7,
      id_12,
      id_13,
      id_7
  );
  initial begin : LABEL_0
    begin : LABEL_0
      if (-1)
        if (1) begin : LABEL_0
          id_8 = id_6;
          begin : LABEL_0
            begin : LABEL_0
              id_8 = id_5;
              id_4[-1] <= -1;
            end
          end
        end
      id_1[-1] <= id_2;
    end
  end
endmodule
