
IO_Tile_1_17

 (2 1)  (44 273)  (44 273)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (17 1)  (23 273)  (23 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (0 3)  (41 274)  (41 274)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (23 274)  (23 274)  IOB_0 IO Functioning bit
 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_1_16

 (13 4)  (31 260)  (31 260)  routing T_1_16.sp4_v_t_40 <X> T_1_16.sp4_v_b_5


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_1_15

 (13 8)  (31 248)  (31 248)  routing T_1_15.sp4_v_t_45 <X> T_1_15.sp4_v_b_8


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (9 1)  (27 193)  (27 193)  routing T_1_12.sp4_v_t_40 <X> T_1_12.sp4_v_b_1
 (10 1)  (28 193)  (28 193)  routing T_1_12.sp4_v_t_40 <X> T_1_12.sp4_v_b_1


LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12

 (5 8)  (281 200)  (281 200)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_h_r_6
 (4 9)  (280 201)  (280 201)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_h_r_6
 (6 9)  (282 201)  (282 201)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_h_r_6


LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12

 (11 1)  (507 193)  (507 193)  routing T_10_12.sp4_h_l_43 <X> T_10_12.sp4_h_r_2
 (13 1)  (509 193)  (509 193)  routing T_10_12.sp4_h_l_43 <X> T_10_12.sp4_h_r_2


LogicTile_11_12

 (12 4)  (550 196)  (550 196)  routing T_11_12.sp4_v_b_5 <X> T_11_12.sp4_h_r_5
 (11 5)  (549 197)  (549 197)  routing T_11_12.sp4_v_b_5 <X> T_11_12.sp4_h_r_5


LogicTile_12_12



IO_Tile_13_12

 (16 0)  (662 192)  (662 192)  IOB_0 IO Functioning bit
 (4 3)  (650 195)  (650 195)  routing T_13_12.span4_horz_26 <X> T_13_12.lc_trk_g0_2
 (5 3)  (651 195)  (651 195)  routing T_13_12.span4_horz_26 <X> T_13_12.lc_trk_g0_2
 (6 3)  (652 195)  (652 195)  routing T_13_12.span4_horz_26 <X> T_13_12.lc_trk_g0_2
 (7 3)  (653 195)  (653 195)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (16 4)  (662 196)  (662 196)  IOB_0 IO Functioning bit
 (12 5)  (658 197)  (658 197)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (659 197)  (659 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (5 9)  (651 201)  (651 201)  routing T_13_12.span4_horz_16 <X> T_13_12.lc_trk_g1_0
 (6 9)  (652 201)  (652 201)  routing T_13_12.span4_horz_16 <X> T_13_12.lc_trk_g1_0
 (7 9)  (653 201)  (653 201)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (658 202)  (658 202)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 202)  (662 202)  IOB_1 IO Functioning bit
 (13 11)  (659 203)  (659 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 205)  (663 205)  IOB_1 IO Functioning bit
 (16 14)  (662 206)  (662 206)  IOB_1 IO Functioning bit


IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_1_11

 (13 8)  (31 184)  (31 184)  routing T_1_11.sp4_v_t_45 <X> T_1_11.sp4_v_b_8


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_9_11

 (8 0)  (450 176)  (450 176)  routing T_9_11.sp4_v_b_7 <X> T_9_11.sp4_h_r_1
 (9 0)  (451 176)  (451 176)  routing T_9_11.sp4_v_b_7 <X> T_9_11.sp4_h_r_1
 (10 0)  (452 176)  (452 176)  routing T_9_11.sp4_v_b_7 <X> T_9_11.sp4_h_r_1


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_11

 (19 5)  (557 181)  (557 181)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_13_11

 (16 0)  (662 176)  (662 176)  IOB_0 IO Functioning bit
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (13 4)  (659 180)  (659 180)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 180)  (662 180)  IOB_0 IO Functioning bit
 (12 5)  (658 181)  (658 181)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (659 181)  (659 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (4 7)  (650 183)  (650 183)  routing T_13_11.span4_vert_b_6 <X> T_13_11.lc_trk_g0_6
 (5 7)  (651 183)  (651 183)  routing T_13_11.span4_vert_b_6 <X> T_13_11.lc_trk_g0_6
 (7 7)  (653 183)  (653 183)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0

 (12 10)  (658 186)  (658 186)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (659 186)  (659 186)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 186)  (662 186)  IOB_1 IO Functioning bit
 (13 11)  (659 187)  (659 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (650 188)  (650 188)  routing T_13_11.span4_horz_36 <X> T_13_11.lc_trk_g1_4
 (5 13)  (651 189)  (651 189)  routing T_13_11.span4_horz_36 <X> T_13_11.lc_trk_g1_4
 (6 13)  (652 189)  (652 189)  routing T_13_11.span4_horz_36 <X> T_13_11.lc_trk_g1_4
 (7 13)  (653 189)  (653 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit
 (16 14)  (662 190)  (662 190)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (5 2)  (12 162)  (12 162)  routing T_0_10.span4_horz_35 <X> T_0_10.lc_trk_g0_3
 (6 2)  (11 162)  (11 162)  routing T_0_10.span4_horz_35 <X> T_0_10.lc_trk_g0_3
 (7 2)  (10 162)  (10 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (9 162)  (9 162)  routing T_0_10.span4_horz_35 <X> T_0_10.lc_trk_g0_3
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (12 11)  (5 171)  (5 171)  routing T_0_10.lc_trk_g0_3 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


LogicTile_2_10

 (13 15)  (85 175)  (85 175)  routing T_2_10.sp4_v_b_6 <X> T_2_10.sp4_h_l_46


LogicTile_9_10

 (19 7)  (461 167)  (461 167)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (6 6)  (11 150)  (11 150)  routing T_0_9.span4_horz_7 <X> T_0_9.lc_trk_g0_7
 (7 6)  (10 150)  (10 150)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 150)  (9 150)  routing T_0_9.span4_horz_7 <X> T_0_9.lc_trk_g0_7
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_9

 (10 10)  (178 154)  (178 154)  routing T_4_9.sp4_v_b_2 <X> T_4_9.sp4_h_l_42


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (5 6)  (651 150)  (651 150)  routing T_13_9.span4_vert_b_15 <X> T_13_9.lc_trk_g0_7
 (7 6)  (653 150)  (653 150)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (654 150)  (654 150)  routing T_13_9.span4_vert_b_15 <X> T_13_9.lc_trk_g0_7
 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0

 (13 10)  (659 154)  (659 154)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 154)  (662 154)  IOB_1 IO Functioning bit
 (12 11)  (658 155)  (658 155)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 155)  (659 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 157)  (663 157)  IOB_1 IO Functioning bit
 (16 14)  (662 158)  (662 158)  IOB_1 IO Functioning bit


IO_Tile_0_8

 (16 0)  (1 128)  (1 128)  IOB_0 IO Functioning bit
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (4 4)  (13 132)  (13 132)  routing T_0_8.span4_horz_36 <X> T_0_8.lc_trk_g0_4
 (13 4)  (4 132)  (4 132)  routing T_0_8.lc_trk_g0_4 <X> T_0_8.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 132)  (1 132)  IOB_0 IO Functioning bit
 (5 5)  (12 133)  (12 133)  routing T_0_8.span4_horz_36 <X> T_0_8.lc_trk_g0_4
 (6 5)  (11 133)  (11 133)  routing T_0_8.span4_horz_36 <X> T_0_8.lc_trk_g0_4
 (7 5)  (10 133)  (10 133)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (13 5)  (4 133)  (4 133)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (9 0)  (27 128)  (27 128)  routing T_1_8.sp4_v_t_36 <X> T_1_8.sp4_h_r_1
 (26 0)  (44 128)  (44 128)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 128)  (45 128)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 128)  (46 128)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 128)  (47 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 128)  (50 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 128)  (54 128)  LC_0 Logic Functioning bit
 (41 0)  (59 128)  (59 128)  LC_0 Logic Functioning bit
 (44 0)  (62 128)  (62 128)  LC_0 Logic Functioning bit
 (45 0)  (63 128)  (63 128)  LC_0 Logic Functioning bit
 (29 1)  (47 129)  (47 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (57 129)  (57 129)  LC_0 Logic Functioning bit
 (42 1)  (60 129)  (60 129)  LC_0 Logic Functioning bit
 (45 1)  (63 129)  (63 129)  LC_0 Logic Functioning bit
 (49 1)  (67 129)  (67 129)  Carry_In_Mux bit 

 (2 2)  (20 130)  (20 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (9 2)  (27 130)  (27 130)  routing T_1_8.sp4_v_b_1 <X> T_1_8.sp4_h_l_36
 (14 2)  (32 130)  (32 130)  routing T_1_8.bnr_op_4 <X> T_1_8.lc_trk_g0_4
 (26 2)  (44 130)  (44 130)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 130)  (45 130)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 130)  (46 130)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 130)  (47 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 130)  (50 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 130)  (54 130)  LC_1 Logic Functioning bit
 (41 2)  (59 130)  (59 130)  LC_1 Logic Functioning bit
 (44 2)  (62 130)  (62 130)  LC_1 Logic Functioning bit
 (45 2)  (63 130)  (63 130)  LC_1 Logic Functioning bit
 (0 3)  (18 131)  (18 131)  routing T_1_8.glb_netwk_1 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (14 3)  (32 131)  (32 131)  routing T_1_8.bnr_op_4 <X> T_1_8.lc_trk_g0_4
 (17 3)  (35 131)  (35 131)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (45 131)  (45 131)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 131)  (47 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (57 131)  (57 131)  LC_1 Logic Functioning bit
 (42 3)  (60 131)  (60 131)  LC_1 Logic Functioning bit
 (45 3)  (63 131)  (63 131)  LC_1 Logic Functioning bit
 (21 4)  (39 132)  (39 132)  routing T_1_8.wire_logic_cluster/lc_3/out <X> T_1_8.lc_trk_g1_3
 (22 4)  (40 132)  (40 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 132)  (43 132)  routing T_1_8.wire_logic_cluster/lc_2/out <X> T_1_8.lc_trk_g1_2
 (26 4)  (44 132)  (44 132)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 132)  (45 132)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 132)  (47 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 132)  (50 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 132)  (54 132)  LC_2 Logic Functioning bit
 (41 4)  (59 132)  (59 132)  LC_2 Logic Functioning bit
 (44 4)  (62 132)  (62 132)  LC_2 Logic Functioning bit
 (45 4)  (63 132)  (63 132)  LC_2 Logic Functioning bit
 (53 4)  (71 132)  (71 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (8 5)  (26 133)  (26 133)  routing T_1_8.sp4_v_t_36 <X> T_1_8.sp4_v_b_4
 (10 5)  (28 133)  (28 133)  routing T_1_8.sp4_v_t_36 <X> T_1_8.sp4_v_b_4
 (22 5)  (40 133)  (40 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (47 133)  (47 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 133)  (48 133)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (39 5)  (57 133)  (57 133)  LC_2 Logic Functioning bit
 (42 5)  (60 133)  (60 133)  LC_2 Logic Functioning bit
 (45 5)  (63 133)  (63 133)  LC_2 Logic Functioning bit
 (14 6)  (32 134)  (32 134)  routing T_1_8.bnr_op_4 <X> T_1_8.lc_trk_g1_4
 (17 6)  (35 134)  (35 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 134)  (36 134)  routing T_1_8.wire_logic_cluster/lc_5/out <X> T_1_8.lc_trk_g1_5
 (26 6)  (44 134)  (44 134)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 134)  (45 134)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 134)  (47 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 134)  (50 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 134)  (54 134)  LC_3 Logic Functioning bit
 (41 6)  (59 134)  (59 134)  LC_3 Logic Functioning bit
 (44 6)  (62 134)  (62 134)  LC_3 Logic Functioning bit
 (45 6)  (63 134)  (63 134)  LC_3 Logic Functioning bit
 (14 7)  (32 135)  (32 135)  routing T_1_8.bnr_op_4 <X> T_1_8.lc_trk_g1_4
 (17 7)  (35 135)  (35 135)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (45 135)  (45 135)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 135)  (47 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 135)  (48 135)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (39 7)  (57 135)  (57 135)  LC_3 Logic Functioning bit
 (42 7)  (60 135)  (60 135)  LC_3 Logic Functioning bit
 (45 7)  (63 135)  (63 135)  LC_3 Logic Functioning bit
 (26 8)  (44 136)  (44 136)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 136)  (45 136)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 136)  (46 136)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 136)  (47 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 136)  (48 136)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 136)  (50 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 136)  (54 136)  LC_4 Logic Functioning bit
 (41 8)  (59 136)  (59 136)  LC_4 Logic Functioning bit
 (44 8)  (62 136)  (62 136)  LC_4 Logic Functioning bit
 (45 8)  (63 136)  (63 136)  LC_4 Logic Functioning bit
 (29 9)  (47 137)  (47 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (57 137)  (57 137)  LC_4 Logic Functioning bit
 (42 9)  (60 137)  (60 137)  LC_4 Logic Functioning bit
 (45 9)  (63 137)  (63 137)  LC_4 Logic Functioning bit
 (26 10)  (44 138)  (44 138)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 138)  (45 138)  routing T_1_8.lc_trk_g1_5 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 138)  (47 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 138)  (48 138)  routing T_1_8.lc_trk_g1_5 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 138)  (50 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 138)  (54 138)  LC_5 Logic Functioning bit
 (41 10)  (59 138)  (59 138)  LC_5 Logic Functioning bit
 (44 10)  (62 138)  (62 138)  LC_5 Logic Functioning bit
 (45 10)  (63 138)  (63 138)  LC_5 Logic Functioning bit
 (27 11)  (45 139)  (45 139)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 139)  (47 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (57 139)  (57 139)  LC_5 Logic Functioning bit
 (42 11)  (60 139)  (60 139)  LC_5 Logic Functioning bit
 (45 11)  (63 139)  (63 139)  LC_5 Logic Functioning bit
 (52 11)  (70 139)  (70 139)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (32 140)  (32 140)  routing T_1_8.wire_logic_cluster/lc_0/out <X> T_1_8.lc_trk_g3_0
 (17 12)  (35 140)  (35 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 140)  (36 140)  routing T_1_8.wire_logic_cluster/lc_1/out <X> T_1_8.lc_trk_g3_1
 (26 12)  (44 140)  (44 140)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 140)  (45 140)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 140)  (46 140)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 140)  (47 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 140)  (48 140)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 140)  (50 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 140)  (54 140)  LC_6 Logic Functioning bit
 (41 12)  (59 140)  (59 140)  LC_6 Logic Functioning bit
 (45 12)  (63 140)  (63 140)  LC_6 Logic Functioning bit
 (17 13)  (35 141)  (35 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (47 141)  (47 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 141)  (48 141)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (39 13)  (57 141)  (57 141)  LC_6 Logic Functioning bit
 (42 13)  (60 141)  (60 141)  LC_6 Logic Functioning bit
 (45 13)  (63 141)  (63 141)  LC_6 Logic Functioning bit
 (0 14)  (18 142)  (18 142)  routing T_1_8.lc_trk_g3_5 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 142)  (19 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 142)  (32 142)  routing T_1_8.wire_logic_cluster/lc_4/out <X> T_1_8.lc_trk_g3_4
 (15 14)  (33 142)  (33 142)  routing T_1_8.sp4_v_t_32 <X> T_1_8.lc_trk_g3_5
 (16 14)  (34 142)  (34 142)  routing T_1_8.sp4_v_t_32 <X> T_1_8.lc_trk_g3_5
 (17 14)  (35 142)  (35 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (43 142)  (43 142)  routing T_1_8.wire_logic_cluster/lc_6/out <X> T_1_8.lc_trk_g3_6
 (0 15)  (18 143)  (18 143)  routing T_1_8.lc_trk_g3_5 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 143)  (19 143)  routing T_1_8.lc_trk_g3_5 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 143)  (35 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 143)  (40 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_8

 (22 0)  (94 128)  (94 128)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 128)  (96 128)  routing T_2_8.bot_op_3 <X> T_2_8.lc_trk_g0_3
 (27 0)  (99 128)  (99 128)  routing T_2_8.lc_trk_g1_0 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 128)  (101 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 128)  (104 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (112 128)  (112 128)  LC_0 Logic Functioning bit
 (42 0)  (114 128)  (114 128)  LC_0 Logic Functioning bit
 (45 0)  (117 128)  (117 128)  LC_0 Logic Functioning bit
 (46 0)  (118 128)  (118 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (125 128)  (125 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (103 129)  (103 129)  routing T_2_8.lc_trk_g0_3 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (40 1)  (112 129)  (112 129)  LC_0 Logic Functioning bit
 (42 1)  (114 129)  (114 129)  LC_0 Logic Functioning bit
 (45 1)  (117 129)  (117 129)  LC_0 Logic Functioning bit
 (2 2)  (74 130)  (74 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 130)  (86 130)  routing T_2_8.sp4_h_l_1 <X> T_2_8.lc_trk_g0_4
 (0 3)  (72 131)  (72 131)  routing T_2_8.glb_netwk_1 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (15 3)  (87 131)  (87 131)  routing T_2_8.sp4_h_l_1 <X> T_2_8.lc_trk_g0_4
 (16 3)  (88 131)  (88 131)  routing T_2_8.sp4_h_l_1 <X> T_2_8.lc_trk_g0_4
 (17 3)  (89 131)  (89 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (86 132)  (86 132)  routing T_2_8.wire_logic_cluster/lc_0/out <X> T_2_8.lc_trk_g1_0
 (17 5)  (89 133)  (89 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (1 14)  (73 142)  (73 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (73 143)  (73 143)  routing T_2_8.lc_trk_g0_4 <X> T_2_8.wire_logic_cluster/lc_7/s_r


LogicTile_4_8

 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (19 2)  (187 130)  (187 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (168 131)  (168 131)  routing T_4_8.glb_netwk_1 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (14 8)  (182 136)  (182 136)  routing T_4_8.sp4_h_r_40 <X> T_4_8.lc_trk_g2_0
 (14 9)  (182 137)  (182 137)  routing T_4_8.sp4_h_r_40 <X> T_4_8.lc_trk_g2_0
 (15 9)  (183 137)  (183 137)  routing T_4_8.sp4_h_r_40 <X> T_4_8.lc_trk_g2_0
 (16 9)  (184 137)  (184 137)  routing T_4_8.sp4_h_r_40 <X> T_4_8.lc_trk_g2_0
 (17 9)  (185 137)  (185 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 10)  (195 138)  (195 138)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 138)  (196 138)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 138)  (197 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 138)  (198 138)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 138)  (200 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 138)  (201 138)  routing T_4_8.lc_trk_g2_0 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (37 10)  (205 138)  (205 138)  LC_5 Logic Functioning bit
 (39 10)  (207 138)  (207 138)  LC_5 Logic Functioning bit
 (41 10)  (209 138)  (209 138)  LC_5 Logic Functioning bit
 (43 10)  (211 138)  (211 138)  LC_5 Logic Functioning bit
 (45 10)  (213 138)  (213 138)  LC_5 Logic Functioning bit
 (47 10)  (215 138)  (215 138)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (37 11)  (205 139)  (205 139)  LC_5 Logic Functioning bit
 (39 11)  (207 139)  (207 139)  LC_5 Logic Functioning bit
 (41 11)  (209 139)  (209 139)  LC_5 Logic Functioning bit
 (43 11)  (211 139)  (211 139)  LC_5 Logic Functioning bit
 (17 14)  (185 142)  (185 142)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 142)  (186 142)  routing T_4_8.wire_logic_cluster/lc_5/out <X> T_4_8.lc_trk_g3_5


LogicTile_5_8

 (8 4)  (230 132)  (230 132)  routing T_5_8.sp4_v_b_4 <X> T_5_8.sp4_h_r_4
 (9 4)  (231 132)  (231 132)  routing T_5_8.sp4_v_b_4 <X> T_5_8.sp4_h_r_4


LogicTile_6_8

 (6 2)  (282 130)  (282 130)  routing T_6_8.sp4_v_b_9 <X> T_6_8.sp4_v_t_37
 (5 3)  (281 131)  (281 131)  routing T_6_8.sp4_v_b_9 <X> T_6_8.sp4_v_t_37


LogicTile_9_8

 (4 1)  (446 129)  (446 129)  routing T_9_8.sp4_h_l_41 <X> T_9_8.sp4_h_r_0
 (6 1)  (448 129)  (448 129)  routing T_9_8.sp4_h_l_41 <X> T_9_8.sp4_h_r_0


RAM_Tile_10_8

 (2 6)  (498 134)  (498 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_l_13 sp4_h_r_19


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (12 6)  (658 134)  (658 134)  routing T_13_8.span4_horz_37 <X> T_13_8.span4_vert_t_14
 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0

 (12 12)  (658 140)  (658 140)  routing T_13_8.span4_horz_43 <X> T_13_8.span4_vert_t_15


IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (26 0)  (44 112)  (44 112)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 112)  (46 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 112)  (54 112)  LC_0 Logic Functioning bit
 (41 0)  (59 112)  (59 112)  LC_0 Logic Functioning bit
 (44 0)  (62 112)  (62 112)  LC_0 Logic Functioning bit
 (45 0)  (63 112)  (63 112)  LC_0 Logic Functioning bit
 (27 1)  (45 113)  (45 113)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 113)  (46 113)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 113)  (47 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (39 1)  (57 113)  (57 113)  LC_0 Logic Functioning bit
 (42 1)  (60 113)  (60 113)  LC_0 Logic Functioning bit
 (45 1)  (63 113)  (63 113)  LC_0 Logic Functioning bit
 (49 1)  (67 113)  (67 113)  Carry_In_Mux bit 

 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (44 114)  (44 114)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 114)  (45 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 114)  (46 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 114)  (54 114)  LC_1 Logic Functioning bit
 (41 2)  (59 114)  (59 114)  LC_1 Logic Functioning bit
 (44 2)  (62 114)  (62 114)  LC_1 Logic Functioning bit
 (45 2)  (63 114)  (63 114)  LC_1 Logic Functioning bit
 (0 3)  (18 115)  (18 115)  routing T_1_7.glb_netwk_1 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (27 3)  (45 115)  (45 115)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 115)  (46 115)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 115)  (47 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (57 115)  (57 115)  LC_1 Logic Functioning bit
 (42 3)  (60 115)  (60 115)  LC_1 Logic Functioning bit
 (45 3)  (63 115)  (63 115)  LC_1 Logic Functioning bit
 (21 4)  (39 116)  (39 116)  routing T_1_7.wire_logic_cluster/lc_3/out <X> T_1_7.lc_trk_g1_3
 (22 4)  (40 116)  (40 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 116)  (43 116)  routing T_1_7.wire_logic_cluster/lc_2/out <X> T_1_7.lc_trk_g1_2
 (26 4)  (44 116)  (44 116)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 116)  (45 116)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 116)  (54 116)  LC_2 Logic Functioning bit
 (41 4)  (59 116)  (59 116)  LC_2 Logic Functioning bit
 (44 4)  (62 116)  (62 116)  LC_2 Logic Functioning bit
 (45 4)  (63 116)  (63 116)  LC_2 Logic Functioning bit
 (22 5)  (40 117)  (40 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (45 117)  (45 117)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 117)  (46 117)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 117)  (48 117)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (39 5)  (57 117)  (57 117)  LC_2 Logic Functioning bit
 (42 5)  (60 117)  (60 117)  LC_2 Logic Functioning bit
 (45 5)  (63 117)  (63 117)  LC_2 Logic Functioning bit
 (14 6)  (32 118)  (32 118)  routing T_1_7.wire_logic_cluster/lc_4/out <X> T_1_7.lc_trk_g1_4
 (17 6)  (35 118)  (35 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 118)  (36 118)  routing T_1_7.wire_logic_cluster/lc_5/out <X> T_1_7.lc_trk_g1_5
 (25 6)  (43 118)  (43 118)  routing T_1_7.wire_logic_cluster/lc_6/out <X> T_1_7.lc_trk_g1_6
 (26 6)  (44 118)  (44 118)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 118)  (45 118)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 118)  (54 118)  LC_3 Logic Functioning bit
 (41 6)  (59 118)  (59 118)  LC_3 Logic Functioning bit
 (44 6)  (62 118)  (62 118)  LC_3 Logic Functioning bit
 (45 6)  (63 118)  (63 118)  LC_3 Logic Functioning bit
 (17 7)  (35 119)  (35 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 119)  (40 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (45 119)  (45 119)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 119)  (46 119)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 119)  (47 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 119)  (48 119)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (39 7)  (57 119)  (57 119)  LC_3 Logic Functioning bit
 (42 7)  (60 119)  (60 119)  LC_3 Logic Functioning bit
 (45 7)  (63 119)  (63 119)  LC_3 Logic Functioning bit
 (26 8)  (44 120)  (44 120)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 120)  (45 120)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 120)  (47 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 120)  (48 120)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 120)  (50 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 120)  (54 120)  LC_4 Logic Functioning bit
 (41 8)  (59 120)  (59 120)  LC_4 Logic Functioning bit
 (44 8)  (62 120)  (62 120)  LC_4 Logic Functioning bit
 (45 8)  (63 120)  (63 120)  LC_4 Logic Functioning bit
 (27 9)  (45 121)  (45 121)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 121)  (46 121)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 121)  (47 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (39 9)  (57 121)  (57 121)  LC_4 Logic Functioning bit
 (42 9)  (60 121)  (60 121)  LC_4 Logic Functioning bit
 (45 9)  (63 121)  (63 121)  LC_4 Logic Functioning bit
 (26 10)  (44 122)  (44 122)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 122)  (45 122)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 122)  (48 122)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 122)  (54 122)  LC_5 Logic Functioning bit
 (41 10)  (59 122)  (59 122)  LC_5 Logic Functioning bit
 (44 10)  (62 122)  (62 122)  LC_5 Logic Functioning bit
 (45 10)  (63 122)  (63 122)  LC_5 Logic Functioning bit
 (14 11)  (32 123)  (32 123)  routing T_1_7.sp12_v_b_20 <X> T_1_7.lc_trk_g2_4
 (16 11)  (34 123)  (34 123)  routing T_1_7.sp12_v_b_20 <X> T_1_7.lc_trk_g2_4
 (17 11)  (35 123)  (35 123)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (45 123)  (45 123)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 123)  (46 123)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 123)  (47 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (57 123)  (57 123)  LC_5 Logic Functioning bit
 (42 11)  (60 123)  (60 123)  LC_5 Logic Functioning bit
 (45 11)  (63 123)  (63 123)  LC_5 Logic Functioning bit
 (14 12)  (32 124)  (32 124)  routing T_1_7.wire_logic_cluster/lc_0/out <X> T_1_7.lc_trk_g3_0
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (26 12)  (44 124)  (44 124)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 124)  (45 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 124)  (47 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 124)  (48 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 124)  (54 124)  LC_6 Logic Functioning bit
 (41 12)  (59 124)  (59 124)  LC_6 Logic Functioning bit
 (44 12)  (62 124)  (62 124)  LC_6 Logic Functioning bit
 (45 12)  (63 124)  (63 124)  LC_6 Logic Functioning bit
 (17 13)  (35 125)  (35 125)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (45 125)  (45 125)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 125)  (46 125)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 125)  (47 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 125)  (48 125)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (39 13)  (57 125)  (57 125)  LC_6 Logic Functioning bit
 (42 13)  (60 125)  (60 125)  LC_6 Logic Functioning bit
 (45 13)  (63 125)  (63 125)  LC_6 Logic Functioning bit
 (0 14)  (18 126)  (18 126)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 126)  (32 126)  routing T_1_7.rgt_op_4 <X> T_1_7.lc_trk_g3_4
 (15 14)  (33 126)  (33 126)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g3_5
 (16 14)  (34 126)  (34 126)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g3_5
 (17 14)  (35 126)  (35 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (39 126)  (39 126)  routing T_1_7.wire_logic_cluster/lc_7/out <X> T_1_7.lc_trk_g3_7
 (22 14)  (40 126)  (40 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (44 126)  (44 126)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 126)  (45 126)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 126)  (46 126)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 126)  (47 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 126)  (48 126)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 126)  (50 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 126)  (54 126)  LC_7 Logic Functioning bit
 (41 14)  (59 126)  (59 126)  LC_7 Logic Functioning bit
 (44 14)  (62 126)  (62 126)  LC_7 Logic Functioning bit
 (45 14)  (63 126)  (63 126)  LC_7 Logic Functioning bit
 (1 15)  (19 127)  (19 127)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (15 15)  (33 127)  (33 127)  routing T_1_7.rgt_op_4 <X> T_1_7.lc_trk_g3_4
 (17 15)  (35 127)  (35 127)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (36 127)  (36 127)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g3_5
 (27 15)  (45 127)  (45 127)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 127)  (46 127)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 127)  (47 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 127)  (48 127)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (39 15)  (57 127)  (57 127)  LC_7 Logic Functioning bit
 (42 15)  (60 127)  (60 127)  LC_7 Logic Functioning bit
 (45 15)  (63 127)  (63 127)  LC_7 Logic Functioning bit


LogicTile_2_7

 (14 0)  (86 112)  (86 112)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g0_0
 (26 0)  (98 112)  (98 112)  routing T_2_7.lc_trk_g2_4 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 112)  (99 112)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 112)  (100 112)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 112)  (101 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 112)  (102 112)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 112)  (104 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 112)  (105 112)  routing T_2_7.lc_trk_g3_0 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 112)  (106 112)  routing T_2_7.lc_trk_g3_0 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 112)  (107 112)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.input_2_0
 (36 0)  (108 112)  (108 112)  LC_0 Logic Functioning bit
 (15 1)  (87 113)  (87 113)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g0_0
 (17 1)  (89 113)  (89 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (94 113)  (94 113)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 113)  (96 113)  routing T_2_7.bot_op_2 <X> T_2_7.lc_trk_g0_2
 (28 1)  (100 113)  (100 113)  routing T_2_7.lc_trk_g2_4 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 113)  (101 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 113)  (102 113)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 113)  (104 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 113)  (105 113)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.input_2_0
 (35 1)  (107 113)  (107 113)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.input_2_0
 (15 2)  (87 114)  (87 114)  routing T_2_7.lft_op_5 <X> T_2_7.lc_trk_g0_5
 (17 2)  (89 114)  (89 114)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 114)  (90 114)  routing T_2_7.lft_op_5 <X> T_2_7.lc_trk_g0_5
 (29 2)  (101 114)  (101 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 114)  (104 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 114)  (105 114)  routing T_2_7.lc_trk_g2_2 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 114)  (108 114)  LC_1 Logic Functioning bit
 (22 3)  (94 115)  (94 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 115)  (96 115)  routing T_2_7.bot_op_6 <X> T_2_7.lc_trk_g0_6
 (28 3)  (100 115)  (100 115)  routing T_2_7.lc_trk_g2_1 <X> T_2_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 115)  (101 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 115)  (103 115)  routing T_2_7.lc_trk_g2_2 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 115)  (104 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 115)  (106 115)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.input_2_1
 (35 3)  (107 115)  (107 115)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.input_2_1
 (21 4)  (93 116)  (93 116)  routing T_2_7.lft_op_3 <X> T_2_7.lc_trk_g1_3
 (22 4)  (94 116)  (94 116)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 116)  (96 116)  routing T_2_7.lft_op_3 <X> T_2_7.lc_trk_g1_3
 (25 4)  (97 116)  (97 116)  routing T_2_7.lft_op_2 <X> T_2_7.lc_trk_g1_2
 (28 4)  (100 116)  (100 116)  routing T_2_7.lc_trk_g2_5 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 116)  (101 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 116)  (102 116)  routing T_2_7.lc_trk_g2_5 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 116)  (106 116)  routing T_2_7.lc_trk_g1_0 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 116)  (108 116)  LC_2 Logic Functioning bit
 (50 4)  (122 116)  (122 116)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (87 117)  (87 117)  routing T_2_7.bot_op_0 <X> T_2_7.lc_trk_g1_0
 (17 5)  (89 117)  (89 117)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 117)  (96 117)  routing T_2_7.lft_op_2 <X> T_2_7.lc_trk_g1_2
 (28 5)  (100 117)  (100 117)  routing T_2_7.lc_trk_g2_0 <X> T_2_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 117)  (101 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (21 6)  (93 118)  (93 118)  routing T_2_7.lft_op_7 <X> T_2_7.lc_trk_g1_7
 (22 6)  (94 118)  (94 118)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 118)  (96 118)  routing T_2_7.lft_op_7 <X> T_2_7.lc_trk_g1_7
 (26 6)  (98 118)  (98 118)  routing T_2_7.lc_trk_g0_5 <X> T_2_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 118)  (101 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 118)  (102 118)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 118)  (104 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 118)  (108 118)  LC_3 Logic Functioning bit
 (37 6)  (109 118)  (109 118)  LC_3 Logic Functioning bit
 (38 6)  (110 118)  (110 118)  LC_3 Logic Functioning bit
 (39 6)  (111 118)  (111 118)  LC_3 Logic Functioning bit
 (40 6)  (112 118)  (112 118)  LC_3 Logic Functioning bit
 (41 6)  (113 118)  (113 118)  LC_3 Logic Functioning bit
 (43 6)  (115 118)  (115 118)  LC_3 Logic Functioning bit
 (50 6)  (122 118)  (122 118)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (86 119)  (86 119)  routing T_2_7.sp4_r_v_b_28 <X> T_2_7.lc_trk_g1_4
 (17 7)  (89 119)  (89 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (101 119)  (101 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 119)  (102 119)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 119)  (103 119)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 119)  (108 119)  LC_3 Logic Functioning bit
 (37 7)  (109 119)  (109 119)  LC_3 Logic Functioning bit
 (38 7)  (110 119)  (110 119)  LC_3 Logic Functioning bit
 (39 7)  (111 119)  (111 119)  LC_3 Logic Functioning bit
 (40 7)  (112 119)  (112 119)  LC_3 Logic Functioning bit
 (41 7)  (113 119)  (113 119)  LC_3 Logic Functioning bit
 (42 7)  (114 119)  (114 119)  LC_3 Logic Functioning bit
 (43 7)  (115 119)  (115 119)  LC_3 Logic Functioning bit
 (14 8)  (86 120)  (86 120)  routing T_2_7.wire_logic_cluster/lc_0/out <X> T_2_7.lc_trk_g2_0
 (15 8)  (87 120)  (87 120)  routing T_2_7.tnl_op_1 <X> T_2_7.lc_trk_g2_1
 (17 8)  (89 120)  (89 120)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (94 120)  (94 120)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (96 120)  (96 120)  routing T_2_7.tnl_op_3 <X> T_2_7.lc_trk_g2_3
 (25 8)  (97 120)  (97 120)  routing T_2_7.bnl_op_2 <X> T_2_7.lc_trk_g2_2
 (31 8)  (103 120)  (103 120)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 120)  (106 120)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (42 8)  (114 120)  (114 120)  LC_4 Logic Functioning bit
 (43 8)  (115 120)  (115 120)  LC_4 Logic Functioning bit
 (50 8)  (122 120)  (122 120)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (89 121)  (89 121)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (90 121)  (90 121)  routing T_2_7.tnl_op_1 <X> T_2_7.lc_trk_g2_1
 (21 9)  (93 121)  (93 121)  routing T_2_7.tnl_op_3 <X> T_2_7.lc_trk_g2_3
 (22 9)  (94 121)  (94 121)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 121)  (97 121)  routing T_2_7.bnl_op_2 <X> T_2_7.lc_trk_g2_2
 (42 9)  (114 121)  (114 121)  LC_4 Logic Functioning bit
 (43 9)  (115 121)  (115 121)  LC_4 Logic Functioning bit
 (47 9)  (119 121)  (119 121)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (120 121)  (120 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (86 122)  (86 122)  routing T_2_7.bnl_op_4 <X> T_2_7.lc_trk_g2_4
 (17 10)  (89 122)  (89 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 122)  (90 122)  routing T_2_7.wire_logic_cluster/lc_5/out <X> T_2_7.lc_trk_g2_5
 (27 10)  (99 122)  (99 122)  routing T_2_7.lc_trk_g1_7 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 122)  (101 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 122)  (102 122)  routing T_2_7.lc_trk_g1_7 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 122)  (106 122)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 122)  (107 122)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.input_2_5
 (36 10)  (108 122)  (108 122)  LC_5 Logic Functioning bit
 (14 11)  (86 123)  (86 123)  routing T_2_7.bnl_op_4 <X> T_2_7.lc_trk_g2_4
 (17 11)  (89 123)  (89 123)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (94 123)  (94 123)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 123)  (96 123)  routing T_2_7.tnl_op_6 <X> T_2_7.lc_trk_g2_6
 (25 11)  (97 123)  (97 123)  routing T_2_7.tnl_op_6 <X> T_2_7.lc_trk_g2_6
 (26 11)  (98 123)  (98 123)  routing T_2_7.lc_trk_g2_3 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 123)  (100 123)  routing T_2_7.lc_trk_g2_3 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 123)  (101 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 123)  (102 123)  routing T_2_7.lc_trk_g1_7 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 123)  (103 123)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 123)  (104 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (105 123)  (105 123)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.input_2_5
 (34 11)  (106 123)  (106 123)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.input_2_5
 (14 13)  (86 125)  (86 125)  routing T_2_7.tnl_op_0 <X> T_2_7.lc_trk_g3_0
 (15 13)  (87 125)  (87 125)  routing T_2_7.tnl_op_0 <X> T_2_7.lc_trk_g3_0
 (17 13)  (89 125)  (89 125)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (25 14)  (97 126)  (97 126)  routing T_2_7.bnl_op_6 <X> T_2_7.lc_trk_g3_6
 (14 15)  (86 127)  (86 127)  routing T_2_7.tnl_op_4 <X> T_2_7.lc_trk_g3_4
 (15 15)  (87 127)  (87 127)  routing T_2_7.tnl_op_4 <X> T_2_7.lc_trk_g3_4
 (17 15)  (89 127)  (89 127)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (94 127)  (94 127)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (97 127)  (97 127)  routing T_2_7.bnl_op_6 <X> T_2_7.lc_trk_g3_6


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (26 0)  (44 96)  (44 96)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 96)  (45 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 96)  (46 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 96)  (54 96)  LC_0 Logic Functioning bit
 (41 0)  (59 96)  (59 96)  LC_0 Logic Functioning bit
 (44 0)  (62 96)  (62 96)  LC_0 Logic Functioning bit
 (45 0)  (63 96)  (63 96)  LC_0 Logic Functioning bit
 (27 1)  (45 97)  (45 97)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 97)  (46 97)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (39 1)  (57 97)  (57 97)  LC_0 Logic Functioning bit
 (42 1)  (60 97)  (60 97)  LC_0 Logic Functioning bit
 (45 1)  (63 97)  (63 97)  LC_0 Logic Functioning bit
 (50 1)  (68 97)  (68 97)  Carry_In_Mux bit 

 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (44 98)  (44 98)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 98)  (45 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 98)  (46 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 98)  (54 98)  LC_1 Logic Functioning bit
 (41 2)  (59 98)  (59 98)  LC_1 Logic Functioning bit
 (44 2)  (62 98)  (62 98)  LC_1 Logic Functioning bit
 (45 2)  (63 98)  (63 98)  LC_1 Logic Functioning bit
 (0 3)  (18 99)  (18 99)  routing T_1_6.glb_netwk_1 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (27 3)  (45 99)  (45 99)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 99)  (46 99)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 99)  (47 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (42 3)  (60 99)  (60 99)  LC_1 Logic Functioning bit
 (45 3)  (63 99)  (63 99)  LC_1 Logic Functioning bit
 (21 4)  (39 100)  (39 100)  routing T_1_6.wire_logic_cluster/lc_3/out <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 100)  (43 100)  routing T_1_6.wire_logic_cluster/lc_2/out <X> T_1_6.lc_trk_g1_2
 (26 4)  (44 100)  (44 100)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 100)  (45 100)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 100)  (54 100)  LC_2 Logic Functioning bit
 (41 4)  (59 100)  (59 100)  LC_2 Logic Functioning bit
 (44 4)  (62 100)  (62 100)  LC_2 Logic Functioning bit
 (45 4)  (63 100)  (63 100)  LC_2 Logic Functioning bit
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (45 101)  (45 101)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 101)  (46 101)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 101)  (47 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 101)  (48 101)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (39 5)  (57 101)  (57 101)  LC_2 Logic Functioning bit
 (42 5)  (60 101)  (60 101)  LC_2 Logic Functioning bit
 (45 5)  (63 101)  (63 101)  LC_2 Logic Functioning bit
 (14 6)  (32 102)  (32 102)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g1_4
 (17 6)  (35 102)  (35 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 102)  (36 102)  routing T_1_6.wire_logic_cluster/lc_5/out <X> T_1_6.lc_trk_g1_5
 (25 6)  (43 102)  (43 102)  routing T_1_6.wire_logic_cluster/lc_6/out <X> T_1_6.lc_trk_g1_6
 (26 6)  (44 102)  (44 102)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 102)  (45 102)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 102)  (54 102)  LC_3 Logic Functioning bit
 (41 6)  (59 102)  (59 102)  LC_3 Logic Functioning bit
 (44 6)  (62 102)  (62 102)  LC_3 Logic Functioning bit
 (45 6)  (63 102)  (63 102)  LC_3 Logic Functioning bit
 (17 7)  (35 103)  (35 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 103)  (40 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 103)  (46 103)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (39 7)  (57 103)  (57 103)  LC_3 Logic Functioning bit
 (42 7)  (60 103)  (60 103)  LC_3 Logic Functioning bit
 (45 7)  (63 103)  (63 103)  LC_3 Logic Functioning bit
 (26 8)  (44 104)  (44 104)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 104)  (45 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 104)  (47 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 104)  (48 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 104)  (54 104)  LC_4 Logic Functioning bit
 (41 8)  (59 104)  (59 104)  LC_4 Logic Functioning bit
 (44 8)  (62 104)  (62 104)  LC_4 Logic Functioning bit
 (45 8)  (63 104)  (63 104)  LC_4 Logic Functioning bit
 (27 9)  (45 105)  (45 105)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 105)  (46 105)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 105)  (47 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (39 9)  (57 105)  (57 105)  LC_4 Logic Functioning bit
 (42 9)  (60 105)  (60 105)  LC_4 Logic Functioning bit
 (45 9)  (63 105)  (63 105)  LC_4 Logic Functioning bit
 (14 10)  (32 106)  (32 106)  routing T_1_6.sp4_v_t_17 <X> T_1_6.lc_trk_g2_4
 (26 10)  (44 106)  (44 106)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 106)  (45 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 106)  (47 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 106)  (48 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 106)  (50 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 106)  (54 106)  LC_5 Logic Functioning bit
 (41 10)  (59 106)  (59 106)  LC_5 Logic Functioning bit
 (44 10)  (62 106)  (62 106)  LC_5 Logic Functioning bit
 (45 10)  (63 106)  (63 106)  LC_5 Logic Functioning bit
 (16 11)  (34 107)  (34 107)  routing T_1_6.sp4_v_t_17 <X> T_1_6.lc_trk_g2_4
 (17 11)  (35 107)  (35 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (45 107)  (45 107)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 107)  (46 107)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 107)  (47 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (57 107)  (57 107)  LC_5 Logic Functioning bit
 (42 11)  (60 107)  (60 107)  LC_5 Logic Functioning bit
 (45 11)  (63 107)  (63 107)  LC_5 Logic Functioning bit
 (14 12)  (32 108)  (32 108)  routing T_1_6.wire_logic_cluster/lc_0/out <X> T_1_6.lc_trk_g3_0
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.wire_logic_cluster/lc_1/out <X> T_1_6.lc_trk_g3_1
 (26 12)  (44 108)  (44 108)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 108)  (45 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 108)  (47 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 108)  (48 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 108)  (54 108)  LC_6 Logic Functioning bit
 (41 12)  (59 108)  (59 108)  LC_6 Logic Functioning bit
 (44 12)  (62 108)  (62 108)  LC_6 Logic Functioning bit
 (45 12)  (63 108)  (63 108)  LC_6 Logic Functioning bit
 (17 13)  (35 109)  (35 109)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (45 109)  (45 109)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 109)  (46 109)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 109)  (47 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 109)  (48 109)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (39 13)  (57 109)  (57 109)  LC_6 Logic Functioning bit
 (42 13)  (60 109)  (60 109)  LC_6 Logic Functioning bit
 (45 13)  (63 109)  (63 109)  LC_6 Logic Functioning bit
 (0 14)  (18 110)  (18 110)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 110)  (35 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (39 110)  (39 110)  routing T_1_6.wire_logic_cluster/lc_7/out <X> T_1_6.lc_trk_g3_7
 (22 14)  (40 110)  (40 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (44 110)  (44 110)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 110)  (45 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 110)  (46 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 110)  (47 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 110)  (48 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 110)  (54 110)  LC_7 Logic Functioning bit
 (41 14)  (59 110)  (59 110)  LC_7 Logic Functioning bit
 (44 14)  (62 110)  (62 110)  LC_7 Logic Functioning bit
 (45 14)  (63 110)  (63 110)  LC_7 Logic Functioning bit
 (1 15)  (19 111)  (19 111)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (15 15)  (33 111)  (33 111)  routing T_1_6.tnr_op_4 <X> T_1_6.lc_trk_g3_4
 (17 15)  (35 111)  (35 111)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (45 111)  (45 111)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 111)  (46 111)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 111)  (47 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 111)  (48 111)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (39 15)  (57 111)  (57 111)  LC_7 Logic Functioning bit
 (42 15)  (60 111)  (60 111)  LC_7 Logic Functioning bit
 (45 15)  (63 111)  (63 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (15 0)  (87 96)  (87 96)  routing T_2_6.lft_op_1 <X> T_2_6.lc_trk_g0_1
 (17 0)  (89 96)  (89 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 96)  (90 96)  routing T_2_6.lft_op_1 <X> T_2_6.lc_trk_g0_1
 (21 0)  (93 96)  (93 96)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g0_3
 (22 0)  (94 96)  (94 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 96)  (106 96)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 96)  (107 96)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.input_2_0
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (26 1)  (98 97)  (98 97)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 97)  (99 97)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 97)  (104 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (106 97)  (106 97)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.input_2_0
 (0 2)  (72 98)  (72 98)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 98)  (88 98)  routing T_2_6.sp4_v_b_5 <X> T_2_6.lc_trk_g0_5
 (17 2)  (89 98)  (89 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (90 98)  (90 98)  routing T_2_6.sp4_v_b_5 <X> T_2_6.lc_trk_g0_5
 (21 2)  (93 98)  (93 98)  routing T_2_6.lft_op_7 <X> T_2_6.lc_trk_g0_7
 (22 2)  (94 98)  (94 98)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 98)  (96 98)  routing T_2_6.lft_op_7 <X> T_2_6.lc_trk_g0_7
 (25 2)  (97 98)  (97 98)  routing T_2_6.sp4_h_r_14 <X> T_2_6.lc_trk_g0_6
 (0 3)  (72 99)  (72 99)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (22 3)  (94 99)  (94 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 99)  (95 99)  routing T_2_6.sp4_h_r_14 <X> T_2_6.lc_trk_g0_6
 (24 3)  (96 99)  (96 99)  routing T_2_6.sp4_h_r_14 <X> T_2_6.lc_trk_g0_6
 (14 4)  (86 100)  (86 100)  routing T_2_6.lft_op_0 <X> T_2_6.lc_trk_g1_0
 (21 4)  (93 100)  (93 100)  routing T_2_6.lft_op_3 <X> T_2_6.lc_trk_g1_3
 (22 4)  (94 100)  (94 100)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 100)  (96 100)  routing T_2_6.lft_op_3 <X> T_2_6.lc_trk_g1_3
 (28 4)  (100 100)  (100 100)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 100)  (102 100)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 100)  (103 100)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 100)  (105 100)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 100)  (106 100)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 100)  (107 100)  routing T_2_6.lc_trk_g2_4 <X> T_2_6.input_2_2
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (37 4)  (109 100)  (109 100)  LC_2 Logic Functioning bit
 (38 4)  (110 100)  (110 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (41 4)  (113 100)  (113 100)  LC_2 Logic Functioning bit
 (42 4)  (114 100)  (114 100)  LC_2 Logic Functioning bit
 (43 4)  (115 100)  (115 100)  LC_2 Logic Functioning bit
 (15 5)  (87 101)  (87 101)  routing T_2_6.lft_op_0 <X> T_2_6.lc_trk_g1_0
 (17 5)  (89 101)  (89 101)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (99 101)  (99 101)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 101)  (100 101)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 101)  (101 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 101)  (103 101)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 101)  (104 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (105 101)  (105 101)  routing T_2_6.lc_trk_g2_4 <X> T_2_6.input_2_2
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (37 5)  (109 101)  (109 101)  LC_2 Logic Functioning bit
 (38 5)  (110 101)  (110 101)  LC_2 Logic Functioning bit
 (39 5)  (111 101)  (111 101)  LC_2 Logic Functioning bit
 (40 5)  (112 101)  (112 101)  LC_2 Logic Functioning bit
 (41 5)  (113 101)  (113 101)  LC_2 Logic Functioning bit
 (42 5)  (114 101)  (114 101)  LC_2 Logic Functioning bit
 (43 5)  (115 101)  (115 101)  LC_2 Logic Functioning bit
 (14 6)  (86 102)  (86 102)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g1_4
 (15 6)  (87 102)  (87 102)  routing T_2_6.lft_op_5 <X> T_2_6.lc_trk_g1_5
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.lft_op_5 <X> T_2_6.lc_trk_g1_5
 (21 6)  (93 102)  (93 102)  routing T_2_6.sp4_v_b_7 <X> T_2_6.lc_trk_g1_7
 (22 6)  (94 102)  (94 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (95 102)  (95 102)  routing T_2_6.sp4_v_b_7 <X> T_2_6.lc_trk_g1_7
 (26 6)  (98 102)  (98 102)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 102)  (100 102)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 102)  (102 102)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 102)  (103 102)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 102)  (106 102)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (40 6)  (112 102)  (112 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (42 6)  (114 102)  (114 102)  LC_3 Logic Functioning bit
 (43 6)  (115 102)  (115 102)  LC_3 Logic Functioning bit
 (45 6)  (117 102)  (117 102)  LC_3 Logic Functioning bit
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (101 103)  (101 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 103)  (103 103)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 103)  (104 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 103)  (107 103)  routing T_2_6.lc_trk_g0_3 <X> T_2_6.input_2_3
 (36 7)  (108 103)  (108 103)  LC_3 Logic Functioning bit
 (37 7)  (109 103)  (109 103)  LC_3 Logic Functioning bit
 (38 7)  (110 103)  (110 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (21 8)  (93 104)  (93 104)  routing T_2_6.sp4_v_t_22 <X> T_2_6.lc_trk_g2_3
 (22 8)  (94 104)  (94 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (95 104)  (95 104)  routing T_2_6.sp4_v_t_22 <X> T_2_6.lc_trk_g2_3
 (26 8)  (98 104)  (98 104)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 104)  (99 104)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 104)  (102 104)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 104)  (103 104)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 104)  (107 104)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.input_2_4
 (36 8)  (108 104)  (108 104)  LC_4 Logic Functioning bit
 (37 8)  (109 104)  (109 104)  LC_4 Logic Functioning bit
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (45 8)  (117 104)  (117 104)  LC_4 Logic Functioning bit
 (21 9)  (93 105)  (93 105)  routing T_2_6.sp4_v_t_22 <X> T_2_6.lc_trk_g2_3
 (26 9)  (98 105)  (98 105)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 105)  (99 105)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 105)  (104 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 105)  (107 105)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.input_2_4
 (36 9)  (108 105)  (108 105)  LC_4 Logic Functioning bit
 (4 10)  (76 106)  (76 106)  routing T_2_6.sp4_v_b_6 <X> T_2_6.sp4_v_t_43
 (15 10)  (87 106)  (87 106)  routing T_2_6.sp4_v_t_32 <X> T_2_6.lc_trk_g2_5
 (16 10)  (88 106)  (88 106)  routing T_2_6.sp4_v_t_32 <X> T_2_6.lc_trk_g2_5
 (17 10)  (89 106)  (89 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (86 107)  (86 107)  routing T_2_6.tnl_op_4 <X> T_2_6.lc_trk_g2_4
 (15 11)  (87 107)  (87 107)  routing T_2_6.tnl_op_4 <X> T_2_6.lc_trk_g2_4
 (17 11)  (89 107)  (89 107)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 12)  (87 108)  (87 108)  routing T_2_6.tnl_op_1 <X> T_2_6.lc_trk_g3_1
 (17 12)  (89 108)  (89 108)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 108)  (105 108)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 108)  (108 108)  LC_6 Logic Functioning bit
 (37 12)  (109 108)  (109 108)  LC_6 Logic Functioning bit
 (38 12)  (110 108)  (110 108)  LC_6 Logic Functioning bit
 (39 12)  (111 108)  (111 108)  LC_6 Logic Functioning bit
 (41 12)  (113 108)  (113 108)  LC_6 Logic Functioning bit
 (43 12)  (115 108)  (115 108)  LC_6 Logic Functioning bit
 (18 13)  (90 109)  (90 109)  routing T_2_6.tnl_op_1 <X> T_2_6.lc_trk_g3_1
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 109)  (103 109)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 109)  (108 109)  LC_6 Logic Functioning bit
 (37 13)  (109 109)  (109 109)  LC_6 Logic Functioning bit
 (38 13)  (110 109)  (110 109)  LC_6 Logic Functioning bit
 (39 13)  (111 109)  (111 109)  LC_6 Logic Functioning bit
 (41 13)  (113 109)  (113 109)  LC_6 Logic Functioning bit
 (43 13)  (115 109)  (115 109)  LC_6 Logic Functioning bit
 (21 14)  (93 110)  (93 110)  routing T_2_6.wire_logic_cluster/lc_7/out <X> T_2_6.lc_trk_g3_7
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 110)  (98 110)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 110)  (99 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 110)  (100 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 110)  (102 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 110)  (103 110)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 110)  (106 110)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 110)  (107 110)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.input_2_7
 (36 14)  (108 110)  (108 110)  LC_7 Logic Functioning bit
 (38 14)  (110 110)  (110 110)  LC_7 Logic Functioning bit
 (43 14)  (115 110)  (115 110)  LC_7 Logic Functioning bit
 (45 14)  (117 110)  (117 110)  LC_7 Logic Functioning bit
 (22 15)  (94 111)  (94 111)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (96 111)  (96 111)  routing T_2_6.tnl_op_6 <X> T_2_6.lc_trk_g3_6
 (25 15)  (97 111)  (97 111)  routing T_2_6.tnl_op_6 <X> T_2_6.lc_trk_g3_6
 (29 15)  (101 111)  (101 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 111)  (102 111)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 111)  (103 111)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 111)  (104 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (106 111)  (106 111)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.input_2_7
 (42 15)  (114 111)  (114 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (5 6)  (227 102)  (227 102)  routing T_5_6.sp4_v_b_3 <X> T_5_6.sp4_h_l_38


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (26 0)  (44 80)  (44 80)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 80)  (48 80)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 80)  (49 80)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 80)  (50 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 80)  (52 80)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (2 1)  (20 81)  (20 81)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (40 81)  (40 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 81)  (42 81)  routing T_1_5.bot_op_2 <X> T_1_5.lc_trk_g0_2
 (29 1)  (47 81)  (47 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 81)  (48 81)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 81)  (49 81)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 81)  (50 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 81)  (53 81)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.input_2_0
 (42 1)  (60 81)  (60 81)  LC_0 Logic Functioning bit
 (22 2)  (40 82)  (40 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 82)  (42 82)  routing T_1_5.bot_op_7 <X> T_1_5.lc_trk_g0_7
 (26 2)  (44 82)  (44 82)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 82)  (45 82)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 82)  (49 82)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 82)  (51 82)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 82)  (56 82)  LC_1 Logic Functioning bit
 (40 2)  (58 82)  (58 82)  LC_1 Logic Functioning bit
 (42 2)  (60 82)  (60 82)  LC_1 Logic Functioning bit
 (50 2)  (68 82)  (68 82)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (33 83)  (33 83)  routing T_1_5.bot_op_4 <X> T_1_5.lc_trk_g0_4
 (17 3)  (35 83)  (35 83)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (45 83)  (45 83)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 83)  (47 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 83)  (48 83)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (39 3)  (57 83)  (57 83)  LC_1 Logic Functioning bit
 (40 3)  (58 83)  (58 83)  LC_1 Logic Functioning bit
 (41 3)  (59 83)  (59 83)  LC_1 Logic Functioning bit
 (42 3)  (60 83)  (60 83)  LC_1 Logic Functioning bit
 (43 3)  (61 83)  (61 83)  LC_1 Logic Functioning bit
 (17 4)  (35 84)  (35 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (39 84)  (39 84)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g1_3
 (22 4)  (40 84)  (40 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (46 84)  (46 84)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 84)  (48 84)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 84)  (49 84)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 84)  (51 84)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 84)  (52 84)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 84)  (54 84)  LC_2 Logic Functioning bit
 (37 4)  (55 84)  (55 84)  LC_2 Logic Functioning bit
 (41 4)  (59 84)  (59 84)  LC_2 Logic Functioning bit
 (43 4)  (61 84)  (61 84)  LC_2 Logic Functioning bit
 (50 4)  (68 84)  (68 84)  Cascade bit: LH_LC02_inmux02_5

 (36 5)  (54 85)  (54 85)  LC_2 Logic Functioning bit
 (37 5)  (55 85)  (55 85)  LC_2 Logic Functioning bit
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (43 5)  (61 85)  (61 85)  LC_2 Logic Functioning bit
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 86)  (42 86)  routing T_1_5.bot_op_7 <X> T_1_5.lc_trk_g1_7
 (26 6)  (44 86)  (44 86)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 86)  (48 86)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (53 86)  (53 86)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.input_2_3
 (17 7)  (35 87)  (35 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (40 87)  (40 87)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 87)  (42 87)  routing T_1_5.bot_op_6 <X> T_1_5.lc_trk_g1_6
 (26 7)  (44 87)  (44 87)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 87)  (45 87)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 87)  (47 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 87)  (49 87)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 87)  (50 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (53 87)  (53 87)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.input_2_3
 (40 7)  (58 87)  (58 87)  LC_3 Logic Functioning bit
 (26 8)  (44 88)  (44 88)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 88)  (48 88)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 88)  (49 88)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 88)  (52 88)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (42 8)  (60 88)  (60 88)  LC_4 Logic Functioning bit
 (29 9)  (47 89)  (47 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 89)  (48 89)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 89)  (49 89)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 89)  (50 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (53 89)  (53 89)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.input_2_4
 (39 9)  (57 89)  (57 89)  LC_4 Logic Functioning bit
 (42 9)  (60 89)  (60 89)  LC_4 Logic Functioning bit
 (14 10)  (32 90)  (32 90)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g2_4
 (17 10)  (35 90)  (35 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 90)  (36 90)  routing T_1_5.wire_logic_cluster/lc_5/out <X> T_1_5.lc_trk_g2_5
 (26 10)  (44 90)  (44 90)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 90)  (48 90)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 90)  (49 90)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 90)  (52 90)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 90)  (53 90)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.input_2_5
 (38 10)  (56 90)  (56 90)  LC_5 Logic Functioning bit
 (42 10)  (60 90)  (60 90)  LC_5 Logic Functioning bit
 (17 11)  (35 91)  (35 91)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (44 91)  (44 91)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 91)  (45 91)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 91)  (47 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 91)  (49 91)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 91)  (50 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (52 91)  (52 91)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.input_2_5
 (39 11)  (57 91)  (57 91)  LC_5 Logic Functioning bit
 (42 11)  (60 91)  (60 91)  LC_5 Logic Functioning bit
 (31 12)  (49 92)  (49 92)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 92)  (54 92)  LC_6 Logic Functioning bit
 (38 12)  (56 92)  (56 92)  LC_6 Logic Functioning bit
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 93)  (49 93)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (37 13)  (55 93)  (55 93)  LC_6 Logic Functioning bit
 (39 13)  (57 93)  (57 93)  LC_6 Logic Functioning bit
 (14 14)  (32 94)  (32 94)  routing T_1_5.rgt_op_4 <X> T_1_5.lc_trk_g3_4
 (26 14)  (44 94)  (44 94)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 94)  (45 94)  routing T_1_5.lc_trk_g1_1 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 94)  (47 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 94)  (49 94)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 94)  (54 94)  LC_7 Logic Functioning bit
 (37 14)  (55 94)  (55 94)  LC_7 Logic Functioning bit
 (38 14)  (56 94)  (56 94)  LC_7 Logic Functioning bit
 (39 14)  (57 94)  (57 94)  LC_7 Logic Functioning bit
 (40 14)  (58 94)  (58 94)  LC_7 Logic Functioning bit
 (41 14)  (59 94)  (59 94)  LC_7 Logic Functioning bit
 (42 14)  (60 94)  (60 94)  LC_7 Logic Functioning bit
 (43 14)  (61 94)  (61 94)  LC_7 Logic Functioning bit
 (50 14)  (68 94)  (68 94)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (33 95)  (33 95)  routing T_1_5.rgt_op_4 <X> T_1_5.lc_trk_g3_4
 (17 15)  (35 95)  (35 95)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (44 95)  (44 95)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 95)  (45 95)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 95)  (47 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 95)  (54 95)  LC_7 Logic Functioning bit
 (37 15)  (55 95)  (55 95)  LC_7 Logic Functioning bit
 (38 15)  (56 95)  (56 95)  LC_7 Logic Functioning bit
 (39 15)  (57 95)  (57 95)  LC_7 Logic Functioning bit
 (40 15)  (58 95)  (58 95)  LC_7 Logic Functioning bit
 (41 15)  (59 95)  (59 95)  LC_7 Logic Functioning bit
 (43 15)  (61 95)  (61 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (12 0)  (84 80)  (84 80)  routing T_2_5.sp4_v_b_2 <X> T_2_5.sp4_h_r_2
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 80)  (90 80)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g0_1
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 80)  (96 80)  routing T_2_5.top_op_3 <X> T_2_5.lc_trk_g0_3
 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 80)  (102 80)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 80)  (103 80)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 80)  (105 80)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 80)  (108 80)  LC_0 Logic Functioning bit
 (37 0)  (109 80)  (109 80)  LC_0 Logic Functioning bit
 (38 0)  (110 80)  (110 80)  LC_0 Logic Functioning bit
 (39 0)  (111 80)  (111 80)  LC_0 Logic Functioning bit
 (41 0)  (113 80)  (113 80)  LC_0 Logic Functioning bit
 (43 0)  (115 80)  (115 80)  LC_0 Logic Functioning bit
 (2 1)  (74 81)  (74 81)  Column buffer control bit: LH_colbuf_cntl_1

 (11 1)  (83 81)  (83 81)  routing T_2_5.sp4_v_b_2 <X> T_2_5.sp4_h_r_2
 (15 1)  (87 81)  (87 81)  routing T_2_5.sp4_v_t_5 <X> T_2_5.lc_trk_g0_0
 (16 1)  (88 81)  (88 81)  routing T_2_5.sp4_v_t_5 <X> T_2_5.lc_trk_g0_0
 (17 1)  (89 81)  (89 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (93 81)  (93 81)  routing T_2_5.top_op_3 <X> T_2_5.lc_trk_g0_3
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 81)  (95 81)  routing T_2_5.sp4_v_b_18 <X> T_2_5.lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.sp4_v_b_18 <X> T_2_5.lc_trk_g0_2
 (31 1)  (103 81)  (103 81)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 81)  (108 81)  LC_0 Logic Functioning bit
 (37 1)  (109 81)  (109 81)  LC_0 Logic Functioning bit
 (38 1)  (110 81)  (110 81)  LC_0 Logic Functioning bit
 (39 1)  (111 81)  (111 81)  LC_0 Logic Functioning bit
 (41 1)  (113 81)  (113 81)  LC_0 Logic Functioning bit
 (43 1)  (115 81)  (115 81)  LC_0 Logic Functioning bit
 (0 2)  (72 82)  (72 82)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 82)  (86 82)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g0_4
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (39 2)  (111 82)  (111 82)  LC_1 Logic Functioning bit
 (40 2)  (112 82)  (112 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (42 2)  (114 82)  (114 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (45 2)  (117 82)  (117 82)  LC_1 Logic Functioning bit
 (0 3)  (72 83)  (72 83)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (17 3)  (89 83)  (89 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (98 83)  (98 83)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 83)  (103 83)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 83)  (104 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (40 3)  (112 83)  (112 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (26 4)  (98 84)  (98 84)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 84)  (99 84)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 84)  (100 84)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 84)  (103 84)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 84)  (105 84)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 84)  (106 84)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 84)  (109 84)  LC_2 Logic Functioning bit
 (39 4)  (111 84)  (111 84)  LC_2 Logic Functioning bit
 (41 4)  (113 84)  (113 84)  LC_2 Logic Functioning bit
 (43 4)  (115 84)  (115 84)  LC_2 Logic Functioning bit
 (28 5)  (100 85)  (100 85)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 85)  (102 85)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 85)  (103 85)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (14 6)  (86 86)  (86 86)  routing T_2_5.sp4_v_b_4 <X> T_2_5.lc_trk_g1_4
 (21 6)  (93 86)  (93 86)  routing T_2_5.wire_logic_cluster/lc_7/out <X> T_2_5.lc_trk_g1_7
 (22 6)  (94 86)  (94 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (99 86)  (99 86)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 86)  (102 86)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 86)  (103 86)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (109 86)  (109 86)  LC_3 Logic Functioning bit
 (40 6)  (112 86)  (112 86)  LC_3 Logic Functioning bit
 (42 6)  (114 86)  (114 86)  LC_3 Logic Functioning bit
 (50 6)  (122 86)  (122 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (74 87)  (74 87)  Column buffer control bit: LH_colbuf_cntl_3

 (16 7)  (88 87)  (88 87)  routing T_2_5.sp4_v_b_4 <X> T_2_5.lc_trk_g1_4
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (99 87)  (99 87)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 87)  (100 87)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 87)  (108 87)  LC_3 Logic Functioning bit
 (40 7)  (112 87)  (112 87)  LC_3 Logic Functioning bit
 (42 7)  (114 87)  (114 87)  LC_3 Logic Functioning bit
 (5 8)  (77 88)  (77 88)  routing T_2_5.sp4_v_b_0 <X> T_2_5.sp4_h_r_6
 (25 8)  (97 88)  (97 88)  routing T_2_5.bnl_op_2 <X> T_2_5.lc_trk_g2_2
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 88)  (100 88)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 88)  (102 88)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 88)  (103 88)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 88)  (105 88)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 88)  (106 88)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 88)  (108 88)  LC_4 Logic Functioning bit
 (39 8)  (111 88)  (111 88)  LC_4 Logic Functioning bit
 (40 8)  (112 88)  (112 88)  LC_4 Logic Functioning bit
 (42 8)  (114 88)  (114 88)  LC_4 Logic Functioning bit
 (4 9)  (76 89)  (76 89)  routing T_2_5.sp4_v_b_0 <X> T_2_5.sp4_h_r_6
 (6 9)  (78 89)  (78 89)  routing T_2_5.sp4_v_b_0 <X> T_2_5.sp4_h_r_6
 (22 9)  (94 89)  (94 89)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 89)  (97 89)  routing T_2_5.bnl_op_2 <X> T_2_5.lc_trk_g2_2
 (28 9)  (100 89)  (100 89)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 89)  (102 89)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 89)  (103 89)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 89)  (104 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (105 89)  (105 89)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.input_2_4
 (35 9)  (107 89)  (107 89)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.input_2_4
 (39 9)  (111 89)  (111 89)  LC_4 Logic Functioning bit
 (40 9)  (112 89)  (112 89)  LC_4 Logic Functioning bit
 (41 9)  (113 89)  (113 89)  LC_4 Logic Functioning bit
 (42 9)  (114 89)  (114 89)  LC_4 Logic Functioning bit
 (14 10)  (86 90)  (86 90)  routing T_2_5.bnl_op_4 <X> T_2_5.lc_trk_g2_4
 (21 10)  (93 90)  (93 90)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g2_7
 (22 10)  (94 90)  (94 90)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (98 90)  (98 90)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 90)  (100 90)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 90)  (102 90)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 90)  (103 90)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 90)  (105 90)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 90)  (106 90)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 90)  (109 90)  LC_5 Logic Functioning bit
 (40 10)  (112 90)  (112 90)  LC_5 Logic Functioning bit
 (14 11)  (86 91)  (86 91)  routing T_2_5.bnl_op_4 <X> T_2_5.lc_trk_g2_4
 (17 11)  (89 91)  (89 91)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (93 91)  (93 91)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g2_7
 (26 11)  (98 91)  (98 91)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 91)  (99 91)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 91)  (100 91)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 91)  (103 91)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 91)  (104 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (105 91)  (105 91)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.input_2_5
 (34 11)  (106 91)  (106 91)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.input_2_5
 (35 11)  (107 91)  (107 91)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.input_2_5
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (37 11)  (109 91)  (109 91)  LC_5 Logic Functioning bit
 (14 12)  (86 92)  (86 92)  routing T_2_5.wire_logic_cluster/lc_0/out <X> T_2_5.lc_trk_g3_0
 (25 12)  (97 92)  (97 92)  routing T_2_5.bnl_op_2 <X> T_2_5.lc_trk_g3_2
 (26 12)  (98 92)  (98 92)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 92)  (100 92)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 92)  (101 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 92)  (102 92)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 92)  (103 92)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 92)  (105 92)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 92)  (106 92)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 92)  (108 92)  LC_6 Logic Functioning bit
 (37 12)  (109 92)  (109 92)  LC_6 Logic Functioning bit
 (38 12)  (110 92)  (110 92)  LC_6 Logic Functioning bit
 (39 12)  (111 92)  (111 92)  LC_6 Logic Functioning bit
 (40 12)  (112 92)  (112 92)  LC_6 Logic Functioning bit
 (41 12)  (113 92)  (113 92)  LC_6 Logic Functioning bit
 (42 12)  (114 92)  (114 92)  LC_6 Logic Functioning bit
 (43 12)  (115 92)  (115 92)  LC_6 Logic Functioning bit
 (51 12)  (123 92)  (123 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (89 93)  (89 93)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (94 93)  (94 93)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (97 93)  (97 93)  routing T_2_5.bnl_op_2 <X> T_2_5.lc_trk_g3_2
 (28 13)  (100 93)  (100 93)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 93)  (101 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 93)  (102 93)  routing T_2_5.lc_trk_g2_7 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 93)  (103 93)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 93)  (104 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (105 93)  (105 93)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.input_2_6
 (35 13)  (107 93)  (107 93)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.input_2_6
 (36 13)  (108 93)  (108 93)  LC_6 Logic Functioning bit
 (37 13)  (109 93)  (109 93)  LC_6 Logic Functioning bit
 (39 13)  (111 93)  (111 93)  LC_6 Logic Functioning bit
 (40 13)  (112 93)  (112 93)  LC_6 Logic Functioning bit
 (41 13)  (113 93)  (113 93)  LC_6 Logic Functioning bit
 (42 13)  (114 93)  (114 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (21 14)  (93 94)  (93 94)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g3_7
 (22 14)  (94 94)  (94 94)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (97 94)  (97 94)  routing T_2_5.bnl_op_6 <X> T_2_5.lc_trk_g3_6
 (26 14)  (98 94)  (98 94)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 94)  (100 94)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 94)  (101 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 94)  (102 94)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 94)  (103 94)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 94)  (104 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 94)  (105 94)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 94)  (106 94)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 94)  (107 94)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.input_2_7
 (36 14)  (108 94)  (108 94)  LC_7 Logic Functioning bit
 (41 14)  (113 94)  (113 94)  LC_7 Logic Functioning bit
 (43 14)  (115 94)  (115 94)  LC_7 Logic Functioning bit
 (21 15)  (93 95)  (93 95)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g3_7
 (22 15)  (94 95)  (94 95)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (97 95)  (97 95)  routing T_2_5.bnl_op_6 <X> T_2_5.lc_trk_g3_6
 (26 15)  (98 95)  (98 95)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 95)  (99 95)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 95)  (100 95)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 95)  (101 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 95)  (103 95)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 95)  (104 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (106 95)  (106 95)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.input_2_7
 (37 15)  (109 95)  (109 95)  LC_7 Logic Functioning bit
 (41 15)  (113 95)  (113 95)  LC_7 Logic Functioning bit
 (43 15)  (115 95)  (115 95)  LC_7 Logic Functioning bit


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (2 1)  (170 81)  (170 81)  Column buffer control bit: LH_colbuf_cntl_1

 (26 4)  (194 84)  (194 84)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 84)  (195 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 84)  (196 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 84)  (199 84)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 84)  (201 84)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 84)  (202 84)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 84)  (204 84)  LC_2 Logic Functioning bit
 (37 4)  (205 84)  (205 84)  LC_2 Logic Functioning bit
 (39 4)  (207 84)  (207 84)  LC_2 Logic Functioning bit
 (40 4)  (208 84)  (208 84)  LC_2 Logic Functioning bit
 (42 4)  (210 84)  (210 84)  LC_2 Logic Functioning bit
 (28 5)  (196 85)  (196 85)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 85)  (199 85)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 85)  (200 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (201 85)  (201 85)  routing T_4_5.lc_trk_g2_0 <X> T_4_5.input_2_2
 (36 5)  (204 85)  (204 85)  LC_2 Logic Functioning bit
 (39 5)  (207 85)  (207 85)  LC_2 Logic Functioning bit
 (40 5)  (208 85)  (208 85)  LC_2 Logic Functioning bit
 (51 5)  (219 85)  (219 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 9)  (184 89)  (184 89)  routing T_4_5.sp12_v_b_8 <X> T_4_5.lc_trk_g2_0
 (17 9)  (185 89)  (185 89)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (14 11)  (182 91)  (182 91)  routing T_4_5.sp4_r_v_b_36 <X> T_4_5.lc_trk_g2_4
 (17 11)  (185 91)  (185 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 13)  (190 93)  (190 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (191 93)  (191 93)  routing T_4_5.sp4_h_l_15 <X> T_4_5.lc_trk_g3_2
 (24 13)  (192 93)  (192 93)  routing T_4_5.sp4_h_l_15 <X> T_4_5.lc_trk_g3_2
 (25 13)  (193 93)  (193 93)  routing T_4_5.sp4_h_l_15 <X> T_4_5.lc_trk_g3_2
 (22 15)  (190 95)  (190 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (191 95)  (191 95)  routing T_4_5.sp4_h_r_30 <X> T_4_5.lc_trk_g3_6
 (24 15)  (192 95)  (192 95)  routing T_4_5.sp4_h_r_30 <X> T_4_5.lc_trk_g3_6
 (25 15)  (193 95)  (193 95)  routing T_4_5.sp4_h_r_30 <X> T_4_5.lc_trk_g3_6


LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (25 0)  (43 64)  (43 64)  routing T_1_4.sp4_h_l_7 <X> T_1_4.lc_trk_g0_2
 (32 0)  (50 64)  (50 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 64)  (52 64)  routing T_1_4.lc_trk_g1_0 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 64)  (54 64)  LC_0 Logic Functioning bit
 (38 0)  (56 64)  (56 64)  LC_0 Logic Functioning bit
 (22 1)  (40 65)  (40 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (41 65)  (41 65)  routing T_1_4.sp4_h_l_7 <X> T_1_4.lc_trk_g0_2
 (24 1)  (42 65)  (42 65)  routing T_1_4.sp4_h_l_7 <X> T_1_4.lc_trk_g0_2
 (25 1)  (43 65)  (43 65)  routing T_1_4.sp4_h_l_7 <X> T_1_4.lc_trk_g0_2
 (27 1)  (45 65)  (45 65)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 65)  (46 65)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 65)  (47 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (55 65)  (55 65)  LC_0 Logic Functioning bit
 (39 1)  (57 65)  (57 65)  LC_0 Logic Functioning bit
 (0 2)  (18 66)  (18 66)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (40 66)  (40 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 66)  (42 66)  routing T_1_4.top_op_7 <X> T_1_4.lc_trk_g0_7
 (26 2)  (44 66)  (44 66)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 66)  (47 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 66)  (49 66)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 66)  (51 66)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 66)  (56 66)  LC_1 Logic Functioning bit
 (41 2)  (59 66)  (59 66)  LC_1 Logic Functioning bit
 (43 2)  (61 66)  (61 66)  LC_1 Logic Functioning bit
 (50 2)  (68 66)  (68 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 67)  (18 67)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (8 3)  (26 67)  (26 67)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_36
 (9 3)  (27 67)  (27 67)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_36
 (21 3)  (39 67)  (39 67)  routing T_1_4.top_op_7 <X> T_1_4.lc_trk_g0_7
 (22 3)  (40 67)  (40 67)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 67)  (42 67)  routing T_1_4.bot_op_6 <X> T_1_4.lc_trk_g0_6
 (27 3)  (45 67)  (45 67)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 67)  (47 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 67)  (48 67)  routing T_1_4.lc_trk_g0_2 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (39 3)  (57 67)  (57 67)  LC_1 Logic Functioning bit
 (41 3)  (59 67)  (59 67)  LC_1 Logic Functioning bit
 (43 3)  (61 67)  (61 67)  LC_1 Logic Functioning bit
 (26 4)  (44 68)  (44 68)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 68)  (46 68)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 68)  (47 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 68)  (48 68)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 68)  (49 68)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 68)  (50 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (55 68)  (55 68)  LC_2 Logic Functioning bit
 (42 4)  (60 68)  (60 68)  LC_2 Logic Functioning bit
 (45 4)  (63 68)  (63 68)  LC_2 Logic Functioning bit
 (50 4)  (68 68)  (68 68)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (71 68)  (71 68)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (32 69)  (32 69)  routing T_1_4.top_op_0 <X> T_1_4.lc_trk_g1_0
 (15 5)  (33 69)  (33 69)  routing T_1_4.top_op_0 <X> T_1_4.lc_trk_g1_0
 (17 5)  (35 69)  (35 69)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (40 69)  (40 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 69)  (42 69)  routing T_1_4.top_op_2 <X> T_1_4.lc_trk_g1_2
 (25 5)  (43 69)  (43 69)  routing T_1_4.top_op_2 <X> T_1_4.lc_trk_g1_2
 (28 5)  (46 69)  (46 69)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 69)  (47 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 69)  (49 69)  routing T_1_4.lc_trk_g0_7 <X> T_1_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 69)  (54 69)  LC_2 Logic Functioning bit
 (37 5)  (55 69)  (55 69)  LC_2 Logic Functioning bit
 (38 5)  (56 69)  (56 69)  LC_2 Logic Functioning bit
 (42 5)  (60 69)  (60 69)  LC_2 Logic Functioning bit
 (51 5)  (69 69)  (69 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (44 70)  (44 70)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (31 6)  (49 70)  (49 70)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 70)  (50 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 70)  (51 70)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 70)  (54 70)  LC_3 Logic Functioning bit
 (37 6)  (55 70)  (55 70)  LC_3 Logic Functioning bit
 (38 6)  (56 70)  (56 70)  LC_3 Logic Functioning bit
 (39 6)  (57 70)  (57 70)  LC_3 Logic Functioning bit
 (41 6)  (59 70)  (59 70)  LC_3 Logic Functioning bit
 (43 6)  (61 70)  (61 70)  LC_3 Logic Functioning bit
 (2 7)  (20 71)  (20 71)  Column buffer control bit: LH_colbuf_cntl_3

 (14 7)  (32 71)  (32 71)  routing T_1_4.top_op_4 <X> T_1_4.lc_trk_g1_4
 (15 7)  (33 71)  (33 71)  routing T_1_4.top_op_4 <X> T_1_4.lc_trk_g1_4
 (17 7)  (35 71)  (35 71)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (40 71)  (40 71)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (42 71)  (42 71)  routing T_1_4.top_op_6 <X> T_1_4.lc_trk_g1_6
 (25 7)  (43 71)  (43 71)  routing T_1_4.top_op_6 <X> T_1_4.lc_trk_g1_6
 (27 7)  (45 71)  (45 71)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 71)  (46 71)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 71)  (47 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 71)  (54 71)  LC_3 Logic Functioning bit
 (37 7)  (55 71)  (55 71)  LC_3 Logic Functioning bit
 (38 7)  (56 71)  (56 71)  LC_3 Logic Functioning bit
 (39 7)  (57 71)  (57 71)  LC_3 Logic Functioning bit
 (40 7)  (58 71)  (58 71)  LC_3 Logic Functioning bit
 (42 7)  (60 71)  (60 71)  LC_3 Logic Functioning bit
 (22 8)  (40 72)  (40 72)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 72)  (42 72)  routing T_1_4.tnr_op_3 <X> T_1_4.lc_trk_g2_3
 (28 8)  (46 72)  (46 72)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 72)  (47 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 72)  (48 72)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 72)  (50 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 72)  (52 72)  routing T_1_4.lc_trk_g1_2 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 72)  (55 72)  LC_4 Logic Functioning bit
 (38 8)  (56 72)  (56 72)  LC_4 Logic Functioning bit
 (39 8)  (57 72)  (57 72)  LC_4 Logic Functioning bit
 (41 8)  (59 72)  (59 72)  LC_4 Logic Functioning bit
 (45 8)  (63 72)  (63 72)  LC_4 Logic Functioning bit
 (50 8)  (68 72)  (68 72)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (45 73)  (45 73)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 73)  (46 73)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 73)  (47 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 73)  (49 73)  routing T_1_4.lc_trk_g1_2 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 73)  (54 73)  LC_4 Logic Functioning bit
 (37 9)  (55 73)  (55 73)  LC_4 Logic Functioning bit
 (38 9)  (56 73)  (56 73)  LC_4 Logic Functioning bit
 (39 9)  (57 73)  (57 73)  LC_4 Logic Functioning bit
 (41 9)  (59 73)  (59 73)  LC_4 Logic Functioning bit
 (43 9)  (61 73)  (61 73)  LC_4 Logic Functioning bit
 (46 9)  (64 73)  (64 73)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (70 73)  (70 73)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (33 74)  (33 74)  routing T_1_4.tnr_op_5 <X> T_1_4.lc_trk_g2_5
 (17 10)  (35 74)  (35 74)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (43 74)  (43 74)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g2_6
 (26 10)  (44 74)  (44 74)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 74)  (45 74)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 74)  (46 74)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 74)  (47 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 74)  (49 74)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 74)  (50 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 74)  (51 74)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 74)  (53 74)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.input_2_5
 (36 10)  (54 74)  (54 74)  LC_5 Logic Functioning bit
 (38 10)  (56 74)  (56 74)  LC_5 Logic Functioning bit
 (41 10)  (59 74)  (59 74)  LC_5 Logic Functioning bit
 (43 10)  (61 74)  (61 74)  LC_5 Logic Functioning bit
 (15 11)  (33 75)  (33 75)  routing T_1_4.tnr_op_4 <X> T_1_4.lc_trk_g2_4
 (17 11)  (35 75)  (35 75)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (40 75)  (40 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (44 75)  (44 75)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 75)  (45 75)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 75)  (47 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 75)  (49 75)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 75)  (50 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 75)  (51 75)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.input_2_5
 (34 11)  (52 75)  (52 75)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.input_2_5
 (36 11)  (54 75)  (54 75)  LC_5 Logic Functioning bit
 (38 11)  (56 75)  (56 75)  LC_5 Logic Functioning bit
 (39 11)  (57 75)  (57 75)  LC_5 Logic Functioning bit
 (41 11)  (59 75)  (59 75)  LC_5 Logic Functioning bit
 (43 11)  (61 75)  (61 75)  LC_5 Logic Functioning bit
 (5 12)  (23 76)  (23 76)  routing T_1_4.sp4_v_b_9 <X> T_1_4.sp4_h_r_9
 (17 12)  (35 76)  (35 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (44 76)  (44 76)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 76)  (46 76)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 76)  (47 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 76)  (48 76)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 76)  (50 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 76)  (51 76)  routing T_1_4.lc_trk_g2_3 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 76)  (55 76)  LC_6 Logic Functioning bit
 (39 12)  (57 76)  (57 76)  LC_6 Logic Functioning bit
 (45 12)  (63 76)  (63 76)  LC_6 Logic Functioning bit
 (50 12)  (68 76)  (68 76)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (69 76)  (69 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (24 77)  (24 77)  routing T_1_4.sp4_v_b_9 <X> T_1_4.sp4_h_r_9
 (14 13)  (32 77)  (32 77)  routing T_1_4.sp12_v_b_16 <X> T_1_4.lc_trk_g3_0
 (16 13)  (34 77)  (34 77)  routing T_1_4.sp12_v_b_16 <X> T_1_4.lc_trk_g3_0
 (17 13)  (35 77)  (35 77)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (28 13)  (46 77)  (46 77)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 77)  (47 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 77)  (49 77)  routing T_1_4.lc_trk_g2_3 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 77)  (54 77)  LC_6 Logic Functioning bit
 (37 13)  (55 77)  (55 77)  LC_6 Logic Functioning bit
 (39 13)  (57 77)  (57 77)  LC_6 Logic Functioning bit
 (43 13)  (61 77)  (61 77)  LC_6 Logic Functioning bit
 (52 13)  (70 77)  (70 77)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (32 78)  (32 78)  routing T_1_4.wire_logic_cluster/lc_4/out <X> T_1_4.lc_trk_g3_4
 (26 14)  (44 78)  (44 78)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 78)  (46 78)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 78)  (47 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 78)  (48 78)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 78)  (49 78)  routing T_1_4.lc_trk_g0_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 78)  (50 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (55 78)  (55 78)  LC_7 Logic Functioning bit
 (39 14)  (57 78)  (57 78)  LC_7 Logic Functioning bit
 (45 14)  (63 78)  (63 78)  LC_7 Logic Functioning bit
 (51 14)  (69 78)  (69 78)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (35 79)  (35 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (46 79)  (46 79)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 79)  (47 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 79)  (49 79)  routing T_1_4.lc_trk_g0_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 79)  (50 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (51 79)  (51 79)  routing T_1_4.lc_trk_g3_0 <X> T_1_4.input_2_7
 (34 15)  (52 79)  (52 79)  routing T_1_4.lc_trk_g3_0 <X> T_1_4.input_2_7
 (36 15)  (54 79)  (54 79)  LC_7 Logic Functioning bit
 (37 15)  (55 79)  (55 79)  LC_7 Logic Functioning bit
 (39 15)  (57 79)  (57 79)  LC_7 Logic Functioning bit
 (40 15)  (58 79)  (58 79)  LC_7 Logic Functioning bit
 (42 15)  (60 79)  (60 79)  LC_7 Logic Functioning bit
 (43 15)  (61 79)  (61 79)  LC_7 Logic Functioning bit
 (52 15)  (70 79)  (70 79)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_4

 (8 0)  (80 64)  (80 64)  routing T_2_4.sp4_v_b_7 <X> T_2_4.sp4_h_r_1
 (9 0)  (81 64)  (81 64)  routing T_2_4.sp4_v_b_7 <X> T_2_4.sp4_h_r_1
 (10 0)  (82 64)  (82 64)  routing T_2_4.sp4_v_b_7 <X> T_2_4.sp4_h_r_1
 (14 0)  (86 64)  (86 64)  routing T_2_4.wire_logic_cluster/lc_0/out <X> T_2_4.lc_trk_g0_0
 (25 0)  (97 64)  (97 64)  routing T_2_4.sp4_h_r_10 <X> T_2_4.lc_trk_g0_2
 (27 0)  (99 64)  (99 64)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 64)  (102 64)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 64)  (103 64)  routing T_2_4.lc_trk_g0_5 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 64)  (104 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 64)  (108 64)  LC_0 Logic Functioning bit
 (41 0)  (113 64)  (113 64)  LC_0 Logic Functioning bit
 (43 0)  (115 64)  (115 64)  LC_0 Logic Functioning bit
 (45 0)  (117 64)  (117 64)  LC_0 Logic Functioning bit
 (13 1)  (85 65)  (85 65)  routing T_2_4.sp4_v_t_44 <X> T_2_4.sp4_h_r_2
 (17 1)  (89 65)  (89 65)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 65)  (95 65)  routing T_2_4.sp4_h_r_10 <X> T_2_4.lc_trk_g0_2
 (24 1)  (96 65)  (96 65)  routing T_2_4.sp4_h_r_10 <X> T_2_4.lc_trk_g0_2
 (27 1)  (99 65)  (99 65)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 65)  (101 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 65)  (108 65)  LC_0 Logic Functioning bit
 (0 2)  (72 66)  (72 66)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 66)  (87 66)  routing T_2_4.bot_op_5 <X> T_2_4.lc_trk_g0_5
 (17 2)  (89 66)  (89 66)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (100 66)  (100 66)  routing T_2_4.lc_trk_g2_0 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 66)  (105 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 66)  (106 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (38 2)  (110 66)  (110 66)  LC_1 Logic Functioning bit
 (45 2)  (117 66)  (117 66)  LC_1 Logic Functioning bit
 (47 2)  (119 66)  (119 66)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (72 67)  (72 67)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (15 3)  (87 67)  (87 67)  routing T_2_4.bot_op_4 <X> T_2_4.lc_trk_g0_4
 (17 3)  (89 67)  (89 67)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 67)  (94 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 67)  (95 67)  routing T_2_4.sp4_h_r_6 <X> T_2_4.lc_trk_g0_6
 (24 3)  (96 67)  (96 67)  routing T_2_4.sp4_h_r_6 <X> T_2_4.lc_trk_g0_6
 (25 3)  (97 67)  (97 67)  routing T_2_4.sp4_h_r_6 <X> T_2_4.lc_trk_g0_6
 (28 3)  (100 67)  (100 67)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 67)  (101 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 67)  (108 67)  LC_1 Logic Functioning bit
 (37 3)  (109 67)  (109 67)  LC_1 Logic Functioning bit
 (38 3)  (110 67)  (110 67)  LC_1 Logic Functioning bit
 (39 3)  (111 67)  (111 67)  LC_1 Logic Functioning bit
 (41 3)  (113 67)  (113 67)  LC_1 Logic Functioning bit
 (43 3)  (115 67)  (115 67)  LC_1 Logic Functioning bit
 (15 4)  (87 68)  (87 68)  routing T_2_4.top_op_1 <X> T_2_4.lc_trk_g1_1
 (17 4)  (89 68)  (89 68)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (93 68)  (93 68)  routing T_2_4.wire_logic_cluster/lc_3/out <X> T_2_4.lc_trk_g1_3
 (22 4)  (94 68)  (94 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 68)  (97 68)  routing T_2_4.sp4_h_l_7 <X> T_2_4.lc_trk_g1_2
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 68)  (100 68)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 68)  (105 68)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (41 4)  (113 68)  (113 68)  LC_2 Logic Functioning bit
 (43 4)  (115 68)  (115 68)  LC_2 Logic Functioning bit
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (18 5)  (90 69)  (90 69)  routing T_2_4.top_op_1 <X> T_2_4.lc_trk_g1_1
 (22 5)  (94 69)  (94 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 69)  (95 69)  routing T_2_4.sp4_h_l_7 <X> T_2_4.lc_trk_g1_2
 (24 5)  (96 69)  (96 69)  routing T_2_4.sp4_h_l_7 <X> T_2_4.lc_trk_g1_2
 (25 5)  (97 69)  (97 69)  routing T_2_4.sp4_h_l_7 <X> T_2_4.lc_trk_g1_2
 (26 5)  (98 69)  (98 69)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (38 5)  (110 69)  (110 69)  LC_2 Logic Functioning bit
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (42 5)  (114 69)  (114 69)  LC_2 Logic Functioning bit
 (46 5)  (118 69)  (118 69)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (93 70)  (93 70)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g1_7
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 70)  (97 70)  routing T_2_4.sp4_h_r_14 <X> T_2_4.lc_trk_g1_6
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 70)  (106 70)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 70)  (107 70)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_3
 (36 6)  (108 70)  (108 70)  LC_3 Logic Functioning bit
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (42 6)  (114 70)  (114 70)  LC_3 Logic Functioning bit
 (45 6)  (117 70)  (117 70)  LC_3 Logic Functioning bit
 (46 6)  (118 70)  (118 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (2 7)  (74 71)  (74 71)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (87 71)  (87 71)  routing T_2_4.bot_op_4 <X> T_2_4.lc_trk_g1_4
 (17 7)  (89 71)  (89 71)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 71)  (94 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 71)  (95 71)  routing T_2_4.sp4_h_r_14 <X> T_2_4.lc_trk_g1_6
 (24 7)  (96 71)  (96 71)  routing T_2_4.sp4_h_r_14 <X> T_2_4.lc_trk_g1_6
 (28 7)  (100 71)  (100 71)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 71)  (101 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 71)  (103 71)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 71)  (104 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (106 71)  (106 71)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_3
 (35 7)  (107 71)  (107 71)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_3
 (36 7)  (108 71)  (108 71)  LC_3 Logic Functioning bit
 (37 7)  (109 71)  (109 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (43 7)  (115 71)  (115 71)  LC_3 Logic Functioning bit
 (8 8)  (80 72)  (80 72)  routing T_2_4.sp4_v_b_7 <X> T_2_4.sp4_h_r_7
 (9 8)  (81 72)  (81 72)  routing T_2_4.sp4_v_b_7 <X> T_2_4.sp4_h_r_7
 (14 8)  (86 72)  (86 72)  routing T_2_4.sp4_h_r_40 <X> T_2_4.lc_trk_g2_0
 (17 8)  (89 72)  (89 72)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 72)  (90 72)  routing T_2_4.bnl_op_1 <X> T_2_4.lc_trk_g2_1
 (26 8)  (98 72)  (98 72)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 72)  (99 72)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 72)  (102 72)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 72)  (103 72)  routing T_2_4.lc_trk_g0_5 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 72)  (107 72)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.input_2_4
 (36 8)  (108 72)  (108 72)  LC_4 Logic Functioning bit
 (37 8)  (109 72)  (109 72)  LC_4 Logic Functioning bit
 (39 8)  (111 72)  (111 72)  LC_4 Logic Functioning bit
 (40 8)  (112 72)  (112 72)  LC_4 Logic Functioning bit
 (41 8)  (113 72)  (113 72)  LC_4 Logic Functioning bit
 (42 8)  (114 72)  (114 72)  LC_4 Logic Functioning bit
 (43 8)  (115 72)  (115 72)  LC_4 Logic Functioning bit
 (45 8)  (117 72)  (117 72)  LC_4 Logic Functioning bit
 (12 9)  (84 73)  (84 73)  routing T_2_4.sp4_h_r_8 <X> T_2_4.sp4_v_b_8
 (14 9)  (86 73)  (86 73)  routing T_2_4.sp4_h_r_40 <X> T_2_4.lc_trk_g2_0
 (15 9)  (87 73)  (87 73)  routing T_2_4.sp4_h_r_40 <X> T_2_4.lc_trk_g2_0
 (16 9)  (88 73)  (88 73)  routing T_2_4.sp4_h_r_40 <X> T_2_4.lc_trk_g2_0
 (17 9)  (89 73)  (89 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (90 73)  (90 73)  routing T_2_4.bnl_op_1 <X> T_2_4.lc_trk_g2_1
 (27 9)  (99 73)  (99 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 73)  (100 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 73)  (101 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 73)  (104 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (105 73)  (105 73)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.input_2_4
 (36 9)  (108 73)  (108 73)  LC_4 Logic Functioning bit
 (37 9)  (109 73)  (109 73)  LC_4 Logic Functioning bit
 (39 9)  (111 73)  (111 73)  LC_4 Logic Functioning bit
 (40 9)  (112 73)  (112 73)  LC_4 Logic Functioning bit
 (42 9)  (114 73)  (114 73)  LC_4 Logic Functioning bit
 (14 10)  (86 74)  (86 74)  routing T_2_4.wire_logic_cluster/lc_4/out <X> T_2_4.lc_trk_g2_4
 (17 10)  (89 74)  (89 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 74)  (90 74)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g2_5
 (26 10)  (98 74)  (98 74)  routing T_2_4.lc_trk_g0_5 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 74)  (103 74)  routing T_2_4.lc_trk_g0_4 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (107 74)  (107 74)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.input_2_5
 (36 10)  (108 74)  (108 74)  LC_5 Logic Functioning bit
 (45 10)  (117 74)  (117 74)  LC_5 Logic Functioning bit
 (17 11)  (89 75)  (89 75)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (29 11)  (101 75)  (101 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 75)  (104 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 75)  (105 75)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.input_2_5
 (36 11)  (108 75)  (108 75)  LC_5 Logic Functioning bit
 (37 11)  (109 75)  (109 75)  LC_5 Logic Functioning bit
 (38 11)  (110 75)  (110 75)  LC_5 Logic Functioning bit
 (17 12)  (89 76)  (89 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 76)  (90 76)  routing T_2_4.wire_logic_cluster/lc_1/out <X> T_2_4.lc_trk_g3_1
 (25 12)  (97 76)  (97 76)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g3_2
 (26 12)  (98 76)  (98 76)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 76)  (99 76)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 76)  (100 76)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 76)  (102 76)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 76)  (105 76)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 76)  (108 76)  LC_6 Logic Functioning bit
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (41 12)  (113 76)  (113 76)  LC_6 Logic Functioning bit
 (43 12)  (115 76)  (115 76)  LC_6 Logic Functioning bit
 (45 12)  (117 76)  (117 76)  LC_6 Logic Functioning bit
 (47 12)  (119 76)  (119 76)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (94 77)  (94 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 77)  (98 77)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 77)  (101 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 77)  (108 77)  LC_6 Logic Functioning bit
 (38 13)  (110 77)  (110 77)  LC_6 Logic Functioning bit
 (40 13)  (112 77)  (112 77)  LC_6 Logic Functioning bit
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (46 13)  (118 77)  (118 77)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (89 78)  (89 78)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 78)  (90 78)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g3_5
 (25 14)  (97 78)  (97 78)  routing T_2_4.wire_logic_cluster/lc_6/out <X> T_2_4.lc_trk_g3_6
 (31 14)  (103 78)  (103 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 78)  (106 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 78)  (108 78)  LC_7 Logic Functioning bit
 (37 14)  (109 78)  (109 78)  LC_7 Logic Functioning bit
 (38 14)  (110 78)  (110 78)  LC_7 Logic Functioning bit
 (42 14)  (114 78)  (114 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (47 14)  (119 78)  (119 78)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (94 79)  (94 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (100 79)  (100 79)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 79)  (103 79)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 79)  (104 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (106 79)  (106 79)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.input_2_7
 (35 15)  (107 79)  (107 79)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.input_2_7
 (36 15)  (108 79)  (108 79)  LC_7 Logic Functioning bit
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit
 (43 15)  (115 79)  (115 79)  LC_7 Logic Functioning bit
 (51 15)  (123 79)  (123 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_3_4

 (11 7)  (137 71)  (137 71)  routing T_3_4.sp4_h_r_9 <X> T_3_4.sp4_h_l_40
 (13 7)  (139 71)  (139 71)  routing T_3_4.sp4_h_r_9 <X> T_3_4.sp4_h_l_40
 (12 8)  (138 72)  (138 72)  routing T_3_4.sp4_v_b_8 <X> T_3_4.sp4_h_r_8
 (11 9)  (137 73)  (137 73)  routing T_3_4.sp4_v_b_8 <X> T_3_4.sp4_h_r_8


LogicTile_4_4

 (22 0)  (190 64)  (190 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (194 64)  (194 64)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 64)  (195 64)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 64)  (196 64)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 64)  (197 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 64)  (200 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 64)  (201 64)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (42 0)  (210 64)  (210 64)  LC_0 Logic Functioning bit
 (43 0)  (211 64)  (211 64)  LC_0 Logic Functioning bit
 (45 0)  (213 64)  (213 64)  LC_0 Logic Functioning bit
 (16 1)  (184 65)  (184 65)  routing T_4_4.sp12_h_r_8 <X> T_4_4.lc_trk_g0_0
 (17 1)  (185 65)  (185 65)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (189 65)  (189 65)  routing T_4_4.sp4_r_v_b_32 <X> T_4_4.lc_trk_g0_3
 (22 1)  (190 65)  (190 65)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (191 65)  (191 65)  routing T_4_4.sp12_h_r_10 <X> T_4_4.lc_trk_g0_2
 (27 1)  (195 65)  (195 65)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 65)  (196 65)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 65)  (197 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 65)  (198 65)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 65)  (200 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (201 65)  (201 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_0
 (34 1)  (202 65)  (202 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_0
 (37 1)  (205 65)  (205 65)  LC_0 Logic Functioning bit
 (39 1)  (207 65)  (207 65)  LC_0 Logic Functioning bit
 (42 1)  (210 65)  (210 65)  LC_0 Logic Functioning bit
 (43 1)  (211 65)  (211 65)  LC_0 Logic Functioning bit
 (47 1)  (215 65)  (215 65)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (216 65)  (216 65)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (168 66)  (168 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 66)  (182 66)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (17 2)  (185 66)  (185 66)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (186 66)  (186 66)  routing T_4_4.wire_logic_cluster/lc_5/out <X> T_4_4.lc_trk_g0_5
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 66)  (198 66)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 66)  (201 66)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 66)  (203 66)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.input_2_1
 (43 2)  (211 66)  (211 66)  LC_1 Logic Functioning bit
 (45 2)  (213 66)  (213 66)  LC_1 Logic Functioning bit
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (14 3)  (182 67)  (182 67)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (15 3)  (183 67)  (183 67)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (16 3)  (184 67)  (184 67)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (17 3)  (185 67)  (185 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (190 67)  (190 67)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (191 67)  (191 67)  routing T_4_4.sp12_h_r_14 <X> T_4_4.lc_trk_g0_6
 (28 3)  (196 67)  (196 67)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 67)  (197 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 67)  (199 67)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 67)  (200 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (201 67)  (201 67)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.input_2_1
 (34 3)  (202 67)  (202 67)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.input_2_1
 (36 3)  (204 67)  (204 67)  LC_1 Logic Functioning bit
 (38 3)  (206 67)  (206 67)  LC_1 Logic Functioning bit
 (41 3)  (209 67)  (209 67)  LC_1 Logic Functioning bit
 (42 3)  (210 67)  (210 67)  LC_1 Logic Functioning bit
 (43 3)  (211 67)  (211 67)  LC_1 Logic Functioning bit
 (47 3)  (215 67)  (215 67)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (169 68)  (169 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (189 68)  (189 68)  routing T_4_4.sp4_h_r_11 <X> T_4_4.lc_trk_g1_3
 (22 4)  (190 68)  (190 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (191 68)  (191 68)  routing T_4_4.sp4_h_r_11 <X> T_4_4.lc_trk_g1_3
 (24 4)  (192 68)  (192 68)  routing T_4_4.sp4_h_r_11 <X> T_4_4.lc_trk_g1_3
 (26 4)  (194 68)  (194 68)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 68)  (195 68)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 68)  (196 68)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 68)  (197 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 68)  (200 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 68)  (201 68)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (42 4)  (210 68)  (210 68)  LC_2 Logic Functioning bit
 (43 4)  (211 68)  (211 68)  LC_2 Logic Functioning bit
 (45 4)  (213 68)  (213 68)  LC_2 Logic Functioning bit
 (46 4)  (214 68)  (214 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (168 69)  (168 69)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/cen
 (1 5)  (169 69)  (169 69)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/cen
 (26 5)  (194 69)  (194 69)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 69)  (197 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 69)  (198 69)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 69)  (200 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (201 69)  (201 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.input_2_2
 (34 5)  (202 69)  (202 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.input_2_2
 (35 5)  (203 69)  (203 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.input_2_2
 (37 5)  (205 69)  (205 69)  LC_2 Logic Functioning bit
 (39 5)  (207 69)  (207 69)  LC_2 Logic Functioning bit
 (42 5)  (210 69)  (210 69)  LC_2 Logic Functioning bit
 (43 5)  (211 69)  (211 69)  LC_2 Logic Functioning bit
 (14 6)  (182 70)  (182 70)  routing T_4_4.wire_logic_cluster/lc_4/out <X> T_4_4.lc_trk_g1_4
 (15 6)  (183 70)  (183 70)  routing T_4_4.sp4_h_r_21 <X> T_4_4.lc_trk_g1_5
 (16 6)  (184 70)  (184 70)  routing T_4_4.sp4_h_r_21 <X> T_4_4.lc_trk_g1_5
 (17 6)  (185 70)  (185 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (186 70)  (186 70)  routing T_4_4.sp4_h_r_21 <X> T_4_4.lc_trk_g1_5
 (21 6)  (189 70)  (189 70)  routing T_4_4.wire_logic_cluster/lc_7/out <X> T_4_4.lc_trk_g1_7
 (22 6)  (190 70)  (190 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (193 70)  (193 70)  routing T_4_4.wire_logic_cluster/lc_6/out <X> T_4_4.lc_trk_g1_6
 (28 6)  (196 70)  (196 70)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 70)  (197 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 70)  (198 70)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 70)  (200 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 70)  (201 70)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 70)  (203 70)  routing T_4_4.lc_trk_g1_4 <X> T_4_4.input_2_3
 (37 6)  (205 70)  (205 70)  LC_3 Logic Functioning bit
 (41 6)  (209 70)  (209 70)  LC_3 Logic Functioning bit
 (42 6)  (210 70)  (210 70)  LC_3 Logic Functioning bit
 (43 6)  (211 70)  (211 70)  LC_3 Logic Functioning bit
 (45 6)  (213 70)  (213 70)  LC_3 Logic Functioning bit
 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (17 7)  (185 71)  (185 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (186 71)  (186 71)  routing T_4_4.sp4_h_r_21 <X> T_4_4.lc_trk_g1_5
 (22 7)  (190 71)  (190 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (196 71)  (196 71)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 71)  (197 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 71)  (198 71)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 71)  (199 71)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 71)  (200 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (202 71)  (202 71)  routing T_4_4.lc_trk_g1_4 <X> T_4_4.input_2_3
 (36 7)  (204 71)  (204 71)  LC_3 Logic Functioning bit
 (43 7)  (211 71)  (211 71)  LC_3 Logic Functioning bit
 (47 7)  (215 71)  (215 71)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (183 72)  (183 72)  routing T_4_4.sp4_h_r_25 <X> T_4_4.lc_trk_g2_1
 (16 8)  (184 72)  (184 72)  routing T_4_4.sp4_h_r_25 <X> T_4_4.lc_trk_g2_1
 (17 8)  (185 72)  (185 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (194 72)  (194 72)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 72)  (195 72)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 72)  (196 72)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 72)  (197 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 72)  (199 72)  routing T_4_4.lc_trk_g0_5 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 72)  (200 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (203 72)  (203 72)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_4
 (38 8)  (206 72)  (206 72)  LC_4 Logic Functioning bit
 (39 8)  (207 72)  (207 72)  LC_4 Logic Functioning bit
 (45 8)  (213 72)  (213 72)  LC_4 Logic Functioning bit
 (51 8)  (219 72)  (219 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (186 73)  (186 73)  routing T_4_4.sp4_h_r_25 <X> T_4_4.lc_trk_g2_1
 (22 9)  (190 73)  (190 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (191 73)  (191 73)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g2_2
 (24 9)  (192 73)  (192 73)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g2_2
 (25 9)  (193 73)  (193 73)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g2_2
 (27 9)  (195 73)  (195 73)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 73)  (197 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 73)  (198 73)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (200 73)  (200 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (201 73)  (201 73)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_4
 (34 9)  (202 73)  (202 73)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_4
 (35 9)  (203 73)  (203 73)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_4
 (37 9)  (205 73)  (205 73)  LC_4 Logic Functioning bit
 (38 9)  (206 73)  (206 73)  LC_4 Logic Functioning bit
 (39 9)  (207 73)  (207 73)  LC_4 Logic Functioning bit
 (42 9)  (210 73)  (210 73)  LC_4 Logic Functioning bit
 (8 10)  (176 74)  (176 74)  routing T_4_4.sp4_v_t_36 <X> T_4_4.sp4_h_l_42
 (9 10)  (177 74)  (177 74)  routing T_4_4.sp4_v_t_36 <X> T_4_4.sp4_h_l_42
 (10 10)  (178 74)  (178 74)  routing T_4_4.sp4_v_t_36 <X> T_4_4.sp4_h_l_42
 (14 10)  (182 74)  (182 74)  routing T_4_4.sp4_h_r_44 <X> T_4_4.lc_trk_g2_4
 (25 10)  (193 74)  (193 74)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (29 10)  (197 74)  (197 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 74)  (200 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 74)  (201 74)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (203 74)  (203 74)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.input_2_5
 (37 10)  (205 74)  (205 74)  LC_5 Logic Functioning bit
 (41 10)  (209 74)  (209 74)  LC_5 Logic Functioning bit
 (42 10)  (210 74)  (210 74)  LC_5 Logic Functioning bit
 (43 10)  (211 74)  (211 74)  LC_5 Logic Functioning bit
 (45 10)  (213 74)  (213 74)  LC_5 Logic Functioning bit
 (14 11)  (182 75)  (182 75)  routing T_4_4.sp4_h_r_44 <X> T_4_4.lc_trk_g2_4
 (15 11)  (183 75)  (183 75)  routing T_4_4.sp4_h_r_44 <X> T_4_4.lc_trk_g2_4
 (16 11)  (184 75)  (184 75)  routing T_4_4.sp4_h_r_44 <X> T_4_4.lc_trk_g2_4
 (17 11)  (185 75)  (185 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (190 75)  (190 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (191 75)  (191 75)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (24 11)  (192 75)  (192 75)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (25 11)  (193 75)  (193 75)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (28 11)  (196 75)  (196 75)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 75)  (197 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 75)  (198 75)  routing T_4_4.lc_trk_g0_2 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 75)  (199 75)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 75)  (200 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (202 75)  (202 75)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.input_2_5
 (35 11)  (203 75)  (203 75)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.input_2_5
 (36 11)  (204 75)  (204 75)  LC_5 Logic Functioning bit
 (43 11)  (211 75)  (211 75)  LC_5 Logic Functioning bit
 (47 11)  (215 75)  (215 75)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (180 76)  (180 76)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_h_r_11
 (17 12)  (185 76)  (185 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 76)  (186 76)  routing T_4_4.wire_logic_cluster/lc_1/out <X> T_4_4.lc_trk_g3_1
 (21 12)  (189 76)  (189 76)  routing T_4_4.wire_logic_cluster/lc_3/out <X> T_4_4.lc_trk_g3_3
 (22 12)  (190 76)  (190 76)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (194 76)  (194 76)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 76)  (195 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 76)  (196 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 76)  (201 76)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 76)  (203 76)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.input_2_6
 (42 12)  (210 76)  (210 76)  LC_6 Logic Functioning bit
 (43 12)  (211 76)  (211 76)  LC_6 Logic Functioning bit
 (45 12)  (213 76)  (213 76)  LC_6 Logic Functioning bit
 (51 12)  (219 76)  (219 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (179 77)  (179 77)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_h_r_11
 (13 13)  (181 77)  (181 77)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_h_r_11
 (22 13)  (190 77)  (190 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (191 77)  (191 77)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g3_2
 (24 13)  (192 77)  (192 77)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g3_2
 (25 13)  (193 77)  (193 77)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g3_2
 (28 13)  (196 77)  (196 77)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 77)  (198 77)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 77)  (200 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (202 77)  (202 77)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.input_2_6
 (35 13)  (203 77)  (203 77)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.input_2_6
 (37 13)  (205 77)  (205 77)  LC_6 Logic Functioning bit
 (39 13)  (207 77)  (207 77)  LC_6 Logic Functioning bit
 (42 13)  (210 77)  (210 77)  LC_6 Logic Functioning bit
 (43 13)  (211 77)  (211 77)  LC_6 Logic Functioning bit
 (17 14)  (185 78)  (185 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (190 78)  (190 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (191 78)  (191 78)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (24 14)  (192 78)  (192 78)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 78)  (201 78)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (205 78)  (205 78)  LC_7 Logic Functioning bit
 (41 14)  (209 78)  (209 78)  LC_7 Logic Functioning bit
 (42 14)  (210 78)  (210 78)  LC_7 Logic Functioning bit
 (43 14)  (211 78)  (211 78)  LC_7 Logic Functioning bit
 (45 14)  (213 78)  (213 78)  LC_7 Logic Functioning bit
 (46 14)  (214 78)  (214 78)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (182 79)  (182 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (15 15)  (183 79)  (183 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (16 15)  (184 79)  (184 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (17 15)  (185 79)  (185 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (186 79)  (186 79)  routing T_4_4.sp4_r_v_b_45 <X> T_4_4.lc_trk_g3_5
 (21 15)  (189 79)  (189 79)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (28 15)  (196 79)  (196 79)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 79)  (197 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 79)  (199 79)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 79)  (200 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (203 79)  (203 79)  routing T_4_4.lc_trk_g0_3 <X> T_4_4.input_2_7
 (36 15)  (204 79)  (204 79)  LC_7 Logic Functioning bit
 (43 15)  (211 79)  (211 79)  LC_7 Logic Functioning bit


LogicTile_5_4

 (10 3)  (232 67)  (232 67)  routing T_5_4.sp4_h_l_45 <X> T_5_4.sp4_v_t_36
 (2 7)  (224 71)  (224 71)  Column buffer control bit: LH_colbuf_cntl_3

 (10 7)  (232 71)  (232 71)  routing T_5_4.sp4_h_l_46 <X> T_5_4.sp4_v_t_41
 (13 8)  (235 72)  (235 72)  routing T_5_4.sp4_h_l_45 <X> T_5_4.sp4_v_b_8
 (12 9)  (234 73)  (234 73)  routing T_5_4.sp4_h_l_45 <X> T_5_4.sp4_v_b_8


LogicTile_6_4

 (6 14)  (282 78)  (282 78)  routing T_6_4.sp4_h_l_41 <X> T_6_4.sp4_v_t_44


LogicTile_7_4



LogicTile_8_4



LogicTile_9_4

 (3 15)  (445 79)  (445 79)  routing T_9_4.sp12_h_l_22 <X> T_9_4.sp12_v_t_22


RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (5 0)  (23 48)  (23 48)  routing T_1_3.sp4_v_b_0 <X> T_1_3.sp4_h_r_0
 (9 0)  (27 48)  (27 48)  routing T_1_3.sp4_v_t_36 <X> T_1_3.sp4_h_r_1
 (14 0)  (32 48)  (32 48)  routing T_1_3.wire_logic_cluster/lc_0/out <X> T_1_3.lc_trk_g0_0
 (15 0)  (33 48)  (33 48)  routing T_1_3.sp12_h_r_1 <X> T_1_3.lc_trk_g0_1
 (17 0)  (35 48)  (35 48)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (36 48)  (36 48)  routing T_1_3.sp12_h_r_1 <X> T_1_3.lc_trk_g0_1
 (21 0)  (39 48)  (39 48)  routing T_1_3.wire_logic_cluster/lc_3/out <X> T_1_3.lc_trk_g0_3
 (22 0)  (40 48)  (40 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (44 48)  (44 48)  routing T_1_3.lc_trk_g2_4 <X> T_1_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 48)  (45 48)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 48)  (46 48)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 48)  (47 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 48)  (48 48)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 48)  (49 48)  routing T_1_3.lc_trk_g2_5 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 48)  (50 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 48)  (51 48)  routing T_1_3.lc_trk_g2_5 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 48)  (54 48)  LC_0 Logic Functioning bit
 (41 0)  (59 48)  (59 48)  LC_0 Logic Functioning bit
 (43 0)  (61 48)  (61 48)  LC_0 Logic Functioning bit
 (45 0)  (63 48)  (63 48)  LC_0 Logic Functioning bit
 (6 1)  (24 49)  (24 49)  routing T_1_3.sp4_v_b_0 <X> T_1_3.sp4_h_r_0
 (17 1)  (35 49)  (35 49)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (36 49)  (36 49)  routing T_1_3.sp12_h_r_1 <X> T_1_3.lc_trk_g0_1
 (22 1)  (40 49)  (40 49)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (42 49)  (42 49)  routing T_1_3.top_op_2 <X> T_1_3.lc_trk_g0_2
 (25 1)  (43 49)  (43 49)  routing T_1_3.top_op_2 <X> T_1_3.lc_trk_g0_2
 (28 1)  (46 49)  (46 49)  routing T_1_3.lc_trk_g2_4 <X> T_1_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 49)  (47 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 49)  (50 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (54 49)  (54 49)  LC_0 Logic Functioning bit
 (0 2)  (18 50)  (18 50)  routing T_1_3.glb_netwk_3 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (2 2)  (20 50)  (20 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 50)  (32 50)  routing T_1_3.wire_logic_cluster/lc_4/out <X> T_1_3.lc_trk_g0_4
 (15 2)  (33 50)  (33 50)  routing T_1_3.bot_op_5 <X> T_1_3.lc_trk_g0_5
 (17 2)  (35 50)  (35 50)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (43 50)  (43 50)  routing T_1_3.sp4_h_r_14 <X> T_1_3.lc_trk_g0_6
 (26 2)  (44 50)  (44 50)  routing T_1_3.lc_trk_g0_5 <X> T_1_3.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 50)  (47 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 50)  (49 50)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 50)  (50 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 50)  (52 50)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 50)  (54 50)  LC_1 Logic Functioning bit
 (37 2)  (55 50)  (55 50)  LC_1 Logic Functioning bit
 (38 2)  (56 50)  (56 50)  LC_1 Logic Functioning bit
 (39 2)  (57 50)  (57 50)  LC_1 Logic Functioning bit
 (40 2)  (58 50)  (58 50)  LC_1 Logic Functioning bit
 (41 2)  (59 50)  (59 50)  LC_1 Logic Functioning bit
 (42 2)  (60 50)  (60 50)  LC_1 Logic Functioning bit
 (43 2)  (61 50)  (61 50)  LC_1 Logic Functioning bit
 (0 3)  (18 51)  (18 51)  routing T_1_3.glb_netwk_3 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (17 3)  (35 51)  (35 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (40 51)  (40 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 51)  (41 51)  routing T_1_3.sp4_h_r_14 <X> T_1_3.lc_trk_g0_6
 (24 3)  (42 51)  (42 51)  routing T_1_3.sp4_h_r_14 <X> T_1_3.lc_trk_g0_6
 (29 3)  (47 51)  (47 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 51)  (48 51)  routing T_1_3.lc_trk_g0_2 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 51)  (49 51)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 51)  (50 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (52 51)  (52 51)  routing T_1_3.lc_trk_g1_0 <X> T_1_3.input_2_1
 (37 3)  (55 51)  (55 51)  LC_1 Logic Functioning bit
 (38 3)  (56 51)  (56 51)  LC_1 Logic Functioning bit
 (39 3)  (57 51)  (57 51)  LC_1 Logic Functioning bit
 (40 3)  (58 51)  (58 51)  LC_1 Logic Functioning bit
 (41 3)  (59 51)  (59 51)  LC_1 Logic Functioning bit
 (42 3)  (60 51)  (60 51)  LC_1 Logic Functioning bit
 (43 3)  (61 51)  (61 51)  LC_1 Logic Functioning bit
 (21 4)  (39 52)  (39 52)  routing T_1_3.sp4_h_r_19 <X> T_1_3.lc_trk_g1_3
 (22 4)  (40 52)  (40 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (41 52)  (41 52)  routing T_1_3.sp4_h_r_19 <X> T_1_3.lc_trk_g1_3
 (24 4)  (42 52)  (42 52)  routing T_1_3.sp4_h_r_19 <X> T_1_3.lc_trk_g1_3
 (26 4)  (44 52)  (44 52)  routing T_1_3.lc_trk_g0_6 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (32 4)  (50 52)  (50 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 52)  (51 52)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 52)  (52 52)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 52)  (54 52)  LC_2 Logic Functioning bit
 (37 4)  (55 52)  (55 52)  LC_2 Logic Functioning bit
 (38 4)  (56 52)  (56 52)  LC_2 Logic Functioning bit
 (41 4)  (59 52)  (59 52)  LC_2 Logic Functioning bit
 (45 4)  (63 52)  (63 52)  LC_2 Logic Functioning bit
 (50 4)  (68 52)  (68 52)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (33 53)  (33 53)  routing T_1_3.bot_op_0 <X> T_1_3.lc_trk_g1_0
 (17 5)  (35 53)  (35 53)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (39 53)  (39 53)  routing T_1_3.sp4_h_r_19 <X> T_1_3.lc_trk_g1_3
 (26 5)  (44 53)  (44 53)  routing T_1_3.lc_trk_g0_6 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 53)  (47 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 53)  (49 53)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 53)  (54 53)  LC_2 Logic Functioning bit
 (37 5)  (55 53)  (55 53)  LC_2 Logic Functioning bit
 (39 5)  (57 53)  (57 53)  LC_2 Logic Functioning bit
 (40 5)  (58 53)  (58 53)  LC_2 Logic Functioning bit
 (48 5)  (66 53)  (66 53)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (34 54)  (34 54)  routing T_1_3.sp12_h_r_13 <X> T_1_3.lc_trk_g1_5
 (17 6)  (35 54)  (35 54)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (40 54)  (40 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 54)  (42 54)  routing T_1_3.top_op_7 <X> T_1_3.lc_trk_g1_7
 (29 6)  (47 54)  (47 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 54)  (50 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 54)  (51 54)  routing T_1_3.lc_trk_g2_0 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 54)  (54 54)  LC_3 Logic Functioning bit
 (45 6)  (63 54)  (63 54)  LC_3 Logic Functioning bit
 (14 7)  (32 55)  (32 55)  routing T_1_3.top_op_4 <X> T_1_3.lc_trk_g1_4
 (15 7)  (33 55)  (33 55)  routing T_1_3.top_op_4 <X> T_1_3.lc_trk_g1_4
 (17 7)  (35 55)  (35 55)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (39 55)  (39 55)  routing T_1_3.top_op_7 <X> T_1_3.lc_trk_g1_7
 (22 7)  (40 55)  (40 55)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (42 55)  (42 55)  routing T_1_3.top_op_6 <X> T_1_3.lc_trk_g1_6
 (25 7)  (43 55)  (43 55)  routing T_1_3.top_op_6 <X> T_1_3.lc_trk_g1_6
 (29 7)  (47 55)  (47 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 55)  (50 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (53 55)  (53 55)  routing T_1_3.lc_trk_g0_3 <X> T_1_3.input_2_3
 (36 7)  (54 55)  (54 55)  LC_3 Logic Functioning bit
 (37 7)  (55 55)  (55 55)  LC_3 Logic Functioning bit
 (38 7)  (56 55)  (56 55)  LC_3 Logic Functioning bit
 (3 8)  (21 56)  (21 56)  routing T_1_3.sp12_h_r_1 <X> T_1_3.sp12_v_b_1
 (26 8)  (44 56)  (44 56)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 56)  (45 56)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 56)  (46 56)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 56)  (47 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 56)  (48 56)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 56)  (49 56)  routing T_1_3.lc_trk_g2_5 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 56)  (50 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 56)  (51 56)  routing T_1_3.lc_trk_g2_5 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 56)  (53 56)  routing T_1_3.lc_trk_g0_4 <X> T_1_3.input_2_4
 (36 8)  (54 56)  (54 56)  LC_4 Logic Functioning bit
 (41 8)  (59 56)  (59 56)  LC_4 Logic Functioning bit
 (43 8)  (61 56)  (61 56)  LC_4 Logic Functioning bit
 (45 8)  (63 56)  (63 56)  LC_4 Logic Functioning bit
 (3 9)  (21 57)  (21 57)  routing T_1_3.sp12_h_r_1 <X> T_1_3.sp12_v_b_1
 (17 9)  (35 57)  (35 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (45 57)  (45 57)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 57)  (46 57)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 57)  (47 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 57)  (50 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (54 57)  (54 57)  LC_4 Logic Functioning bit
 (15 10)  (33 58)  (33 58)  routing T_1_3.rgt_op_5 <X> T_1_3.lc_trk_g2_5
 (17 10)  (35 58)  (35 58)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 58)  (36 58)  routing T_1_3.rgt_op_5 <X> T_1_3.lc_trk_g2_5
 (27 10)  (45 58)  (45 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 58)  (46 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 58)  (47 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 58)  (48 58)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 58)  (49 58)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 58)  (50 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 58)  (52 58)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 58)  (53 58)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.input_2_5
 (36 10)  (54 58)  (54 58)  LC_5 Logic Functioning bit
 (37 10)  (55 58)  (55 58)  LC_5 Logic Functioning bit
 (43 10)  (61 58)  (61 58)  LC_5 Logic Functioning bit
 (45 10)  (63 58)  (63 58)  LC_5 Logic Functioning bit
 (15 11)  (33 59)  (33 59)  routing T_1_3.tnr_op_4 <X> T_1_3.lc_trk_g2_4
 (17 11)  (35 59)  (35 59)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (29 11)  (47 59)  (47 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 59)  (50 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 59)  (51 59)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.input_2_5
 (34 11)  (52 59)  (52 59)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.input_2_5
 (36 11)  (54 59)  (54 59)  LC_5 Logic Functioning bit
 (5 12)  (23 60)  (23 60)  routing T_1_3.sp4_v_t_44 <X> T_1_3.sp4_h_r_9
 (12 12)  (30 60)  (30 60)  routing T_1_3.sp4_v_t_46 <X> T_1_3.sp4_h_r_11
 (25 12)  (43 60)  (43 60)  routing T_1_3.wire_logic_cluster/lc_2/out <X> T_1_3.lc_trk_g3_2
 (26 12)  (44 60)  (44 60)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 60)  (45 60)  routing T_1_3.lc_trk_g1_4 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 60)  (47 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 60)  (48 60)  routing T_1_3.lc_trk_g1_4 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 60)  (49 60)  routing T_1_3.lc_trk_g1_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 60)  (50 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 60)  (52 60)  routing T_1_3.lc_trk_g1_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 60)  (54 60)  LC_6 Logic Functioning bit
 (38 12)  (56 60)  (56 60)  LC_6 Logic Functioning bit
 (41 12)  (59 60)  (59 60)  LC_6 Logic Functioning bit
 (22 13)  (40 61)  (40 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 61)  (44 61)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 61)  (45 61)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 61)  (47 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 61)  (49 61)  routing T_1_3.lc_trk_g1_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 61)  (50 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (52 61)  (52 61)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.input_2_6
 (35 13)  (53 61)  (53 61)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.input_2_6
 (36 13)  (54 61)  (54 61)  LC_6 Logic Functioning bit
 (37 13)  (55 61)  (55 61)  LC_6 Logic Functioning bit
 (39 13)  (57 61)  (57 61)  LC_6 Logic Functioning bit
 (40 13)  (58 61)  (58 61)  LC_6 Logic Functioning bit
 (43 13)  (61 61)  (61 61)  LC_6 Logic Functioning bit
 (14 14)  (32 62)  (32 62)  routing T_1_3.rgt_op_4 <X> T_1_3.lc_trk_g3_4
 (17 14)  (35 62)  (35 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 62)  (36 62)  routing T_1_3.wire_logic_cluster/lc_5/out <X> T_1_3.lc_trk_g3_5
 (29 14)  (47 62)  (47 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 62)  (49 62)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 62)  (50 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 62)  (52 62)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 62)  (54 62)  LC_7 Logic Functioning bit
 (38 14)  (56 62)  (56 62)  LC_7 Logic Functioning bit
 (40 14)  (58 62)  (58 62)  LC_7 Logic Functioning bit
 (41 14)  (59 62)  (59 62)  LC_7 Logic Functioning bit
 (42 14)  (60 62)  (60 62)  LC_7 Logic Functioning bit
 (43 14)  (61 62)  (61 62)  LC_7 Logic Functioning bit
 (15 15)  (33 63)  (33 63)  routing T_1_3.rgt_op_4 <X> T_1_3.lc_trk_g3_4
 (17 15)  (35 63)  (35 63)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (48 63)  (48 63)  routing T_1_3.lc_trk_g0_2 <X> T_1_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 63)  (49 63)  routing T_1_3.lc_trk_g1_7 <X> T_1_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 63)  (54 63)  LC_7 Logic Functioning bit
 (38 15)  (56 63)  (56 63)  LC_7 Logic Functioning bit
 (40 15)  (58 63)  (58 63)  LC_7 Logic Functioning bit
 (41 15)  (59 63)  (59 63)  LC_7 Logic Functioning bit
 (42 15)  (60 63)  (60 63)  LC_7 Logic Functioning bit
 (43 15)  (61 63)  (61 63)  LC_7 Logic Functioning bit


LogicTile_2_3

 (14 0)  (86 48)  (86 48)  routing T_2_3.wire_logic_cluster/lc_0/out <X> T_2_3.lc_trk_g0_0
 (27 0)  (99 48)  (99 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 48)  (100 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 48)  (101 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 48)  (102 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 48)  (103 48)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 48)  (104 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 48)  (105 48)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 48)  (107 48)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.input_2_0
 (36 0)  (108 48)  (108 48)  LC_0 Logic Functioning bit
 (38 0)  (110 48)  (110 48)  LC_0 Logic Functioning bit
 (39 0)  (111 48)  (111 48)  LC_0 Logic Functioning bit
 (40 0)  (112 48)  (112 48)  LC_0 Logic Functioning bit
 (41 0)  (113 48)  (113 48)  LC_0 Logic Functioning bit
 (43 0)  (115 48)  (115 48)  LC_0 Logic Functioning bit
 (45 0)  (117 48)  (117 48)  LC_0 Logic Functioning bit
 (47 0)  (119 48)  (119 48)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (89 49)  (89 49)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (94 49)  (94 49)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 49)  (96 49)  routing T_2_3.bot_op_2 <X> T_2_3.lc_trk_g0_2
 (29 1)  (101 49)  (101 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 49)  (102 49)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 49)  (104 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 49)  (105 49)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.input_2_0
 (37 1)  (109 49)  (109 49)  LC_0 Logic Functioning bit
 (38 1)  (110 49)  (110 49)  LC_0 Logic Functioning bit
 (39 1)  (111 49)  (111 49)  LC_0 Logic Functioning bit
 (40 1)  (112 49)  (112 49)  LC_0 Logic Functioning bit
 (41 1)  (113 49)  (113 49)  LC_0 Logic Functioning bit
 (43 1)  (115 49)  (115 49)  LC_0 Logic Functioning bit
 (0 2)  (72 50)  (72 50)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (74 50)  (74 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 50)  (93 50)  routing T_2_3.lft_op_7 <X> T_2_3.lc_trk_g0_7
 (22 2)  (94 50)  (94 50)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 50)  (96 50)  routing T_2_3.lft_op_7 <X> T_2_3.lc_trk_g0_7
 (26 2)  (98 50)  (98 50)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 50)  (99 50)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 50)  (100 50)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 50)  (101 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 50)  (102 50)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 50)  (103 50)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 50)  (104 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 50)  (105 50)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 50)  (108 50)  LC_1 Logic Functioning bit
 (37 2)  (109 50)  (109 50)  LC_1 Logic Functioning bit
 (39 2)  (111 50)  (111 50)  LC_1 Logic Functioning bit
 (40 2)  (112 50)  (112 50)  LC_1 Logic Functioning bit
 (41 2)  (113 50)  (113 50)  LC_1 Logic Functioning bit
 (42 2)  (114 50)  (114 50)  LC_1 Logic Functioning bit
 (43 2)  (115 50)  (115 50)  LC_1 Logic Functioning bit
 (0 3)  (72 51)  (72 51)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (15 3)  (87 51)  (87 51)  routing T_2_3.bot_op_4 <X> T_2_3.lc_trk_g0_4
 (17 3)  (89 51)  (89 51)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (99 51)  (99 51)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 51)  (100 51)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 51)  (101 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 51)  (102 51)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 51)  (103 51)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 51)  (104 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (105 51)  (105 51)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.input_2_1
 (34 3)  (106 51)  (106 51)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.input_2_1
 (35 3)  (107 51)  (107 51)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.input_2_1
 (36 3)  (108 51)  (108 51)  LC_1 Logic Functioning bit
 (37 3)  (109 51)  (109 51)  LC_1 Logic Functioning bit
 (38 3)  (110 51)  (110 51)  LC_1 Logic Functioning bit
 (39 3)  (111 51)  (111 51)  LC_1 Logic Functioning bit
 (40 3)  (112 51)  (112 51)  LC_1 Logic Functioning bit
 (41 3)  (113 51)  (113 51)  LC_1 Logic Functioning bit
 (42 3)  (114 51)  (114 51)  LC_1 Logic Functioning bit
 (43 3)  (115 51)  (115 51)  LC_1 Logic Functioning bit
 (48 3)  (120 51)  (120 51)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (87 52)  (87 52)  routing T_2_3.lft_op_1 <X> T_2_3.lc_trk_g1_1
 (17 4)  (89 52)  (89 52)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 52)  (90 52)  routing T_2_3.lft_op_1 <X> T_2_3.lc_trk_g1_1
 (21 4)  (93 52)  (93 52)  routing T_2_3.wire_logic_cluster/lc_3/out <X> T_2_3.lc_trk_g1_3
 (22 4)  (94 52)  (94 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 52)  (97 52)  routing T_2_3.wire_logic_cluster/lc_2/out <X> T_2_3.lc_trk_g1_2
 (28 4)  (100 52)  (100 52)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 52)  (101 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 52)  (104 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 52)  (106 52)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 52)  (108 52)  LC_2 Logic Functioning bit
 (38 4)  (110 52)  (110 52)  LC_2 Logic Functioning bit
 (45 4)  (117 52)  (117 52)  LC_2 Logic Functioning bit
 (53 4)  (125 52)  (125 52)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (94 53)  (94 53)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (99 53)  (99 53)  routing T_2_3.lc_trk_g1_1 <X> T_2_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 53)  (101 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 53)  (102 53)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 53)  (103 53)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 53)  (108 53)  LC_2 Logic Functioning bit
 (37 5)  (109 53)  (109 53)  LC_2 Logic Functioning bit
 (38 5)  (110 53)  (110 53)  LC_2 Logic Functioning bit
 (39 5)  (111 53)  (111 53)  LC_2 Logic Functioning bit
 (41 5)  (113 53)  (113 53)  LC_2 Logic Functioning bit
 (43 5)  (115 53)  (115 53)  LC_2 Logic Functioning bit
 (14 6)  (86 54)  (86 54)  routing T_2_3.wire_logic_cluster/lc_4/out <X> T_2_3.lc_trk_g1_4
 (15 6)  (87 54)  (87 54)  routing T_2_3.sp4_v_b_21 <X> T_2_3.lc_trk_g1_5
 (16 6)  (88 54)  (88 54)  routing T_2_3.sp4_v_b_21 <X> T_2_3.lc_trk_g1_5
 (17 6)  (89 54)  (89 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (97 54)  (97 54)  routing T_2_3.sp4_h_r_14 <X> T_2_3.lc_trk_g1_6
 (26 6)  (98 54)  (98 54)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 54)  (101 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 54)  (104 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 54)  (106 54)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 54)  (107 54)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.input_2_3
 (36 6)  (108 54)  (108 54)  LC_3 Logic Functioning bit
 (38 6)  (110 54)  (110 54)  LC_3 Logic Functioning bit
 (39 6)  (111 54)  (111 54)  LC_3 Logic Functioning bit
 (40 6)  (112 54)  (112 54)  LC_3 Logic Functioning bit
 (41 6)  (113 54)  (113 54)  LC_3 Logic Functioning bit
 (45 6)  (117 54)  (117 54)  LC_3 Logic Functioning bit
 (17 7)  (89 55)  (89 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 55)  (94 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 55)  (95 55)  routing T_2_3.sp4_h_r_14 <X> T_2_3.lc_trk_g1_6
 (24 7)  (96 55)  (96 55)  routing T_2_3.sp4_h_r_14 <X> T_2_3.lc_trk_g1_6
 (28 7)  (100 55)  (100 55)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 55)  (101 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 55)  (102 55)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 55)  (103 55)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 55)  (104 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 55)  (106 55)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.input_2_3
 (36 7)  (108 55)  (108 55)  LC_3 Logic Functioning bit
 (37 7)  (109 55)  (109 55)  LC_3 Logic Functioning bit
 (38 7)  (110 55)  (110 55)  LC_3 Logic Functioning bit
 (39 7)  (111 55)  (111 55)  LC_3 Logic Functioning bit
 (40 7)  (112 55)  (112 55)  LC_3 Logic Functioning bit
 (41 7)  (113 55)  (113 55)  LC_3 Logic Functioning bit
 (43 7)  (115 55)  (115 55)  LC_3 Logic Functioning bit
 (21 8)  (93 56)  (93 56)  routing T_2_3.sp4_h_r_35 <X> T_2_3.lc_trk_g2_3
 (22 8)  (94 56)  (94 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 56)  (95 56)  routing T_2_3.sp4_h_r_35 <X> T_2_3.lc_trk_g2_3
 (24 8)  (96 56)  (96 56)  routing T_2_3.sp4_h_r_35 <X> T_2_3.lc_trk_g2_3
 (26 8)  (98 56)  (98 56)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 56)  (99 56)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 56)  (100 56)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 56)  (101 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 56)  (102 56)  routing T_2_3.lc_trk_g3_4 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 56)  (104 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 56)  (105 56)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 56)  (106 56)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 56)  (107 56)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.input_2_4
 (36 8)  (108 56)  (108 56)  LC_4 Logic Functioning bit
 (37 8)  (109 56)  (109 56)  LC_4 Logic Functioning bit
 (38 8)  (110 56)  (110 56)  LC_4 Logic Functioning bit
 (39 8)  (111 56)  (111 56)  LC_4 Logic Functioning bit
 (41 8)  (113 56)  (113 56)  LC_4 Logic Functioning bit
 (42 8)  (114 56)  (114 56)  LC_4 Logic Functioning bit
 (43 8)  (115 56)  (115 56)  LC_4 Logic Functioning bit
 (51 8)  (123 56)  (123 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (98 57)  (98 57)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 57)  (100 57)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 57)  (101 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 57)  (103 57)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 57)  (104 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (105 57)  (105 57)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.input_2_4
 (34 9)  (106 57)  (106 57)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.input_2_4
 (35 9)  (107 57)  (107 57)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.input_2_4
 (36 9)  (108 57)  (108 57)  LC_4 Logic Functioning bit
 (37 9)  (109 57)  (109 57)  LC_4 Logic Functioning bit
 (38 9)  (110 57)  (110 57)  LC_4 Logic Functioning bit
 (39 9)  (111 57)  (111 57)  LC_4 Logic Functioning bit
 (40 9)  (112 57)  (112 57)  LC_4 Logic Functioning bit
 (41 9)  (113 57)  (113 57)  LC_4 Logic Functioning bit
 (42 9)  (114 57)  (114 57)  LC_4 Logic Functioning bit
 (43 9)  (115 57)  (115 57)  LC_4 Logic Functioning bit
 (46 9)  (118 57)  (118 57)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (120 57)  (120 57)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (86 58)  (86 58)  routing T_2_3.wire_logic_cluster/lc_4/out <X> T_2_3.lc_trk_g2_4
 (17 10)  (89 58)  (89 58)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 58)  (90 58)  routing T_2_3.wire_logic_cluster/lc_5/out <X> T_2_3.lc_trk_g2_5
 (26 10)  (98 58)  (98 58)  routing T_2_3.lc_trk_g0_7 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 58)  (99 58)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 58)  (100 58)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 58)  (101 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 58)  (102 58)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 58)  (103 58)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 58)  (104 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 58)  (108 58)  LC_5 Logic Functioning bit
 (37 10)  (109 58)  (109 58)  LC_5 Logic Functioning bit
 (43 10)  (115 58)  (115 58)  LC_5 Logic Functioning bit
 (47 10)  (119 58)  (119 58)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (122 58)  (122 58)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 58)  (123 58)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (89 59)  (89 59)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (94 59)  (94 59)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 59)  (96 59)  routing T_2_3.tnl_op_6 <X> T_2_3.lc_trk_g2_6
 (25 11)  (97 59)  (97 59)  routing T_2_3.tnl_op_6 <X> T_2_3.lc_trk_g2_6
 (26 11)  (98 59)  (98 59)  routing T_2_3.lc_trk_g0_7 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 59)  (101 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 59)  (108 59)  LC_5 Logic Functioning bit
 (37 11)  (109 59)  (109 59)  LC_5 Logic Functioning bit
 (42 11)  (114 59)  (114 59)  LC_5 Logic Functioning bit
 (43 11)  (115 59)  (115 59)  LC_5 Logic Functioning bit
 (46 11)  (118 59)  (118 59)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (99 60)  (99 60)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 60)  (100 60)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 60)  (101 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 60)  (102 60)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 60)  (103 60)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 60)  (104 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 60)  (106 60)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 60)  (108 60)  LC_6 Logic Functioning bit
 (38 12)  (110 60)  (110 60)  LC_6 Logic Functioning bit
 (45 12)  (117 60)  (117 60)  LC_6 Logic Functioning bit
 (50 12)  (122 60)  (122 60)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (94 61)  (94 61)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 61)  (96 61)  routing T_2_3.tnl_op_2 <X> T_2_3.lc_trk_g3_2
 (25 13)  (97 61)  (97 61)  routing T_2_3.tnl_op_2 <X> T_2_3.lc_trk_g3_2
 (26 13)  (98 61)  (98 61)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 61)  (99 61)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 61)  (101 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 61)  (102 61)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 61)  (108 61)  LC_6 Logic Functioning bit
 (39 13)  (111 61)  (111 61)  LC_6 Logic Functioning bit
 (17 14)  (89 62)  (89 62)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (90 62)  (90 62)  routing T_2_3.bnl_op_5 <X> T_2_3.lc_trk_g3_5
 (22 14)  (94 62)  (94 62)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (96 62)  (96 62)  routing T_2_3.tnl_op_7 <X> T_2_3.lc_trk_g3_7
 (25 14)  (97 62)  (97 62)  routing T_2_3.wire_logic_cluster/lc_6/out <X> T_2_3.lc_trk_g3_6
 (26 14)  (98 62)  (98 62)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 62)  (99 62)  routing T_2_3.lc_trk_g1_1 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 62)  (101 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 62)  (103 62)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 62)  (104 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 62)  (106 62)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 62)  (108 62)  LC_7 Logic Functioning bit
 (37 14)  (109 62)  (109 62)  LC_7 Logic Functioning bit
 (38 14)  (110 62)  (110 62)  LC_7 Logic Functioning bit
 (39 14)  (111 62)  (111 62)  LC_7 Logic Functioning bit
 (41 14)  (113 62)  (113 62)  LC_7 Logic Functioning bit
 (43 14)  (115 62)  (115 62)  LC_7 Logic Functioning bit
 (45 14)  (117 62)  (117 62)  LC_7 Logic Functioning bit
 (47 14)  (119 62)  (119 62)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (86 63)  (86 63)  routing T_2_3.tnl_op_4 <X> T_2_3.lc_trk_g3_4
 (15 15)  (87 63)  (87 63)  routing T_2_3.tnl_op_4 <X> T_2_3.lc_trk_g3_4
 (17 15)  (89 63)  (89 63)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (90 63)  (90 63)  routing T_2_3.bnl_op_5 <X> T_2_3.lc_trk_g3_5
 (21 15)  (93 63)  (93 63)  routing T_2_3.tnl_op_7 <X> T_2_3.lc_trk_g3_7
 (22 15)  (94 63)  (94 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 63)  (98 63)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 63)  (99 63)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 63)  (101 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (109 63)  (109 63)  LC_7 Logic Functioning bit
 (39 15)  (111 63)  (111 63)  LC_7 Logic Functioning bit
 (46 15)  (118 63)  (118 63)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_3

 (21 0)  (189 48)  (189 48)  routing T_4_3.wire_logic_cluster/lc_3/out <X> T_4_3.lc_trk_g0_3
 (22 0)  (190 48)  (190 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (194 48)  (194 48)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_0/in_0
 (28 0)  (196 48)  (196 48)  routing T_4_3.lc_trk_g2_5 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 48)  (197 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 48)  (198 48)  routing T_4_3.lc_trk_g2_5 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 48)  (199 48)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 48)  (200 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 48)  (201 48)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 48)  (202 48)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 48)  (203 48)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_0
 (26 1)  (194 49)  (194 49)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 49)  (196 49)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 49)  (197 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 49)  (200 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (201 49)  (201 49)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_0
 (39 1)  (207 49)  (207 49)  LC_0 Logic Functioning bit
 (48 1)  (216 49)  (216 49)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (168 50)  (168 50)  routing T_4_3.glb_netwk_3 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (2 2)  (170 50)  (170 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 50)  (182 50)  routing T_4_3.wire_logic_cluster/lc_4/out <X> T_4_3.lc_trk_g0_4
 (25 2)  (193 50)  (193 50)  routing T_4_3.sp12_h_l_5 <X> T_4_3.lc_trk_g0_6
 (27 2)  (195 50)  (195 50)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 50)  (196 50)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 50)  (197 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 50)  (199 50)  routing T_4_3.lc_trk_g0_4 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 50)  (200 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (204 50)  (204 50)  LC_1 Logic Functioning bit
 (37 2)  (205 50)  (205 50)  LC_1 Logic Functioning bit
 (38 2)  (206 50)  (206 50)  LC_1 Logic Functioning bit
 (39 2)  (207 50)  (207 50)  LC_1 Logic Functioning bit
 (40 2)  (208 50)  (208 50)  LC_1 Logic Functioning bit
 (41 2)  (209 50)  (209 50)  LC_1 Logic Functioning bit
 (43 2)  (211 50)  (211 50)  LC_1 Logic Functioning bit
 (45 2)  (213 50)  (213 50)  LC_1 Logic Functioning bit
 (0 3)  (168 51)  (168 51)  routing T_4_3.glb_netwk_3 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (17 3)  (185 51)  (185 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (190 51)  (190 51)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (192 51)  (192 51)  routing T_4_3.sp12_h_l_5 <X> T_4_3.lc_trk_g0_6
 (25 3)  (193 51)  (193 51)  routing T_4_3.sp12_h_l_5 <X> T_4_3.lc_trk_g0_6
 (26 3)  (194 51)  (194 51)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 51)  (195 51)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 51)  (196 51)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 51)  (197 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 51)  (200 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (201 51)  (201 51)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.input_2_1
 (34 3)  (202 51)  (202 51)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.input_2_1
 (36 3)  (204 51)  (204 51)  LC_1 Logic Functioning bit
 (38 3)  (206 51)  (206 51)  LC_1 Logic Functioning bit
 (39 3)  (207 51)  (207 51)  LC_1 Logic Functioning bit
 (40 3)  (208 51)  (208 51)  LC_1 Logic Functioning bit
 (41 3)  (209 51)  (209 51)  LC_1 Logic Functioning bit
 (27 4)  (195 52)  (195 52)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 52)  (196 52)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 52)  (197 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 52)  (200 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 52)  (201 52)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 52)  (202 52)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 52)  (204 52)  LC_2 Logic Functioning bit
 (38 4)  (206 52)  (206 52)  LC_2 Logic Functioning bit
 (43 4)  (211 52)  (211 52)  LC_2 Logic Functioning bit
 (45 4)  (213 52)  (213 52)  LC_2 Logic Functioning bit
 (17 5)  (185 53)  (185 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (194 53)  (194 53)  routing T_4_3.lc_trk_g2_2 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 53)  (196 53)  routing T_4_3.lc_trk_g2_2 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 53)  (197 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 53)  (199 53)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 53)  (200 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (201 53)  (201 53)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.input_2_2
 (34 5)  (202 53)  (202 53)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.input_2_2
 (43 5)  (211 53)  (211 53)  LC_2 Logic Functioning bit
 (5 6)  (173 54)  (173 54)  routing T_4_3.sp4_v_t_44 <X> T_4_3.sp4_h_l_38
 (17 6)  (185 54)  (185 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 54)  (186 54)  routing T_4_3.wire_logic_cluster/lc_5/out <X> T_4_3.lc_trk_g1_5
 (21 6)  (189 54)  (189 54)  routing T_4_3.wire_logic_cluster/lc_7/out <X> T_4_3.lc_trk_g1_7
 (22 6)  (190 54)  (190 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (195 54)  (195 54)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 54)  (197 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 54)  (198 54)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 54)  (200 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 54)  (201 54)  routing T_4_3.lc_trk_g2_0 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 54)  (204 54)  LC_3 Logic Functioning bit
 (45 6)  (213 54)  (213 54)  LC_3 Logic Functioning bit
 (4 7)  (172 55)  (172 55)  routing T_4_3.sp4_v_t_44 <X> T_4_3.sp4_h_l_38
 (6 7)  (174 55)  (174 55)  routing T_4_3.sp4_v_t_44 <X> T_4_3.sp4_h_l_38
 (16 7)  (184 55)  (184 55)  routing T_4_3.sp12_h_r_12 <X> T_4_3.lc_trk_g1_4
 (17 7)  (185 55)  (185 55)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (194 55)  (194 55)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 55)  (195 55)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 55)  (196 55)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 55)  (197 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 55)  (198 55)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 55)  (200 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (203 55)  (203 55)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.input_2_3
 (36 7)  (204 55)  (204 55)  LC_3 Logic Functioning bit
 (37 7)  (205 55)  (205 55)  LC_3 Logic Functioning bit
 (38 7)  (206 55)  (206 55)  LC_3 Logic Functioning bit
 (14 8)  (182 56)  (182 56)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g2_0
 (25 8)  (193 56)  (193 56)  routing T_4_3.wire_logic_cluster/lc_2/out <X> T_4_3.lc_trk_g2_2
 (26 8)  (194 56)  (194 56)  routing T_4_3.lc_trk_g0_4 <X> T_4_3.wire_logic_cluster/lc_4/in_0
 (29 8)  (197 56)  (197 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 56)  (200 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 56)  (201 56)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 56)  (202 56)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (203 56)  (203 56)  routing T_4_3.lc_trk_g0_6 <X> T_4_3.input_2_4
 (36 8)  (204 56)  (204 56)  LC_4 Logic Functioning bit
 (38 8)  (206 56)  (206 56)  LC_4 Logic Functioning bit
 (45 8)  (213 56)  (213 56)  LC_4 Logic Functioning bit
 (15 9)  (183 57)  (183 57)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g2_0
 (16 9)  (184 57)  (184 57)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g2_0
 (17 9)  (185 57)  (185 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (190 57)  (190 57)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (197 57)  (197 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 57)  (198 57)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (32 9)  (200 57)  (200 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (203 57)  (203 57)  routing T_4_3.lc_trk_g0_6 <X> T_4_3.input_2_4
 (37 9)  (205 57)  (205 57)  LC_4 Logic Functioning bit
 (38 9)  (206 57)  (206 57)  LC_4 Logic Functioning bit
 (5 10)  (173 58)  (173 58)  routing T_4_3.sp4_v_b_6 <X> T_4_3.sp4_h_l_43
 (14 10)  (182 58)  (182 58)  routing T_4_3.sp4_h_r_36 <X> T_4_3.lc_trk_g2_4
 (15 10)  (183 58)  (183 58)  routing T_4_3.sp4_h_l_24 <X> T_4_3.lc_trk_g2_5
 (16 10)  (184 58)  (184 58)  routing T_4_3.sp4_h_l_24 <X> T_4_3.lc_trk_g2_5
 (17 10)  (185 58)  (185 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (186 58)  (186 58)  routing T_4_3.sp4_h_l_24 <X> T_4_3.lc_trk_g2_5
 (25 10)  (193 58)  (193 58)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (27 10)  (195 58)  (195 58)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 58)  (197 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 58)  (198 58)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 58)  (200 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 58)  (201 58)  routing T_4_3.lc_trk_g2_0 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 58)  (204 58)  LC_5 Logic Functioning bit
 (37 10)  (205 58)  (205 58)  LC_5 Logic Functioning bit
 (38 10)  (206 58)  (206 58)  LC_5 Logic Functioning bit
 (40 10)  (208 58)  (208 58)  LC_5 Logic Functioning bit
 (41 10)  (209 58)  (209 58)  LC_5 Logic Functioning bit
 (42 10)  (210 58)  (210 58)  LC_5 Logic Functioning bit
 (43 10)  (211 58)  (211 58)  LC_5 Logic Functioning bit
 (45 10)  (213 58)  (213 58)  LC_5 Logic Functioning bit
 (48 10)  (216 58)  (216 58)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (183 59)  (183 59)  routing T_4_3.sp4_h_r_36 <X> T_4_3.lc_trk_g2_4
 (16 11)  (184 59)  (184 59)  routing T_4_3.sp4_h_r_36 <X> T_4_3.lc_trk_g2_4
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (190 59)  (190 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (191 59)  (191 59)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (24 11)  (192 59)  (192 59)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (25 11)  (193 59)  (193 59)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (26 11)  (194 59)  (194 59)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 59)  (195 59)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 59)  (196 59)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 59)  (197 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 59)  (200 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (202 59)  (202 59)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.input_2_5
 (36 11)  (204 59)  (204 59)  LC_5 Logic Functioning bit
 (40 11)  (208 59)  (208 59)  LC_5 Logic Functioning bit
 (41 11)  (209 59)  (209 59)  LC_5 Logic Functioning bit
 (42 11)  (210 59)  (210 59)  LC_5 Logic Functioning bit
 (43 11)  (211 59)  (211 59)  LC_5 Logic Functioning bit
 (14 12)  (182 60)  (182 60)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g3_0
 (17 12)  (185 60)  (185 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 60)  (186 60)  routing T_4_3.wire_logic_cluster/lc_1/out <X> T_4_3.lc_trk_g3_1
 (25 12)  (193 60)  (193 60)  routing T_4_3.sp4_h_r_34 <X> T_4_3.lc_trk_g3_2
 (26 12)  (194 60)  (194 60)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 60)  (195 60)  routing T_4_3.lc_trk_g3_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 60)  (196 60)  routing T_4_3.lc_trk_g3_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 60)  (197 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 60)  (198 60)  routing T_4_3.lc_trk_g3_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 60)  (199 60)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 60)  (200 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 60)  (201 60)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 60)  (202 60)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 60)  (203 60)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_6
 (42 12)  (210 60)  (210 60)  LC_6 Logic Functioning bit
 (51 12)  (219 60)  (219 60)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (183 61)  (183 61)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g3_0
 (16 13)  (184 61)  (184 61)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g3_0
 (17 13)  (185 61)  (185 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (190 61)  (190 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (191 61)  (191 61)  routing T_4_3.sp4_h_r_34 <X> T_4_3.lc_trk_g3_2
 (24 13)  (192 61)  (192 61)  routing T_4_3.sp4_h_r_34 <X> T_4_3.lc_trk_g3_2
 (27 13)  (195 61)  (195 61)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 61)  (196 61)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 61)  (197 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 61)  (198 61)  routing T_4_3.lc_trk_g3_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 61)  (200 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (201 61)  (201 61)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_6
 (39 13)  (207 61)  (207 61)  LC_6 Logic Functioning bit
 (12 14)  (180 62)  (180 62)  routing T_4_3.sp4_v_t_40 <X> T_4_3.sp4_h_l_46
 (14 14)  (182 62)  (182 62)  routing T_4_3.sp4_h_r_44 <X> T_4_3.lc_trk_g3_4
 (17 14)  (185 62)  (185 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (193 62)  (193 62)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g3_6
 (27 14)  (195 62)  (195 62)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 62)  (198 62)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 62)  (201 62)  routing T_4_3.lc_trk_g2_0 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 62)  (203 62)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_7
 (36 14)  (204 62)  (204 62)  LC_7 Logic Functioning bit
 (37 14)  (205 62)  (205 62)  LC_7 Logic Functioning bit
 (38 14)  (206 62)  (206 62)  LC_7 Logic Functioning bit
 (40 14)  (208 62)  (208 62)  LC_7 Logic Functioning bit
 (41 14)  (209 62)  (209 62)  LC_7 Logic Functioning bit
 (42 14)  (210 62)  (210 62)  LC_7 Logic Functioning bit
 (43 14)  (211 62)  (211 62)  LC_7 Logic Functioning bit
 (45 14)  (213 62)  (213 62)  LC_7 Logic Functioning bit
 (11 15)  (179 63)  (179 63)  routing T_4_3.sp4_v_t_40 <X> T_4_3.sp4_h_l_46
 (13 15)  (181 63)  (181 63)  routing T_4_3.sp4_v_t_40 <X> T_4_3.sp4_h_l_46
 (14 15)  (182 63)  (182 63)  routing T_4_3.sp4_h_r_44 <X> T_4_3.lc_trk_g3_4
 (15 15)  (183 63)  (183 63)  routing T_4_3.sp4_h_r_44 <X> T_4_3.lc_trk_g3_4
 (16 15)  (184 63)  (184 63)  routing T_4_3.sp4_h_r_44 <X> T_4_3.lc_trk_g3_4
 (17 15)  (185 63)  (185 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (190 63)  (190 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (191 63)  (191 63)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g3_6
 (24 15)  (192 63)  (192 63)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g3_6
 (25 15)  (193 63)  (193 63)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g3_6
 (26 15)  (194 63)  (194 63)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 63)  (195 63)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 63)  (196 63)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 63)  (197 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 63)  (198 63)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (202 63)  (202 63)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_7
 (36 15)  (204 63)  (204 63)  LC_7 Logic Functioning bit
 (40 15)  (208 63)  (208 63)  LC_7 Logic Functioning bit
 (41 15)  (209 63)  (209 63)  LC_7 Logic Functioning bit
 (42 15)  (210 63)  (210 63)  LC_7 Logic Functioning bit
 (43 15)  (211 63)  (211 63)  LC_7 Logic Functioning bit


LogicTile_5_3

 (17 0)  (239 48)  (239 48)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (240 48)  (240 48)  routing T_5_3.wire_logic_cluster/lc_1/out <X> T_5_3.lc_trk_g0_1
 (21 0)  (243 48)  (243 48)  routing T_5_3.wire_logic_cluster/lc_3/out <X> T_5_3.lc_trk_g0_3
 (22 0)  (244 48)  (244 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (248 48)  (248 48)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 48)  (249 48)  routing T_5_3.lc_trk_g3_0 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 48)  (250 48)  routing T_5_3.lc_trk_g3_0 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 48)  (251 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 48)  (253 48)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 48)  (254 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 48)  (255 48)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 48)  (257 48)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.input_2_0
 (36 0)  (258 48)  (258 48)  LC_0 Logic Functioning bit
 (37 0)  (259 48)  (259 48)  LC_0 Logic Functioning bit
 (38 0)  (260 48)  (260 48)  LC_0 Logic Functioning bit
 (40 0)  (262 48)  (262 48)  LC_0 Logic Functioning bit
 (41 0)  (263 48)  (263 48)  LC_0 Logic Functioning bit
 (42 0)  (264 48)  (264 48)  LC_0 Logic Functioning bit
 (43 0)  (265 48)  (265 48)  LC_0 Logic Functioning bit
 (45 0)  (267 48)  (267 48)  LC_0 Logic Functioning bit
 (26 1)  (248 49)  (248 49)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 49)  (249 49)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 49)  (250 49)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 49)  (251 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 49)  (254 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (256 49)  (256 49)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.input_2_0
 (36 1)  (258 49)  (258 49)  LC_0 Logic Functioning bit
 (40 1)  (262 49)  (262 49)  LC_0 Logic Functioning bit
 (41 1)  (263 49)  (263 49)  LC_0 Logic Functioning bit
 (42 1)  (264 49)  (264 49)  LC_0 Logic Functioning bit
 (43 1)  (265 49)  (265 49)  LC_0 Logic Functioning bit
 (0 2)  (222 50)  (222 50)  routing T_5_3.glb_netwk_3 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 50)  (250 50)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 50)  (252 50)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 50)  (253 50)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 50)  (255 50)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 50)  (256 50)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 50)  (258 50)  LC_1 Logic Functioning bit
 (37 2)  (259 50)  (259 50)  LC_1 Logic Functioning bit
 (38 2)  (260 50)  (260 50)  LC_1 Logic Functioning bit
 (39 2)  (261 50)  (261 50)  LC_1 Logic Functioning bit
 (40 2)  (262 50)  (262 50)  LC_1 Logic Functioning bit
 (42 2)  (264 50)  (264 50)  LC_1 Logic Functioning bit
 (43 2)  (265 50)  (265 50)  LC_1 Logic Functioning bit
 (45 2)  (267 50)  (267 50)  LC_1 Logic Functioning bit
 (0 3)  (222 51)  (222 51)  routing T_5_3.glb_netwk_3 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (29 3)  (251 51)  (251 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 51)  (253 51)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 51)  (254 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (256 51)  (256 51)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.input_2_1
 (35 3)  (257 51)  (257 51)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.input_2_1
 (37 3)  (259 51)  (259 51)  LC_1 Logic Functioning bit
 (39 3)  (261 51)  (261 51)  LC_1 Logic Functioning bit
 (40 3)  (262 51)  (262 51)  LC_1 Logic Functioning bit
 (42 3)  (264 51)  (264 51)  LC_1 Logic Functioning bit
 (43 3)  (265 51)  (265 51)  LC_1 Logic Functioning bit
 (25 4)  (247 52)  (247 52)  routing T_5_3.lft_op_2 <X> T_5_3.lc_trk_g1_2
 (26 4)  (248 52)  (248 52)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 52)  (249 52)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 52)  (250 52)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 52)  (251 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 52)  (255 52)  routing T_5_3.lc_trk_g3_0 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 52)  (256 52)  routing T_5_3.lc_trk_g3_0 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (257 52)  (257 52)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.input_2_2
 (36 4)  (258 52)  (258 52)  LC_2 Logic Functioning bit
 (37 4)  (259 52)  (259 52)  LC_2 Logic Functioning bit
 (43 4)  (265 52)  (265 52)  LC_2 Logic Functioning bit
 (45 4)  (267 52)  (267 52)  LC_2 Logic Functioning bit
 (22 5)  (244 53)  (244 53)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (246 53)  (246 53)  routing T_5_3.lft_op_2 <X> T_5_3.lc_trk_g1_2
 (26 5)  (248 53)  (248 53)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 53)  (249 53)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 53)  (250 53)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 53)  (251 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 53)  (252 53)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 53)  (254 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (255 53)  (255 53)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.input_2_2
 (34 5)  (256 53)  (256 53)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.input_2_2
 (36 5)  (258 53)  (258 53)  LC_2 Logic Functioning bit
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 54)  (240 54)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g1_5
 (27 6)  (249 54)  (249 54)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 54)  (250 54)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 54)  (252 54)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 54)  (253 54)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 54)  (255 54)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 54)  (256 54)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 54)  (258 54)  LC_3 Logic Functioning bit
 (38 6)  (260 54)  (260 54)  LC_3 Logic Functioning bit
 (43 6)  (265 54)  (265 54)  LC_3 Logic Functioning bit
 (45 6)  (267 54)  (267 54)  LC_3 Logic Functioning bit
 (26 7)  (248 55)  (248 55)  routing T_5_3.lc_trk_g0_3 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 55)  (251 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 55)  (253 55)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 55)  (254 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (255 55)  (255 55)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.input_2_3
 (34 7)  (256 55)  (256 55)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.input_2_3
 (35 7)  (257 55)  (257 55)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.input_2_3
 (43 7)  (265 55)  (265 55)  LC_3 Logic Functioning bit
 (51 7)  (273 55)  (273 55)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 10)  (233 58)  (233 58)  routing T_5_3.sp4_h_l_38 <X> T_5_3.sp4_v_t_45
 (15 10)  (237 58)  (237 58)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g2_5
 (16 10)  (238 58)  (238 58)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g2_5
 (17 10)  (239 58)  (239 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (240 58)  (240 58)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g2_5
 (21 10)  (243 58)  (243 58)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g2_7
 (22 10)  (244 58)  (244 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (245 58)  (245 58)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g2_7
 (24 10)  (246 58)  (246 58)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g2_7
 (27 10)  (249 58)  (249 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 58)  (251 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 58)  (252 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 58)  (253 58)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 58)  (255 58)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 58)  (256 58)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 58)  (257 58)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.input_2_5
 (36 10)  (258 58)  (258 58)  LC_5 Logic Functioning bit
 (38 10)  (260 58)  (260 58)  LC_5 Logic Functioning bit
 (45 10)  (267 58)  (267 58)  LC_5 Logic Functioning bit
 (18 11)  (240 59)  (240 59)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g2_5
 (21 11)  (243 59)  (243 59)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g2_7
 (29 11)  (251 59)  (251 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 59)  (254 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (255 59)  (255 59)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.input_2_5
 (35 11)  (257 59)  (257 59)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.input_2_5
 (36 11)  (258 59)  (258 59)  LC_5 Logic Functioning bit
 (39 11)  (261 59)  (261 59)  LC_5 Logic Functioning bit
 (14 12)  (236 60)  (236 60)  routing T_5_3.wire_logic_cluster/lc_0/out <X> T_5_3.lc_trk_g3_0
 (25 12)  (247 60)  (247 60)  routing T_5_3.wire_logic_cluster/lc_2/out <X> T_5_3.lc_trk_g3_2
 (17 13)  (239 61)  (239 61)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (244 61)  (244 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (237 62)  (237 62)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g3_5
 (16 14)  (238 62)  (238 62)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g3_5
 (17 14)  (239 62)  (239 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (240 62)  (240 62)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g3_5
 (21 14)  (243 62)  (243 62)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (22 14)  (244 62)  (244 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (245 62)  (245 62)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (24 14)  (246 62)  (246 62)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (18 15)  (240 63)  (240 63)  routing T_5_3.sp4_h_r_45 <X> T_5_3.lc_trk_g3_5
 (21 15)  (243 63)  (243 63)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_3

 (3 15)  (541 63)  (541 63)  routing T_11_3.sp12_h_l_22 <X> T_11_3.sp12_v_t_22


IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (16 0)  (1 32)  (1 32)  IOB_0 IO Functioning bit
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (4 2)  (13 34)  (13 34)  routing T_0_2.logic_op_tnr_2 <X> T_0_2.lc_trk_g0_2
 (7 3)  (10 35)  (10 35)  Enable bit of Mux _local_links/g0_mux_2 => logic_op_tnr_2 lc_trk_g0_2
 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (16 4)  (1 36)  (1 36)  IOB_0 IO Functioning bit
 (12 5)  (5 37)  (5 37)  routing T_0_2.lc_trk_g0_2 <X> T_0_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 37)  (4 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_1_2

 (17 0)  (35 32)  (35 32)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 32)  (36 32)  routing T_1_2.bnr_op_1 <X> T_1_2.lc_trk_g0_1
 (21 0)  (39 32)  (39 32)  routing T_1_2.wire_logic_cluster/lc_3/out <X> T_1_2.lc_trk_g0_3
 (22 0)  (40 32)  (40 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (47 32)  (47 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (54 32)  (54 32)  LC_0 Logic Functioning bit
 (38 0)  (56 32)  (56 32)  LC_0 Logic Functioning bit
 (41 0)  (59 32)  (59 32)  LC_0 Logic Functioning bit
 (43 0)  (61 32)  (61 32)  LC_0 Logic Functioning bit
 (18 1)  (36 33)  (36 33)  routing T_1_2.bnr_op_1 <X> T_1_2.lc_trk_g0_1
 (22 1)  (40 33)  (40 33)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 33)  (42 33)  routing T_1_2.bot_op_2 <X> T_1_2.lc_trk_g0_2
 (27 1)  (45 33)  (45 33)  routing T_1_2.lc_trk_g1_1 <X> T_1_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 33)  (47 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (0 2)  (18 34)  (18 34)  routing T_1_2.glb_netwk_3 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (2 2)  (20 34)  (20 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 34)  (33 34)  routing T_1_2.bot_op_5 <X> T_1_2.lc_trk_g0_5
 (17 2)  (35 34)  (35 34)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (39 34)  (39 34)  routing T_1_2.wire_logic_cluster/lc_7/out <X> T_1_2.lc_trk_g0_7
 (22 2)  (40 34)  (40 34)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (43 34)  (43 34)  routing T_1_2.bnr_op_6 <X> T_1_2.lc_trk_g0_6
 (26 2)  (44 34)  (44 34)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_1/in_0
 (31 2)  (49 34)  (49 34)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 34)  (50 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 34)  (51 34)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 34)  (52 34)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (39 2)  (57 34)  (57 34)  LC_1 Logic Functioning bit
 (41 2)  (59 34)  (59 34)  LC_1 Logic Functioning bit
 (43 2)  (61 34)  (61 34)  LC_1 Logic Functioning bit
 (0 3)  (18 35)  (18 35)  routing T_1_2.glb_netwk_3 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (22 3)  (40 35)  (40 35)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 35)  (43 35)  routing T_1_2.bnr_op_6 <X> T_1_2.lc_trk_g0_6
 (28 3)  (46 35)  (46 35)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 35)  (47 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 35)  (50 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 35)  (51 35)  routing T_1_2.lc_trk_g2_1 <X> T_1_2.input_2_1
 (38 3)  (56 35)  (56 35)  LC_1 Logic Functioning bit
 (40 3)  (58 35)  (58 35)  LC_1 Logic Functioning bit
 (42 3)  (60 35)  (60 35)  LC_1 Logic Functioning bit
 (14 4)  (32 36)  (32 36)  routing T_1_2.sp4_h_l_5 <X> T_1_2.lc_trk_g1_0
 (15 4)  (33 36)  (33 36)  routing T_1_2.bot_op_1 <X> T_1_2.lc_trk_g1_1
 (17 4)  (35 36)  (35 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (40 36)  (40 36)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 36)  (42 36)  routing T_1_2.top_op_3 <X> T_1_2.lc_trk_g1_3
 (27 4)  (45 36)  (45 36)  routing T_1_2.lc_trk_g1_0 <X> T_1_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 36)  (47 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 36)  (49 36)  routing T_1_2.lc_trk_g2_7 <X> T_1_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 36)  (50 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 36)  (51 36)  routing T_1_2.lc_trk_g2_7 <X> T_1_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 36)  (54 36)  LC_2 Logic Functioning bit
 (38 4)  (56 36)  (56 36)  LC_2 Logic Functioning bit
 (41 4)  (59 36)  (59 36)  LC_2 Logic Functioning bit
 (50 4)  (68 36)  (68 36)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (70 36)  (70 36)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (32 37)  (32 37)  routing T_1_2.sp4_h_l_5 <X> T_1_2.lc_trk_g1_0
 (15 5)  (33 37)  (33 37)  routing T_1_2.sp4_h_l_5 <X> T_1_2.lc_trk_g1_0
 (16 5)  (34 37)  (34 37)  routing T_1_2.sp4_h_l_5 <X> T_1_2.lc_trk_g1_0
 (17 5)  (35 37)  (35 37)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (39 37)  (39 37)  routing T_1_2.top_op_3 <X> T_1_2.lc_trk_g1_3
 (31 5)  (49 37)  (49 37)  routing T_1_2.lc_trk_g2_7 <X> T_1_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 37)  (54 37)  LC_2 Logic Functioning bit
 (38 5)  (56 37)  (56 37)  LC_2 Logic Functioning bit
 (41 5)  (59 37)  (59 37)  LC_2 Logic Functioning bit
 (27 6)  (45 38)  (45 38)  routing T_1_2.lc_trk_g1_3 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 38)  (47 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 38)  (49 38)  routing T_1_2.lc_trk_g2_4 <X> T_1_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 38)  (50 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 38)  (51 38)  routing T_1_2.lc_trk_g2_4 <X> T_1_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 38)  (54 38)  LC_3 Logic Functioning bit
 (38 6)  (56 38)  (56 38)  LC_3 Logic Functioning bit
 (45 6)  (63 38)  (63 38)  LC_3 Logic Functioning bit
 (26 7)  (44 39)  (44 39)  routing T_1_2.lc_trk_g0_3 <X> T_1_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 39)  (47 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 39)  (48 39)  routing T_1_2.lc_trk_g1_3 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 39)  (50 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 39)  (51 39)  routing T_1_2.lc_trk_g3_2 <X> T_1_2.input_2_3
 (34 7)  (52 39)  (52 39)  routing T_1_2.lc_trk_g3_2 <X> T_1_2.input_2_3
 (35 7)  (53 39)  (53 39)  routing T_1_2.lc_trk_g3_2 <X> T_1_2.input_2_3
 (37 7)  (55 39)  (55 39)  LC_3 Logic Functioning bit
 (38 7)  (56 39)  (56 39)  LC_3 Logic Functioning bit
 (17 8)  (35 40)  (35 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (43 40)  (43 40)  routing T_1_2.sp12_v_t_1 <X> T_1_2.lc_trk_g2_2
 (28 8)  (46 40)  (46 40)  routing T_1_2.lc_trk_g2_1 <X> T_1_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 40)  (47 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 40)  (49 40)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 40)  (50 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 40)  (51 40)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 40)  (54 40)  LC_4 Logic Functioning bit
 (38 8)  (56 40)  (56 40)  LC_4 Logic Functioning bit
 (18 9)  (36 41)  (36 41)  routing T_1_2.sp4_r_v_b_33 <X> T_1_2.lc_trk_g2_1
 (22 9)  (40 41)  (40 41)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (42 41)  (42 41)  routing T_1_2.sp12_v_t_1 <X> T_1_2.lc_trk_g2_2
 (25 9)  (43 41)  (43 41)  routing T_1_2.sp12_v_t_1 <X> T_1_2.lc_trk_g2_2
 (36 9)  (54 41)  (54 41)  LC_4 Logic Functioning bit
 (38 9)  (56 41)  (56 41)  LC_4 Logic Functioning bit
 (17 10)  (35 42)  (35 42)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (40 42)  (40 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (44 42)  (44 42)  routing T_1_2.lc_trk_g0_5 <X> T_1_2.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 42)  (47 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 42)  (49 42)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 42)  (50 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 42)  (54 42)  LC_5 Logic Functioning bit
 (38 10)  (56 42)  (56 42)  LC_5 Logic Functioning bit
 (39 10)  (57 42)  (57 42)  LC_5 Logic Functioning bit
 (40 10)  (58 42)  (58 42)  LC_5 Logic Functioning bit
 (41 10)  (59 42)  (59 42)  LC_5 Logic Functioning bit
 (42 10)  (60 42)  (60 42)  LC_5 Logic Functioning bit
 (43 10)  (61 42)  (61 42)  LC_5 Logic Functioning bit
 (50 10)  (68 42)  (68 42)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (33 43)  (33 43)  routing T_1_2.tnr_op_4 <X> T_1_2.lc_trk_g2_4
 (17 11)  (35 43)  (35 43)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (36 43)  (36 43)  routing T_1_2.sp4_r_v_b_37 <X> T_1_2.lc_trk_g2_5
 (21 11)  (39 43)  (39 43)  routing T_1_2.sp4_r_v_b_39 <X> T_1_2.lc_trk_g2_7
 (29 11)  (47 43)  (47 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 43)  (48 43)  routing T_1_2.lc_trk_g0_2 <X> T_1_2.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 43)  (49 43)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 43)  (54 43)  LC_5 Logic Functioning bit
 (37 11)  (55 43)  (55 43)  LC_5 Logic Functioning bit
 (38 11)  (56 43)  (56 43)  LC_5 Logic Functioning bit
 (39 11)  (57 43)  (57 43)  LC_5 Logic Functioning bit
 (40 11)  (58 43)  (58 43)  LC_5 Logic Functioning bit
 (41 11)  (59 43)  (59 43)  LC_5 Logic Functioning bit
 (42 11)  (60 43)  (60 43)  LC_5 Logic Functioning bit
 (43 11)  (61 43)  (61 43)  LC_5 Logic Functioning bit
 (25 12)  (43 44)  (43 44)  routing T_1_2.sp12_v_t_1 <X> T_1_2.lc_trk_g3_2
 (26 12)  (44 44)  (44 44)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 44)  (46 44)  routing T_1_2.lc_trk_g2_1 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 44)  (47 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 44)  (49 44)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 44)  (50 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 44)  (51 44)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 44)  (54 44)  LC_6 Logic Functioning bit
 (37 12)  (55 44)  (55 44)  LC_6 Logic Functioning bit
 (38 12)  (56 44)  (56 44)  LC_6 Logic Functioning bit
 (39 12)  (57 44)  (57 44)  LC_6 Logic Functioning bit
 (41 12)  (59 44)  (59 44)  LC_6 Logic Functioning bit
 (43 12)  (61 44)  (61 44)  LC_6 Logic Functioning bit
 (22 13)  (40 45)  (40 45)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (42 45)  (42 45)  routing T_1_2.sp12_v_t_1 <X> T_1_2.lc_trk_g3_2
 (25 13)  (43 45)  (43 45)  routing T_1_2.sp12_v_t_1 <X> T_1_2.lc_trk_g3_2
 (27 13)  (45 45)  (45 45)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 45)  (46 45)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 45)  (47 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 45)  (54 45)  LC_6 Logic Functioning bit
 (37 13)  (55 45)  (55 45)  LC_6 Logic Functioning bit
 (38 13)  (56 45)  (56 45)  LC_6 Logic Functioning bit
 (39 13)  (57 45)  (57 45)  LC_6 Logic Functioning bit
 (40 13)  (58 45)  (58 45)  LC_6 Logic Functioning bit
 (41 13)  (59 45)  (59 45)  LC_6 Logic Functioning bit
 (42 13)  (60 45)  (60 45)  LC_6 Logic Functioning bit
 (43 13)  (61 45)  (61 45)  LC_6 Logic Functioning bit
 (17 14)  (35 46)  (35 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (46 46)  (46 46)  routing T_1_2.lc_trk_g2_4 <X> T_1_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 46)  (47 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 46)  (48 46)  routing T_1_2.lc_trk_g2_4 <X> T_1_2.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 46)  (50 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 46)  (51 46)  routing T_1_2.lc_trk_g2_2 <X> T_1_2.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 46)  (53 46)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.input_2_7
 (36 14)  (54 46)  (54 46)  LC_7 Logic Functioning bit
 (41 14)  (59 46)  (59 46)  LC_7 Logic Functioning bit
 (43 14)  (61 46)  (61 46)  LC_7 Logic Functioning bit
 (45 14)  (63 46)  (63 46)  LC_7 Logic Functioning bit
 (18 15)  (36 47)  (36 47)  routing T_1_2.sp4_r_v_b_45 <X> T_1_2.lc_trk_g3_5
 (26 15)  (44 47)  (44 47)  routing T_1_2.lc_trk_g0_3 <X> T_1_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 47)  (47 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 47)  (49 47)  routing T_1_2.lc_trk_g2_2 <X> T_1_2.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 47)  (50 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (53 47)  (53 47)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.input_2_7
 (36 15)  (54 47)  (54 47)  LC_7 Logic Functioning bit


LogicTile_2_2

 (8 0)  (80 32)  (80 32)  routing T_2_2.sp4_v_b_7 <X> T_2_2.sp4_h_r_1
 (9 0)  (81 32)  (81 32)  routing T_2_2.sp4_v_b_7 <X> T_2_2.sp4_h_r_1
 (10 0)  (82 32)  (82 32)  routing T_2_2.sp4_v_b_7 <X> T_2_2.sp4_h_r_1
 (15 0)  (87 32)  (87 32)  routing T_2_2.bot_op_1 <X> T_2_2.lc_trk_g0_1
 (17 0)  (89 32)  (89 32)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (93 32)  (93 32)  routing T_2_2.sp4_h_r_11 <X> T_2_2.lc_trk_g0_3
 (22 0)  (94 32)  (94 32)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 32)  (95 32)  routing T_2_2.sp4_h_r_11 <X> T_2_2.lc_trk_g0_3
 (24 0)  (96 32)  (96 32)  routing T_2_2.sp4_h_r_11 <X> T_2_2.lc_trk_g0_3
 (25 0)  (97 32)  (97 32)  routing T_2_2.sp4_h_r_10 <X> T_2_2.lc_trk_g0_2
 (28 0)  (100 32)  (100 32)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 32)  (101 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 32)  (102 32)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 32)  (103 32)  routing T_2_2.lc_trk_g2_5 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 32)  (104 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 32)  (105 32)  routing T_2_2.lc_trk_g2_5 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 32)  (108 32)  LC_0 Logic Functioning bit
 (37 0)  (109 32)  (109 32)  LC_0 Logic Functioning bit
 (38 0)  (110 32)  (110 32)  LC_0 Logic Functioning bit
 (39 0)  (111 32)  (111 32)  LC_0 Logic Functioning bit
 (41 0)  (113 32)  (113 32)  LC_0 Logic Functioning bit
 (43 0)  (115 32)  (115 32)  LC_0 Logic Functioning bit
 (22 1)  (94 33)  (94 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 33)  (95 33)  routing T_2_2.sp4_h_r_10 <X> T_2_2.lc_trk_g0_2
 (24 1)  (96 33)  (96 33)  routing T_2_2.sp4_h_r_10 <X> T_2_2.lc_trk_g0_2
 (27 1)  (99 33)  (99 33)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 33)  (100 33)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 33)  (101 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 33)  (102 33)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (36 1)  (108 33)  (108 33)  LC_0 Logic Functioning bit
 (37 1)  (109 33)  (109 33)  LC_0 Logic Functioning bit
 (38 1)  (110 33)  (110 33)  LC_0 Logic Functioning bit
 (39 1)  (111 33)  (111 33)  LC_0 Logic Functioning bit
 (40 1)  (112 33)  (112 33)  LC_0 Logic Functioning bit
 (41 1)  (113 33)  (113 33)  LC_0 Logic Functioning bit
 (42 1)  (114 33)  (114 33)  LC_0 Logic Functioning bit
 (43 1)  (115 33)  (115 33)  LC_0 Logic Functioning bit
 (0 2)  (72 34)  (72 34)  routing T_2_2.glb_netwk_3 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (2 2)  (74 34)  (74 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (89 34)  (89 34)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 34)  (90 34)  routing T_2_2.wire_logic_cluster/lc_5/out <X> T_2_2.lc_trk_g0_5
 (21 2)  (93 34)  (93 34)  routing T_2_2.lft_op_7 <X> T_2_2.lc_trk_g0_7
 (22 2)  (94 34)  (94 34)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 34)  (96 34)  routing T_2_2.lft_op_7 <X> T_2_2.lc_trk_g0_7
 (29 2)  (101 34)  (101 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 34)  (103 34)  routing T_2_2.lc_trk_g3_5 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 34)  (104 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 34)  (105 34)  routing T_2_2.lc_trk_g3_5 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 34)  (106 34)  routing T_2_2.lc_trk_g3_5 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 34)  (108 34)  LC_1 Logic Functioning bit
 (38 2)  (110 34)  (110 34)  LC_1 Logic Functioning bit
 (41 2)  (113 34)  (113 34)  LC_1 Logic Functioning bit
 (43 2)  (115 34)  (115 34)  LC_1 Logic Functioning bit
 (50 2)  (122 34)  (122 34)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 35)  (72 35)  routing T_2_2.glb_netwk_3 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (14 3)  (86 35)  (86 35)  routing T_2_2.top_op_4 <X> T_2_2.lc_trk_g0_4
 (15 3)  (87 35)  (87 35)  routing T_2_2.top_op_4 <X> T_2_2.lc_trk_g0_4
 (17 3)  (89 35)  (89 35)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (98 35)  (98 35)  routing T_2_2.lc_trk_g0_3 <X> T_2_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 35)  (101 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 35)  (102 35)  routing T_2_2.lc_trk_g0_2 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (37 3)  (109 35)  (109 35)  LC_1 Logic Functioning bit
 (38 3)  (110 35)  (110 35)  LC_1 Logic Functioning bit
 (40 3)  (112 35)  (112 35)  LC_1 Logic Functioning bit
 (42 3)  (114 35)  (114 35)  LC_1 Logic Functioning bit
 (21 4)  (93 36)  (93 36)  routing T_2_2.wire_logic_cluster/lc_3/out <X> T_2_2.lc_trk_g1_3
 (22 4)  (94 36)  (94 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 36)  (98 36)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 36)  (99 36)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 36)  (100 36)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 36)  (101 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 36)  (103 36)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 36)  (104 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 36)  (106 36)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 36)  (107 36)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.input_2_2
 (36 4)  (108 36)  (108 36)  LC_2 Logic Functioning bit
 (37 4)  (109 36)  (109 36)  LC_2 Logic Functioning bit
 (38 4)  (110 36)  (110 36)  LC_2 Logic Functioning bit
 (40 4)  (112 36)  (112 36)  LC_2 Logic Functioning bit
 (41 4)  (113 36)  (113 36)  LC_2 Logic Functioning bit
 (42 4)  (114 36)  (114 36)  LC_2 Logic Functioning bit
 (43 4)  (115 36)  (115 36)  LC_2 Logic Functioning bit
 (45 4)  (117 36)  (117 36)  LC_2 Logic Functioning bit
 (27 5)  (99 37)  (99 37)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 37)  (101 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 37)  (102 37)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 37)  (104 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 37)  (106 37)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.input_2_2
 (35 5)  (107 37)  (107 37)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.input_2_2
 (36 5)  (108 37)  (108 37)  LC_2 Logic Functioning bit
 (40 5)  (112 37)  (112 37)  LC_2 Logic Functioning bit
 (41 5)  (113 37)  (113 37)  LC_2 Logic Functioning bit
 (42 5)  (114 37)  (114 37)  LC_2 Logic Functioning bit
 (43 5)  (115 37)  (115 37)  LC_2 Logic Functioning bit
 (15 6)  (87 38)  (87 38)  routing T_2_2.top_op_5 <X> T_2_2.lc_trk_g1_5
 (17 6)  (89 38)  (89 38)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (93 38)  (93 38)  routing T_2_2.wire_logic_cluster/lc_7/out <X> T_2_2.lc_trk_g1_7
 (22 6)  (94 38)  (94 38)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (98 38)  (98 38)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 38)  (99 38)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 38)  (101 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 38)  (102 38)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 38)  (104 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 38)  (106 38)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 38)  (107 38)  routing T_2_2.lc_trk_g0_7 <X> T_2_2.input_2_3
 (36 6)  (108 38)  (108 38)  LC_3 Logic Functioning bit
 (37 6)  (109 38)  (109 38)  LC_3 Logic Functioning bit
 (38 6)  (110 38)  (110 38)  LC_3 Logic Functioning bit
 (39 6)  (111 38)  (111 38)  LC_3 Logic Functioning bit
 (40 6)  (112 38)  (112 38)  LC_3 Logic Functioning bit
 (42 6)  (114 38)  (114 38)  LC_3 Logic Functioning bit
 (45 6)  (117 38)  (117 38)  LC_3 Logic Functioning bit
 (14 7)  (86 39)  (86 39)  routing T_2_2.top_op_4 <X> T_2_2.lc_trk_g1_4
 (15 7)  (87 39)  (87 39)  routing T_2_2.top_op_4 <X> T_2_2.lc_trk_g1_4
 (17 7)  (89 39)  (89 39)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (90 39)  (90 39)  routing T_2_2.top_op_5 <X> T_2_2.lc_trk_g1_5
 (27 7)  (99 39)  (99 39)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 39)  (101 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 39)  (103 39)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 39)  (104 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (107 39)  (107 39)  routing T_2_2.lc_trk_g0_7 <X> T_2_2.input_2_3
 (36 7)  (108 39)  (108 39)  LC_3 Logic Functioning bit
 (37 7)  (109 39)  (109 39)  LC_3 Logic Functioning bit
 (38 7)  (110 39)  (110 39)  LC_3 Logic Functioning bit
 (41 7)  (113 39)  (113 39)  LC_3 Logic Functioning bit
 (42 7)  (114 39)  (114 39)  LC_3 Logic Functioning bit
 (43 7)  (115 39)  (115 39)  LC_3 Logic Functioning bit
 (48 7)  (120 39)  (120 39)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (83 40)  (83 40)  routing T_2_2.sp4_v_t_40 <X> T_2_2.sp4_v_b_8
 (17 8)  (89 40)  (89 40)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 40)  (90 40)  routing T_2_2.bnl_op_1 <X> T_2_2.lc_trk_g2_1
 (29 8)  (101 40)  (101 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 40)  (104 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 40)  (105 40)  routing T_2_2.lc_trk_g2_1 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 40)  (108 40)  LC_4 Logic Functioning bit
 (37 8)  (109 40)  (109 40)  LC_4 Logic Functioning bit
 (38 8)  (110 40)  (110 40)  LC_4 Logic Functioning bit
 (39 8)  (111 40)  (111 40)  LC_4 Logic Functioning bit
 (41 8)  (113 40)  (113 40)  LC_4 Logic Functioning bit
 (43 8)  (115 40)  (115 40)  LC_4 Logic Functioning bit
 (12 9)  (84 41)  (84 41)  routing T_2_2.sp4_v_t_40 <X> T_2_2.sp4_v_b_8
 (18 9)  (90 41)  (90 41)  routing T_2_2.bnl_op_1 <X> T_2_2.lc_trk_g2_1
 (36 9)  (108 41)  (108 41)  LC_4 Logic Functioning bit
 (37 9)  (109 41)  (109 41)  LC_4 Logic Functioning bit
 (38 9)  (110 41)  (110 41)  LC_4 Logic Functioning bit
 (39 9)  (111 41)  (111 41)  LC_4 Logic Functioning bit
 (41 9)  (113 41)  (113 41)  LC_4 Logic Functioning bit
 (43 9)  (115 41)  (115 41)  LC_4 Logic Functioning bit
 (16 10)  (88 42)  (88 42)  routing T_2_2.sp4_v_b_37 <X> T_2_2.lc_trk_g2_5
 (17 10)  (89 42)  (89 42)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 42)  (90 42)  routing T_2_2.sp4_v_b_37 <X> T_2_2.lc_trk_g2_5
 (21 10)  (93 42)  (93 42)  routing T_2_2.sp4_v_t_26 <X> T_2_2.lc_trk_g2_7
 (22 10)  (94 42)  (94 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 42)  (95 42)  routing T_2_2.sp4_v_t_26 <X> T_2_2.lc_trk_g2_7
 (26 10)  (98 42)  (98 42)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 42)  (100 42)  routing T_2_2.lc_trk_g2_4 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 42)  (101 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 42)  (102 42)  routing T_2_2.lc_trk_g2_4 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 42)  (103 42)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 42)  (104 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 42)  (106 42)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 42)  (107 42)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.input_2_5
 (36 10)  (108 42)  (108 42)  LC_5 Logic Functioning bit
 (41 10)  (113 42)  (113 42)  LC_5 Logic Functioning bit
 (43 10)  (115 42)  (115 42)  LC_5 Logic Functioning bit
 (45 10)  (117 42)  (117 42)  LC_5 Logic Functioning bit
 (14 11)  (86 43)  (86 43)  routing T_2_2.tnl_op_4 <X> T_2_2.lc_trk_g2_4
 (15 11)  (87 43)  (87 43)  routing T_2_2.tnl_op_4 <X> T_2_2.lc_trk_g2_4
 (17 11)  (89 43)  (89 43)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (90 43)  (90 43)  routing T_2_2.sp4_v_b_37 <X> T_2_2.lc_trk_g2_5
 (21 11)  (93 43)  (93 43)  routing T_2_2.sp4_v_t_26 <X> T_2_2.lc_trk_g2_7
 (27 11)  (99 43)  (99 43)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 43)  (101 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 43)  (104 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (109 43)  (109 43)  LC_5 Logic Functioning bit
 (16 12)  (88 44)  (88 44)  routing T_2_2.sp4_v_b_33 <X> T_2_2.lc_trk_g3_1
 (17 12)  (89 44)  (89 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (90 44)  (90 44)  routing T_2_2.sp4_v_b_33 <X> T_2_2.lc_trk_g3_1
 (25 12)  (97 44)  (97 44)  routing T_2_2.wire_logic_cluster/lc_2/out <X> T_2_2.lc_trk_g3_2
 (26 12)  (98 44)  (98 44)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 44)  (99 44)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 44)  (100 44)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 44)  (101 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 44)  (102 44)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 44)  (103 44)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 44)  (104 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (107 44)  (107 44)  routing T_2_2.lc_trk_g0_4 <X> T_2_2.input_2_6
 (36 12)  (108 44)  (108 44)  LC_6 Logic Functioning bit
 (37 12)  (109 44)  (109 44)  LC_6 Logic Functioning bit
 (43 12)  (115 44)  (115 44)  LC_6 Logic Functioning bit
 (45 12)  (117 44)  (117 44)  LC_6 Logic Functioning bit
 (8 13)  (80 45)  (80 45)  routing T_2_2.sp4_h_r_10 <X> T_2_2.sp4_v_b_10
 (18 13)  (90 45)  (90 45)  routing T_2_2.sp4_v_b_33 <X> T_2_2.lc_trk_g3_1
 (22 13)  (94 45)  (94 45)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (99 45)  (99 45)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 45)  (101 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 45)  (102 45)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 45)  (104 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (108 45)  (108 45)  LC_6 Logic Functioning bit
 (15 14)  (87 46)  (87 46)  routing T_2_2.sp4_v_t_32 <X> T_2_2.lc_trk_g3_5
 (16 14)  (88 46)  (88 46)  routing T_2_2.sp4_v_t_32 <X> T_2_2.lc_trk_g3_5
 (17 14)  (89 46)  (89 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (97 46)  (97 46)  routing T_2_2.wire_logic_cluster/lc_6/out <X> T_2_2.lc_trk_g3_6
 (26 14)  (98 46)  (98 46)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 46)  (99 46)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 46)  (101 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 46)  (102 46)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 46)  (103 46)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 46)  (104 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 46)  (106 46)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 46)  (107 46)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.input_2_7
 (36 14)  (108 46)  (108 46)  LC_7 Logic Functioning bit
 (37 14)  (109 46)  (109 46)  LC_7 Logic Functioning bit
 (38 14)  (110 46)  (110 46)  LC_7 Logic Functioning bit
 (39 14)  (111 46)  (111 46)  LC_7 Logic Functioning bit
 (40 14)  (112 46)  (112 46)  LC_7 Logic Functioning bit
 (42 14)  (114 46)  (114 46)  LC_7 Logic Functioning bit
 (43 14)  (115 46)  (115 46)  LC_7 Logic Functioning bit
 (45 14)  (117 46)  (117 46)  LC_7 Logic Functioning bit
 (22 15)  (94 47)  (94 47)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (99 47)  (99 47)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 47)  (101 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 47)  (102 47)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 47)  (104 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (105 47)  (105 47)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.input_2_7
 (34 15)  (106 47)  (106 47)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.input_2_7
 (35 15)  (107 47)  (107 47)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.input_2_7
 (36 15)  (108 47)  (108 47)  LC_7 Logic Functioning bit
 (38 15)  (110 47)  (110 47)  LC_7 Logic Functioning bit
 (41 15)  (113 47)  (113 47)  LC_7 Logic Functioning bit
 (42 15)  (114 47)  (114 47)  LC_7 Logic Functioning bit
 (43 15)  (115 47)  (115 47)  LC_7 Logic Functioning bit


LogicTile_4_2

 (13 1)  (181 33)  (181 33)  routing T_4_2.sp4_v_t_44 <X> T_4_2.sp4_h_r_2
 (22 1)  (190 33)  (190 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (191 33)  (191 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (24 1)  (192 33)  (192 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (25 1)  (193 33)  (193 33)  routing T_4_2.sp4_h_r_2 <X> T_4_2.lc_trk_g0_2
 (0 2)  (168 34)  (168 34)  routing T_4_2.glb_netwk_3 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (170 34)  (170 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (195 34)  (195 34)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 34)  (196 34)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 34)  (197 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 34)  (200 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 34)  (201 34)  routing T_4_2.lc_trk_g2_0 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 34)  (204 34)  LC_1 Logic Functioning bit
 (38 2)  (206 34)  (206 34)  LC_1 Logic Functioning bit
 (41 2)  (209 34)  (209 34)  LC_1 Logic Functioning bit
 (43 2)  (211 34)  (211 34)  LC_1 Logic Functioning bit
 (45 2)  (213 34)  (213 34)  LC_1 Logic Functioning bit
 (0 3)  (168 35)  (168 35)  routing T_4_2.glb_netwk_3 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (27 3)  (195 35)  (195 35)  routing T_4_2.lc_trk_g1_0 <X> T_4_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 35)  (197 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (204 35)  (204 35)  LC_1 Logic Functioning bit
 (38 3)  (206 35)  (206 35)  LC_1 Logic Functioning bit
 (40 3)  (208 35)  (208 35)  LC_1 Logic Functioning bit
 (42 3)  (210 35)  (210 35)  LC_1 Logic Functioning bit
 (47 3)  (215 35)  (215 35)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (169 36)  (169 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (169 37)  (169 37)  routing T_4_2.lc_trk_g0_2 <X> T_4_2.wire_logic_cluster/lc_7/cen
 (15 5)  (183 37)  (183 37)  routing T_4_2.bot_op_0 <X> T_4_2.lc_trk_g1_0
 (17 5)  (185 37)  (185 37)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (12 6)  (180 38)  (180 38)  routing T_4_2.sp4_v_b_5 <X> T_4_2.sp4_h_l_40
 (19 6)  (187 38)  (187 38)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (10 9)  (178 41)  (178 41)  routing T_4_2.sp4_h_r_2 <X> T_4_2.sp4_v_b_7
 (14 9)  (182 41)  (182 41)  routing T_4_2.sp4_r_v_b_32 <X> T_4_2.lc_trk_g2_0
 (17 9)  (185 41)  (185 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (15 12)  (183 44)  (183 44)  routing T_4_2.sp4_h_r_25 <X> T_4_2.lc_trk_g3_1
 (16 12)  (184 44)  (184 44)  routing T_4_2.sp4_h_r_25 <X> T_4_2.lc_trk_g3_1
 (17 12)  (185 44)  (185 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (186 45)  (186 45)  routing T_4_2.sp4_h_r_25 <X> T_4_2.lc_trk_g3_1


LogicTile_5_2

 (0 2)  (222 34)  (222 34)  routing T_5_2.glb_netwk_3 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (2 2)  (224 34)  (224 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (222 35)  (222 35)  routing T_5_2.glb_netwk_3 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (16 6)  (238 38)  (238 38)  routing T_5_2.sp4_v_b_5 <X> T_5_2.lc_trk_g1_5
 (17 6)  (239 38)  (239 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (240 38)  (240 38)  routing T_5_2.sp4_v_b_5 <X> T_5_2.lc_trk_g1_5
 (11 10)  (233 42)  (233 42)  routing T_5_2.sp4_v_b_5 <X> T_5_2.sp4_v_t_45
 (12 11)  (234 43)  (234 43)  routing T_5_2.sp4_v_b_5 <X> T_5_2.sp4_v_t_45
 (31 14)  (253 46)  (253 46)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 46)  (254 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 46)  (256 46)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 46)  (258 46)  LC_7 Logic Functioning bit
 (37 14)  (259 46)  (259 46)  LC_7 Logic Functioning bit
 (38 14)  (260 46)  (260 46)  LC_7 Logic Functioning bit
 (39 14)  (261 46)  (261 46)  LC_7 Logic Functioning bit
 (45 14)  (267 46)  (267 46)  LC_7 Logic Functioning bit
 (36 15)  (258 47)  (258 47)  LC_7 Logic Functioning bit
 (37 15)  (259 47)  (259 47)  LC_7 Logic Functioning bit
 (38 15)  (260 47)  (260 47)  LC_7 Logic Functioning bit
 (39 15)  (261 47)  (261 47)  LC_7 Logic Functioning bit
 (47 15)  (269 47)  (269 47)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_1_1

 (17 0)  (35 16)  (35 16)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (36 16)  (36 16)  routing T_1_1.wire_logic_cluster/lc_1/out <X> T_1_1.lc_trk_g0_1
 (21 0)  (39 16)  (39 16)  routing T_1_1.sp12_h_r_3 <X> T_1_1.lc_trk_g0_3
 (22 0)  (40 16)  (40 16)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (42 16)  (42 16)  routing T_1_1.sp12_h_r_3 <X> T_1_1.lc_trk_g0_3
 (26 0)  (44 16)  (44 16)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 16)  (45 16)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 16)  (46 16)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 16)  (47 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 16)  (48 16)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (36 0)  (54 16)  (54 16)  LC_0 Logic Functioning bit
 (38 0)  (56 16)  (56 16)  LC_0 Logic Functioning bit
 (41 0)  (59 16)  (59 16)  LC_0 Logic Functioning bit
 (43 0)  (61 16)  (61 16)  LC_0 Logic Functioning bit
 (21 1)  (39 17)  (39 17)  routing T_1_1.sp12_h_r_3 <X> T_1_1.lc_trk_g0_3
 (26 1)  (44 17)  (44 17)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 17)  (45 17)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 17)  (46 17)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 17)  (47 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 17)  (48 17)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 17)  (54 17)  LC_0 Logic Functioning bit
 (37 1)  (55 17)  (55 17)  LC_0 Logic Functioning bit
 (38 1)  (56 17)  (56 17)  LC_0 Logic Functioning bit
 (39 1)  (57 17)  (57 17)  LC_0 Logic Functioning bit
 (40 1)  (58 17)  (58 17)  LC_0 Logic Functioning bit
 (41 1)  (59 17)  (59 17)  LC_0 Logic Functioning bit
 (42 1)  (60 17)  (60 17)  LC_0 Logic Functioning bit
 (43 1)  (61 17)  (61 17)  LC_0 Logic Functioning bit
 (0 2)  (18 18)  (18 18)  routing T_1_1.glb_netwk_3 <X> T_1_1.wire_logic_cluster/lc_7/clk
 (2 2)  (20 18)  (20 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (47 18)  (47 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 18)  (48 18)  routing T_1_1.lc_trk_g0_6 <X> T_1_1.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 18)  (49 18)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 18)  (50 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 18)  (51 18)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 18)  (52 18)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 18)  (54 18)  LC_1 Logic Functioning bit
 (37 2)  (55 18)  (55 18)  LC_1 Logic Functioning bit
 (38 2)  (56 18)  (56 18)  LC_1 Logic Functioning bit
 (45 2)  (63 18)  (63 18)  LC_1 Logic Functioning bit
 (0 3)  (18 19)  (18 19)  routing T_1_1.glb_netwk_3 <X> T_1_1.wire_logic_cluster/lc_7/clk
 (22 3)  (40 19)  (40 19)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 19)  (42 19)  routing T_1_1.top_op_6 <X> T_1_1.lc_trk_g0_6
 (25 3)  (43 19)  (43 19)  routing T_1_1.top_op_6 <X> T_1_1.lc_trk_g0_6
 (29 3)  (47 19)  (47 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 19)  (48 19)  routing T_1_1.lc_trk_g0_6 <X> T_1_1.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 19)  (50 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (53 19)  (53 19)  routing T_1_1.lc_trk_g0_3 <X> T_1_1.input_2_1
 (37 3)  (55 19)  (55 19)  LC_1 Logic Functioning bit
 (46 3)  (64 19)  (64 19)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (33 20)  (33 20)  routing T_1_1.sp4_h_r_9 <X> T_1_1.lc_trk_g1_1
 (16 4)  (34 20)  (34 20)  routing T_1_1.sp4_h_r_9 <X> T_1_1.lc_trk_g1_1
 (17 4)  (35 20)  (35 20)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (36 20)  (36 20)  routing T_1_1.sp4_h_r_9 <X> T_1_1.lc_trk_g1_1
 (27 4)  (45 20)  (45 20)  routing T_1_1.lc_trk_g3_0 <X> T_1_1.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 20)  (46 20)  routing T_1_1.lc_trk_g3_0 <X> T_1_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 20)  (47 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 20)  (49 20)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 20)  (50 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 20)  (51 20)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 20)  (54 20)  LC_2 Logic Functioning bit
 (37 4)  (55 20)  (55 20)  LC_2 Logic Functioning bit
 (38 4)  (56 20)  (56 20)  LC_2 Logic Functioning bit
 (39 4)  (57 20)  (57 20)  LC_2 Logic Functioning bit
 (41 4)  (59 20)  (59 20)  LC_2 Logic Functioning bit
 (43 4)  (61 20)  (61 20)  LC_2 Logic Functioning bit
 (31 5)  (49 21)  (49 21)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 21)  (54 21)  LC_2 Logic Functioning bit
 (37 5)  (55 21)  (55 21)  LC_2 Logic Functioning bit
 (38 5)  (56 21)  (56 21)  LC_2 Logic Functioning bit
 (39 5)  (57 21)  (57 21)  LC_2 Logic Functioning bit
 (41 5)  (59 21)  (59 21)  LC_2 Logic Functioning bit
 (43 5)  (61 21)  (61 21)  LC_2 Logic Functioning bit
 (26 6)  (44 22)  (44 22)  routing T_1_1.lc_trk_g2_5 <X> T_1_1.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 22)  (46 22)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 22)  (47 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 22)  (48 22)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 22)  (50 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 22)  (51 22)  routing T_1_1.lc_trk_g2_0 <X> T_1_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 22)  (54 22)  LC_3 Logic Functioning bit
 (37 6)  (55 22)  (55 22)  LC_3 Logic Functioning bit
 (38 6)  (56 22)  (56 22)  LC_3 Logic Functioning bit
 (39 6)  (57 22)  (57 22)  LC_3 Logic Functioning bit
 (40 6)  (58 22)  (58 22)  LC_3 Logic Functioning bit
 (41 6)  (59 22)  (59 22)  LC_3 Logic Functioning bit
 (42 6)  (60 22)  (60 22)  LC_3 Logic Functioning bit
 (43 6)  (61 22)  (61 22)  LC_3 Logic Functioning bit
 (50 6)  (68 22)  (68 22)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (40 23)  (40 23)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (42 23)  (42 23)  routing T_1_1.top_op_6 <X> T_1_1.lc_trk_g1_6
 (25 7)  (43 23)  (43 23)  routing T_1_1.top_op_6 <X> T_1_1.lc_trk_g1_6
 (28 7)  (46 23)  (46 23)  routing T_1_1.lc_trk_g2_5 <X> T_1_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 23)  (47 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 23)  (48 23)  routing T_1_1.lc_trk_g2_6 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 23)  (54 23)  LC_3 Logic Functioning bit
 (37 7)  (55 23)  (55 23)  LC_3 Logic Functioning bit
 (38 7)  (56 23)  (56 23)  LC_3 Logic Functioning bit
 (39 7)  (57 23)  (57 23)  LC_3 Logic Functioning bit
 (40 7)  (58 23)  (58 23)  LC_3 Logic Functioning bit
 (42 7)  (60 23)  (60 23)  LC_3 Logic Functioning bit
 (43 7)  (61 23)  (61 23)  LC_3 Logic Functioning bit
 (14 8)  (32 24)  (32 24)  routing T_1_1.wire_logic_cluster/lc_0/out <X> T_1_1.lc_trk_g2_0
 (15 8)  (33 24)  (33 24)  routing T_1_1.rgt_op_1 <X> T_1_1.lc_trk_g2_1
 (17 8)  (35 24)  (35 24)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 24)  (36 24)  routing T_1_1.rgt_op_1 <X> T_1_1.lc_trk_g2_1
 (29 8)  (47 24)  (47 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 24)  (50 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 24)  (51 24)  routing T_1_1.lc_trk_g2_1 <X> T_1_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 24)  (54 24)  LC_4 Logic Functioning bit
 (37 8)  (55 24)  (55 24)  LC_4 Logic Functioning bit
 (39 8)  (57 24)  (57 24)  LC_4 Logic Functioning bit
 (40 8)  (58 24)  (58 24)  LC_4 Logic Functioning bit
 (41 8)  (59 24)  (59 24)  LC_4 Logic Functioning bit
 (42 8)  (60 24)  (60 24)  LC_4 Logic Functioning bit
 (43 8)  (61 24)  (61 24)  LC_4 Logic Functioning bit
 (50 8)  (68 24)  (68 24)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (35 25)  (35 25)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (54 25)  (54 25)  LC_4 Logic Functioning bit
 (37 9)  (55 25)  (55 25)  LC_4 Logic Functioning bit
 (39 9)  (57 25)  (57 25)  LC_4 Logic Functioning bit
 (40 9)  (58 25)  (58 25)  LC_4 Logic Functioning bit
 (41 9)  (59 25)  (59 25)  LC_4 Logic Functioning bit
 (42 9)  (60 25)  (60 25)  LC_4 Logic Functioning bit
 (43 9)  (61 25)  (61 25)  LC_4 Logic Functioning bit
 (51 9)  (69 25)  (69 25)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (33 26)  (33 26)  routing T_1_1.rgt_op_5 <X> T_1_1.lc_trk_g2_5
 (17 10)  (35 26)  (35 26)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 26)  (36 26)  routing T_1_1.rgt_op_5 <X> T_1_1.lc_trk_g2_5
 (21 10)  (39 26)  (39 26)  routing T_1_1.wire_logic_cluster/lc_7/out <X> T_1_1.lc_trk_g2_7
 (22 10)  (40 26)  (40 26)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (43 26)  (43 26)  routing T_1_1.rgt_op_6 <X> T_1_1.lc_trk_g2_6
 (26 10)  (44 26)  (44 26)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 26)  (49 26)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 26)  (50 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 26)  (51 26)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 26)  (52 26)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 26)  (53 26)  routing T_1_1.lc_trk_g2_5 <X> T_1_1.input_2_5
 (36 10)  (54 26)  (54 26)  LC_5 Logic Functioning bit
 (37 10)  (55 26)  (55 26)  LC_5 Logic Functioning bit
 (38 10)  (56 26)  (56 26)  LC_5 Logic Functioning bit
 (39 10)  (57 26)  (57 26)  LC_5 Logic Functioning bit
 (41 10)  (59 26)  (59 26)  LC_5 Logic Functioning bit
 (42 10)  (60 26)  (60 26)  LC_5 Logic Functioning bit
 (43 10)  (61 26)  (61 26)  LC_5 Logic Functioning bit
 (22 11)  (40 27)  (40 27)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 27)  (42 27)  routing T_1_1.rgt_op_6 <X> T_1_1.lc_trk_g2_6
 (26 11)  (44 27)  (44 27)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 27)  (45 27)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 27)  (46 27)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 27)  (47 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 27)  (49 27)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 27)  (50 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (51 27)  (51 27)  routing T_1_1.lc_trk_g2_5 <X> T_1_1.input_2_5
 (36 11)  (54 27)  (54 27)  LC_5 Logic Functioning bit
 (37 11)  (55 27)  (55 27)  LC_5 Logic Functioning bit
 (38 11)  (56 27)  (56 27)  LC_5 Logic Functioning bit
 (39 11)  (57 27)  (57 27)  LC_5 Logic Functioning bit
 (40 11)  (58 27)  (58 27)  LC_5 Logic Functioning bit
 (42 11)  (60 27)  (60 27)  LC_5 Logic Functioning bit
 (43 11)  (61 27)  (61 27)  LC_5 Logic Functioning bit
 (14 12)  (32 28)  (32 28)  routing T_1_1.rgt_op_0 <X> T_1_1.lc_trk_g3_0
 (26 12)  (44 28)  (44 28)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 28)  (45 28)  routing T_1_1.lc_trk_g1_6 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 28)  (47 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 28)  (48 28)  routing T_1_1.lc_trk_g1_6 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 28)  (49 28)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 28)  (50 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 28)  (51 28)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 28)  (52 28)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 28)  (54 28)  LC_6 Logic Functioning bit
 (38 12)  (56 28)  (56 28)  LC_6 Logic Functioning bit
 (45 12)  (63 28)  (63 28)  LC_6 Logic Functioning bit
 (47 12)  (65 28)  (65 28)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (33 29)  (33 29)  routing T_1_1.rgt_op_0 <X> T_1_1.lc_trk_g3_0
 (17 13)  (35 29)  (35 29)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (40 29)  (40 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (41 29)  (41 29)  routing T_1_1.sp4_h_l_15 <X> T_1_1.lc_trk_g3_2
 (24 13)  (42 29)  (42 29)  routing T_1_1.sp4_h_l_15 <X> T_1_1.lc_trk_g3_2
 (25 13)  (43 29)  (43 29)  routing T_1_1.sp4_h_l_15 <X> T_1_1.lc_trk_g3_2
 (27 13)  (45 29)  (45 29)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 29)  (46 29)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 29)  (47 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 29)  (48 29)  routing T_1_1.lc_trk_g1_6 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 29)  (49 29)  routing T_1_1.lc_trk_g3_6 <X> T_1_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 29)  (50 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (52 29)  (52 29)  routing T_1_1.lc_trk_g1_1 <X> T_1_1.input_2_6
 (37 13)  (55 29)  (55 29)  LC_6 Logic Functioning bit
 (42 13)  (60 29)  (60 29)  LC_6 Logic Functioning bit
 (17 14)  (35 30)  (35 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (39 30)  (39 30)  routing T_1_1.rgt_op_7 <X> T_1_1.lc_trk_g3_7
 (22 14)  (40 30)  (40 30)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 30)  (42 30)  routing T_1_1.rgt_op_7 <X> T_1_1.lc_trk_g3_7
 (25 14)  (43 30)  (43 30)  routing T_1_1.wire_logic_cluster/lc_6/out <X> T_1_1.lc_trk_g3_6
 (26 14)  (44 30)  (44 30)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 30)  (47 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 30)  (48 30)  routing T_1_1.lc_trk_g0_6 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 30)  (49 30)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 30)  (50 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 30)  (51 30)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 30)  (52 30)  routing T_1_1.lc_trk_g3_5 <X> T_1_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 30)  (54 30)  LC_7 Logic Functioning bit
 (37 14)  (55 30)  (55 30)  LC_7 Logic Functioning bit
 (38 14)  (56 30)  (56 30)  LC_7 Logic Functioning bit
 (45 14)  (63 30)  (63 30)  LC_7 Logic Functioning bit
 (47 14)  (65 30)  (65 30)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (40 31)  (40 31)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (44 31)  (44 31)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 31)  (46 31)  routing T_1_1.lc_trk_g2_7 <X> T_1_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 31)  (47 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 31)  (48 31)  routing T_1_1.lc_trk_g0_6 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 31)  (50 31)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (51 31)  (51 31)  routing T_1_1.lc_trk_g3_2 <X> T_1_1.input_2_7
 (34 15)  (52 31)  (52 31)  routing T_1_1.lc_trk_g3_2 <X> T_1_1.input_2_7
 (35 15)  (53 31)  (53 31)  routing T_1_1.lc_trk_g3_2 <X> T_1_1.input_2_7
 (37 15)  (55 31)  (55 31)  LC_7 Logic Functioning bit


LogicTile_2_1

 (21 0)  (93 16)  (93 16)  routing T_2_1.lft_op_3 <X> T_2_1.lc_trk_g0_3
 (22 0)  (94 16)  (94 16)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 16)  (96 16)  routing T_2_1.lft_op_3 <X> T_2_1.lc_trk_g0_3
 (26 0)  (98 16)  (98 16)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 16)  (101 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 16)  (102 16)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 16)  (104 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 16)  (106 16)  routing T_2_1.lc_trk_g1_0 <X> T_2_1.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 16)  (107 16)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.input_2_0
 (36 0)  (108 16)  (108 16)  LC_0 Logic Functioning bit
 (38 0)  (110 16)  (110 16)  LC_0 Logic Functioning bit
 (45 0)  (117 16)  (117 16)  LC_0 Logic Functioning bit
 (46 0)  (118 16)  (118 16)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (86 17)  (86 17)  routing T_2_1.sp4_h_r_0 <X> T_2_1.lc_trk_g0_0
 (15 1)  (87 17)  (87 17)  routing T_2_1.sp4_h_r_0 <X> T_2_1.lc_trk_g0_0
 (16 1)  (88 17)  (88 17)  routing T_2_1.sp4_h_r_0 <X> T_2_1.lc_trk_g0_0
 (17 1)  (89 17)  (89 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (98 17)  (98 17)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 17)  (100 17)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 17)  (101 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 17)  (104 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (105 17)  (105 17)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.input_2_0
 (34 1)  (106 17)  (106 17)  routing T_2_1.lc_trk_g3_5 <X> T_2_1.input_2_0
 (36 1)  (108 17)  (108 17)  LC_0 Logic Functioning bit
 (43 1)  (115 17)  (115 17)  LC_0 Logic Functioning bit
 (0 2)  (72 18)  (72 18)  routing T_2_1.glb_netwk_3 <X> T_2_1.wire_logic_cluster/lc_7/clk
 (2 2)  (74 18)  (74 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 18)  (87 18)  routing T_2_1.sp4_v_b_21 <X> T_2_1.lc_trk_g0_5
 (16 2)  (88 18)  (88 18)  routing T_2_1.sp4_v_b_21 <X> T_2_1.lc_trk_g0_5
 (17 2)  (89 18)  (89 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (94 18)  (94 18)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 18)  (95 18)  routing T_2_1.sp4_v_b_23 <X> T_2_1.lc_trk_g0_7
 (24 2)  (96 18)  (96 18)  routing T_2_1.sp4_v_b_23 <X> T_2_1.lc_trk_g0_7
 (25 2)  (97 18)  (97 18)  routing T_2_1.wire_logic_cluster/lc_6/out <X> T_2_1.lc_trk_g0_6
 (26 2)  (98 18)  (98 18)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 18)  (99 18)  routing T_2_1.lc_trk_g3_1 <X> T_2_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 18)  (100 18)  routing T_2_1.lc_trk_g3_1 <X> T_2_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 18)  (101 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 18)  (103 18)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 18)  (104 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 18)  (105 18)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 18)  (107 18)  routing T_2_1.lc_trk_g0_7 <X> T_2_1.input_2_1
 (36 2)  (108 18)  (108 18)  LC_1 Logic Functioning bit
 (38 2)  (110 18)  (110 18)  LC_1 Logic Functioning bit
 (43 2)  (115 18)  (115 18)  LC_1 Logic Functioning bit
 (45 2)  (117 18)  (117 18)  LC_1 Logic Functioning bit
 (0 3)  (72 19)  (72 19)  routing T_2_1.glb_netwk_3 <X> T_2_1.wire_logic_cluster/lc_7/clk
 (9 3)  (81 19)  (81 19)  routing T_2_1.sp4_v_b_1 <X> T_2_1.sp4_v_t_36
 (14 3)  (86 19)  (86 19)  routing T_2_1.top_op_4 <X> T_2_1.lc_trk_g0_4
 (15 3)  (87 19)  (87 19)  routing T_2_1.top_op_4 <X> T_2_1.lc_trk_g0_4
 (17 3)  (89 19)  (89 19)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (94 19)  (94 19)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (101 19)  (101 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 19)  (103 19)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 19)  (104 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 19)  (107 19)  routing T_2_1.lc_trk_g0_7 <X> T_2_1.input_2_1
 (42 3)  (114 19)  (114 19)  LC_1 Logic Functioning bit
 (48 3)  (120 19)  (120 19)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (86 20)  (86 20)  routing T_2_1.sp4_h_l_5 <X> T_2_1.lc_trk_g1_0
 (15 4)  (87 20)  (87 20)  routing T_2_1.top_op_1 <X> T_2_1.lc_trk_g1_1
 (17 4)  (89 20)  (89 20)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (99 20)  (99 20)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 20)  (100 20)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 20)  (101 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 20)  (104 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 20)  (108 20)  LC_2 Logic Functioning bit
 (37 4)  (109 20)  (109 20)  LC_2 Logic Functioning bit
 (38 4)  (110 20)  (110 20)  LC_2 Logic Functioning bit
 (39 4)  (111 20)  (111 20)  LC_2 Logic Functioning bit
 (41 4)  (113 20)  (113 20)  LC_2 Logic Functioning bit
 (43 4)  (115 20)  (115 20)  LC_2 Logic Functioning bit
 (14 5)  (86 21)  (86 21)  routing T_2_1.sp4_h_l_5 <X> T_2_1.lc_trk_g1_0
 (15 5)  (87 21)  (87 21)  routing T_2_1.sp4_h_l_5 <X> T_2_1.lc_trk_g1_0
 (16 5)  (88 21)  (88 21)  routing T_2_1.sp4_h_l_5 <X> T_2_1.lc_trk_g1_0
 (17 5)  (89 21)  (89 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (90 21)  (90 21)  routing T_2_1.top_op_1 <X> T_2_1.lc_trk_g1_1
 (22 5)  (94 21)  (94 21)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 21)  (95 21)  routing T_2_1.sp4_h_r_2 <X> T_2_1.lc_trk_g1_2
 (24 5)  (96 21)  (96 21)  routing T_2_1.sp4_h_r_2 <X> T_2_1.lc_trk_g1_2
 (25 5)  (97 21)  (97 21)  routing T_2_1.sp4_h_r_2 <X> T_2_1.lc_trk_g1_2
 (30 5)  (102 21)  (102 21)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 21)  (103 21)  routing T_2_1.lc_trk_g0_3 <X> T_2_1.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 21)  (108 21)  LC_2 Logic Functioning bit
 (37 5)  (109 21)  (109 21)  LC_2 Logic Functioning bit
 (38 5)  (110 21)  (110 21)  LC_2 Logic Functioning bit
 (39 5)  (111 21)  (111 21)  LC_2 Logic Functioning bit
 (41 5)  (113 21)  (113 21)  LC_2 Logic Functioning bit
 (43 5)  (115 21)  (115 21)  LC_2 Logic Functioning bit
 (14 6)  (86 22)  (86 22)  routing T_2_1.lft_op_4 <X> T_2_1.lc_trk_g1_4
 (17 6)  (89 22)  (89 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 22)  (90 22)  routing T_2_1.wire_logic_cluster/lc_5/out <X> T_2_1.lc_trk_g1_5
 (25 6)  (97 22)  (97 22)  routing T_2_1.sp12_h_l_5 <X> T_2_1.lc_trk_g1_6
 (29 6)  (101 22)  (101 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 22)  (102 22)  routing T_2_1.lc_trk_g0_4 <X> T_2_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 22)  (104 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 22)  (106 22)  routing T_2_1.lc_trk_g1_1 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 22)  (108 22)  LC_3 Logic Functioning bit
 (37 6)  (109 22)  (109 22)  LC_3 Logic Functioning bit
 (38 6)  (110 22)  (110 22)  LC_3 Logic Functioning bit
 (50 6)  (122 22)  (122 22)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (80 23)  (80 23)  routing T_2_1.sp4_v_b_1 <X> T_2_1.sp4_v_t_41
 (10 7)  (82 23)  (82 23)  routing T_2_1.sp4_v_b_1 <X> T_2_1.sp4_v_t_41
 (15 7)  (87 23)  (87 23)  routing T_2_1.lft_op_4 <X> T_2_1.lc_trk_g1_4
 (17 7)  (89 23)  (89 23)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (94 23)  (94 23)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (96 23)  (96 23)  routing T_2_1.sp12_h_l_5 <X> T_2_1.lc_trk_g1_6
 (25 7)  (97 23)  (97 23)  routing T_2_1.sp12_h_l_5 <X> T_2_1.lc_trk_g1_6
 (26 7)  (98 23)  (98 23)  routing T_2_1.lc_trk_g2_3 <X> T_2_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 23)  (100 23)  routing T_2_1.lc_trk_g2_3 <X> T_2_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 23)  (101 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 23)  (108 23)  LC_3 Logic Functioning bit
 (37 7)  (109 23)  (109 23)  LC_3 Logic Functioning bit
 (38 7)  (110 23)  (110 23)  LC_3 Logic Functioning bit
 (39 7)  (111 23)  (111 23)  LC_3 Logic Functioning bit
 (40 7)  (112 23)  (112 23)  LC_3 Logic Functioning bit
 (21 8)  (93 24)  (93 24)  routing T_2_1.sp4_v_t_22 <X> T_2_1.lc_trk_g2_3
 (22 8)  (94 24)  (94 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (95 24)  (95 24)  routing T_2_1.sp4_v_t_22 <X> T_2_1.lc_trk_g2_3
 (27 8)  (99 24)  (99 24)  routing T_2_1.lc_trk_g1_4 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 24)  (101 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 24)  (102 24)  routing T_2_1.lc_trk_g1_4 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 24)  (104 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 24)  (105 24)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 24)  (106 24)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 24)  (108 24)  LC_4 Logic Functioning bit
 (37 8)  (109 24)  (109 24)  LC_4 Logic Functioning bit
 (43 8)  (115 24)  (115 24)  LC_4 Logic Functioning bit
 (50 8)  (122 24)  (122 24)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (125 24)  (125 24)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (93 25)  (93 25)  routing T_2_1.sp4_v_t_22 <X> T_2_1.lc_trk_g2_3
 (26 9)  (98 25)  (98 25)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 25)  (99 25)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 25)  (100 25)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 25)  (101 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 25)  (103 25)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 25)  (108 25)  LC_4 Logic Functioning bit
 (37 9)  (109 25)  (109 25)  LC_4 Logic Functioning bit
 (40 9)  (112 25)  (112 25)  LC_4 Logic Functioning bit
 (42 9)  (114 25)  (114 25)  LC_4 Logic Functioning bit
 (43 9)  (115 25)  (115 25)  LC_4 Logic Functioning bit
 (21 10)  (93 26)  (93 26)  routing T_2_1.wire_logic_cluster/lc_7/out <X> T_2_1.lc_trk_g2_7
 (22 10)  (94 26)  (94 26)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 26)  (98 26)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 26)  (100 26)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 26)  (101 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 26)  (102 26)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 26)  (103 26)  routing T_2_1.lc_trk_g1_5 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 26)  (104 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 26)  (106 26)  routing T_2_1.lc_trk_g1_5 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 26)  (108 26)  LC_5 Logic Functioning bit
 (38 10)  (110 26)  (110 26)  LC_5 Logic Functioning bit
 (45 10)  (117 26)  (117 26)  LC_5 Logic Functioning bit
 (22 11)  (94 27)  (94 27)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 27)  (96 27)  routing T_2_1.tnl_op_6 <X> T_2_1.lc_trk_g2_6
 (25 11)  (97 27)  (97 27)  routing T_2_1.tnl_op_6 <X> T_2_1.lc_trk_g2_6
 (29 11)  (101 27)  (101 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 27)  (102 27)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 27)  (104 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (106 27)  (106 27)  routing T_2_1.lc_trk_g1_2 <X> T_2_1.input_2_5
 (35 11)  (107 27)  (107 27)  routing T_2_1.lc_trk_g1_2 <X> T_2_1.input_2_5
 (37 11)  (109 27)  (109 27)  LC_5 Logic Functioning bit
 (42 11)  (114 27)  (114 27)  LC_5 Logic Functioning bit
 (46 11)  (118 27)  (118 27)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (89 28)  (89 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 28)  (90 28)  routing T_2_1.wire_logic_cluster/lc_1/out <X> T_2_1.lc_trk_g3_1
 (21 12)  (93 28)  (93 28)  routing T_2_1.sp4_h_r_35 <X> T_2_1.lc_trk_g3_3
 (22 12)  (94 28)  (94 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (95 28)  (95 28)  routing T_2_1.sp4_h_r_35 <X> T_2_1.lc_trk_g3_3
 (24 12)  (96 28)  (96 28)  routing T_2_1.sp4_h_r_35 <X> T_2_1.lc_trk_g3_3
 (26 12)  (98 28)  (98 28)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 28)  (101 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 28)  (102 28)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 28)  (103 28)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 28)  (104 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 28)  (106 28)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 28)  (107 28)  routing T_2_1.lc_trk_g0_6 <X> T_2_1.input_2_6
 (36 12)  (108 28)  (108 28)  LC_6 Logic Functioning bit
 (37 12)  (109 28)  (109 28)  LC_6 Logic Functioning bit
 (39 12)  (111 28)  (111 28)  LC_6 Logic Functioning bit
 (40 12)  (112 28)  (112 28)  LC_6 Logic Functioning bit
 (42 12)  (114 28)  (114 28)  LC_6 Logic Functioning bit
 (43 12)  (115 28)  (115 28)  LC_6 Logic Functioning bit
 (45 12)  (117 28)  (117 28)  LC_6 Logic Functioning bit
 (22 13)  (94 29)  (94 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 29)  (95 29)  routing T_2_1.sp4_v_b_42 <X> T_2_1.lc_trk_g3_2
 (24 13)  (96 29)  (96 29)  routing T_2_1.sp4_v_b_42 <X> T_2_1.lc_trk_g3_2
 (26 13)  (98 29)  (98 29)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 29)  (100 29)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 29)  (101 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 29)  (103 29)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 29)  (104 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 29)  (107 29)  routing T_2_1.lc_trk_g0_6 <X> T_2_1.input_2_6
 (36 13)  (108 29)  (108 29)  LC_6 Logic Functioning bit
 (37 13)  (109 29)  (109 29)  LC_6 Logic Functioning bit
 (38 13)  (110 29)  (110 29)  LC_6 Logic Functioning bit
 (39 13)  (111 29)  (111 29)  LC_6 Logic Functioning bit
 (40 13)  (112 29)  (112 29)  LC_6 Logic Functioning bit
 (42 13)  (114 29)  (114 29)  LC_6 Logic Functioning bit
 (46 13)  (118 29)  (118 29)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (87 30)  (87 30)  routing T_2_1.sp4_h_l_24 <X> T_2_1.lc_trk_g3_5
 (16 14)  (88 30)  (88 30)  routing T_2_1.sp4_h_l_24 <X> T_2_1.lc_trk_g3_5
 (17 14)  (89 30)  (89 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (90 30)  (90 30)  routing T_2_1.sp4_h_l_24 <X> T_2_1.lc_trk_g3_5
 (26 14)  (98 30)  (98 30)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 30)  (101 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 30)  (103 30)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 30)  (104 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 30)  (105 30)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 30)  (107 30)  routing T_2_1.lc_trk_g2_7 <X> T_2_1.input_2_7
 (36 14)  (108 30)  (108 30)  LC_7 Logic Functioning bit
 (41 14)  (113 30)  (113 30)  LC_7 Logic Functioning bit
 (43 14)  (115 30)  (115 30)  LC_7 Logic Functioning bit
 (45 14)  (117 30)  (117 30)  LC_7 Logic Functioning bit
 (29 15)  (101 31)  (101 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 31)  (103 31)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 31)  (104 31)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 31)  (105 31)  routing T_2_1.lc_trk_g2_7 <X> T_2_1.input_2_7
 (35 15)  (107 31)  (107 31)  routing T_2_1.lc_trk_g2_7 <X> T_2_1.input_2_7
 (37 15)  (109 31)  (109 31)  LC_7 Logic Functioning bit
 (46 15)  (118 31)  (118 31)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control

 (5 2)  (131 18)  (131 18)  routing T_3_1.sp4_h_r_9 <X> T_3_1.sp4_h_l_37
 (12 2)  (138 18)  (138 18)  routing T_3_1.sp4_h_r_11 <X> T_3_1.sp4_h_l_39
 (4 3)  (130 19)  (130 19)  routing T_3_1.sp4_h_r_9 <X> T_3_1.sp4_h_l_37
 (13 3)  (139 19)  (139 19)  routing T_3_1.sp4_h_r_11 <X> T_3_1.sp4_h_l_39


LogicTile_4_1

 (17 0)  (185 16)  (185 16)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (186 16)  (186 16)  routing T_4_1.wire_logic_cluster/lc_1/out <X> T_4_1.lc_trk_g0_1
 (22 0)  (190 16)  (190 16)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (191 16)  (191 16)  routing T_4_1.sp12_h_r_11 <X> T_4_1.lc_trk_g0_3
 (26 0)  (194 16)  (194 16)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (29 0)  (197 16)  (197 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 16)  (199 16)  routing T_4_1.lc_trk_g2_7 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 16)  (200 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 16)  (201 16)  routing T_4_1.lc_trk_g2_7 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 16)  (204 16)  LC_0 Logic Functioning bit
 (38 0)  (206 16)  (206 16)  LC_0 Logic Functioning bit
 (45 0)  (213 16)  (213 16)  LC_0 Logic Functioning bit
 (47 0)  (215 16)  (215 16)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (190 17)  (190 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (191 17)  (191 17)  routing T_4_1.sp4_v_b_18 <X> T_4_1.lc_trk_g0_2
 (24 1)  (192 17)  (192 17)  routing T_4_1.sp4_v_b_18 <X> T_4_1.lc_trk_g0_2
 (27 1)  (195 17)  (195 17)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 17)  (196 17)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 17)  (197 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 17)  (199 17)  routing T_4_1.lc_trk_g2_7 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (36 1)  (204 17)  (204 17)  LC_0 Logic Functioning bit
 (37 1)  (205 17)  (205 17)  LC_0 Logic Functioning bit
 (38 1)  (206 17)  (206 17)  LC_0 Logic Functioning bit
 (39 1)  (207 17)  (207 17)  LC_0 Logic Functioning bit
 (41 1)  (209 17)  (209 17)  LC_0 Logic Functioning bit
 (43 1)  (211 17)  (211 17)  LC_0 Logic Functioning bit
 (0 2)  (168 18)  (168 18)  routing T_4_1.glb_netwk_3 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (2 2)  (170 18)  (170 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (194 18)  (194 18)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (28 2)  (196 18)  (196 18)  routing T_4_1.lc_trk_g2_4 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 18)  (197 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 18)  (198 18)  routing T_4_1.lc_trk_g2_4 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 18)  (199 18)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 18)  (200 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 18)  (201 18)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 18)  (202 18)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 18)  (204 18)  LC_1 Logic Functioning bit
 (38 2)  (206 18)  (206 18)  LC_1 Logic Functioning bit
 (41 2)  (209 18)  (209 18)  LC_1 Logic Functioning bit
 (43 2)  (211 18)  (211 18)  LC_1 Logic Functioning bit
 (45 2)  (213 18)  (213 18)  LC_1 Logic Functioning bit
 (47 2)  (215 18)  (215 18)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (168 19)  (168 19)  routing T_4_1.glb_netwk_3 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (28 3)  (196 19)  (196 19)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 19)  (197 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (204 19)  (204 19)  LC_1 Logic Functioning bit
 (38 3)  (206 19)  (206 19)  LC_1 Logic Functioning bit
 (40 3)  (208 19)  (208 19)  LC_1 Logic Functioning bit
 (42 3)  (210 19)  (210 19)  LC_1 Logic Functioning bit
 (1 4)  (169 20)  (169 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (182 20)  (182 20)  routing T_4_1.bnr_op_0 <X> T_4_1.lc_trk_g1_0
 (26 4)  (194 20)  (194 20)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (28 4)  (196 20)  (196 20)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 20)  (197 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 20)  (200 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 20)  (201 20)  routing T_4_1.lc_trk_g3_0 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 20)  (202 20)  routing T_4_1.lc_trk_g3_0 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 20)  (204 20)  LC_2 Logic Functioning bit
 (38 4)  (206 20)  (206 20)  LC_2 Logic Functioning bit
 (45 4)  (213 20)  (213 20)  LC_2 Logic Functioning bit
 (46 4)  (214 20)  (214 20)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (169 21)  (169 21)  routing T_4_1.lc_trk_g0_2 <X> T_4_1.wire_logic_cluster/lc_7/cen
 (14 5)  (182 21)  (182 21)  routing T_4_1.bnr_op_0 <X> T_4_1.lc_trk_g1_0
 (17 5)  (185 21)  (185 21)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (195 21)  (195 21)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 21)  (196 21)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 21)  (197 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 21)  (198 21)  routing T_4_1.lc_trk_g2_3 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 21)  (204 21)  LC_2 Logic Functioning bit
 (37 5)  (205 21)  (205 21)  LC_2 Logic Functioning bit
 (38 5)  (206 21)  (206 21)  LC_2 Logic Functioning bit
 (39 5)  (207 21)  (207 21)  LC_2 Logic Functioning bit
 (41 5)  (209 21)  (209 21)  LC_2 Logic Functioning bit
 (43 5)  (211 21)  (211 21)  LC_2 Logic Functioning bit
 (14 6)  (182 22)  (182 22)  routing T_4_1.wire_logic_cluster/lc_4/out <X> T_4_1.lc_trk_g1_4
 (16 6)  (184 22)  (184 22)  routing T_4_1.sp12_h_r_13 <X> T_4_1.lc_trk_g1_5
 (17 6)  (185 22)  (185 22)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (193 22)  (193 22)  routing T_4_1.wire_logic_cluster/lc_6/out <X> T_4_1.lc_trk_g1_6
 (26 6)  (194 22)  (194 22)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 22)  (195 22)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 22)  (196 22)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 22)  (197 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 22)  (198 22)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 22)  (199 22)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 22)  (200 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 22)  (202 22)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 22)  (204 22)  LC_3 Logic Functioning bit
 (38 6)  (206 22)  (206 22)  LC_3 Logic Functioning bit
 (45 6)  (213 22)  (213 22)  LC_3 Logic Functioning bit
 (46 6)  (214 22)  (214 22)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (185 23)  (185 23)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (190 23)  (190 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (194 23)  (194 23)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 23)  (195 23)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 23)  (197 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (204 23)  (204 23)  LC_3 Logic Functioning bit
 (37 7)  (205 23)  (205 23)  LC_3 Logic Functioning bit
 (38 7)  (206 23)  (206 23)  LC_3 Logic Functioning bit
 (39 7)  (207 23)  (207 23)  LC_3 Logic Functioning bit
 (40 7)  (208 23)  (208 23)  LC_3 Logic Functioning bit
 (42 7)  (210 23)  (210 23)  LC_3 Logic Functioning bit
 (21 8)  (189 24)  (189 24)  routing T_4_1.wire_logic_cluster/lc_3/out <X> T_4_1.lc_trk_g2_3
 (22 8)  (190 24)  (190 24)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (193 24)  (193 24)  routing T_4_1.sp4_h_r_34 <X> T_4_1.lc_trk_g2_2
 (26 8)  (194 24)  (194 24)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 24)  (195 24)  routing T_4_1.lc_trk_g1_0 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 24)  (197 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 24)  (199 24)  routing T_4_1.lc_trk_g3_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 24)  (200 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 24)  (201 24)  routing T_4_1.lc_trk_g3_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 24)  (202 24)  routing T_4_1.lc_trk_g3_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 24)  (204 24)  LC_4 Logic Functioning bit
 (38 8)  (206 24)  (206 24)  LC_4 Logic Functioning bit
 (45 8)  (213 24)  (213 24)  LC_4 Logic Functioning bit
 (46 8)  (214 24)  (214 24)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (190 25)  (190 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (191 25)  (191 25)  routing T_4_1.sp4_h_r_34 <X> T_4_1.lc_trk_g2_2
 (24 9)  (192 25)  (192 25)  routing T_4_1.sp4_h_r_34 <X> T_4_1.lc_trk_g2_2
 (27 9)  (195 25)  (195 25)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 25)  (196 25)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 25)  (197 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 25)  (199 25)  routing T_4_1.lc_trk_g3_6 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 25)  (204 25)  LC_4 Logic Functioning bit
 (37 9)  (205 25)  (205 25)  LC_4 Logic Functioning bit
 (38 9)  (206 25)  (206 25)  LC_4 Logic Functioning bit
 (39 9)  (207 25)  (207 25)  LC_4 Logic Functioning bit
 (41 9)  (209 25)  (209 25)  LC_4 Logic Functioning bit
 (43 9)  (211 25)  (211 25)  LC_4 Logic Functioning bit
 (14 10)  (182 26)  (182 26)  routing T_4_1.sp4_h_r_36 <X> T_4_1.lc_trk_g2_4
 (17 10)  (185 26)  (185 26)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 26)  (186 26)  routing T_4_1.wire_logic_cluster/lc_5/out <X> T_4_1.lc_trk_g2_5
 (21 10)  (189 26)  (189 26)  routing T_4_1.sp4_h_r_39 <X> T_4_1.lc_trk_g2_7
 (22 10)  (190 26)  (190 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (191 26)  (191 26)  routing T_4_1.sp4_h_r_39 <X> T_4_1.lc_trk_g2_7
 (24 10)  (192 26)  (192 26)  routing T_4_1.sp4_h_r_39 <X> T_4_1.lc_trk_g2_7
 (28 10)  (196 26)  (196 26)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 26)  (197 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 26)  (199 26)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 26)  (200 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 26)  (201 26)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 26)  (202 26)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 26)  (204 26)  LC_5 Logic Functioning bit
 (38 10)  (206 26)  (206 26)  LC_5 Logic Functioning bit
 (41 10)  (209 26)  (209 26)  LC_5 Logic Functioning bit
 (43 10)  (211 26)  (211 26)  LC_5 Logic Functioning bit
 (45 10)  (213 26)  (213 26)  LC_5 Logic Functioning bit
 (46 10)  (214 26)  (214 26)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (183 27)  (183 27)  routing T_4_1.sp4_h_r_36 <X> T_4_1.lc_trk_g2_4
 (16 11)  (184 27)  (184 27)  routing T_4_1.sp4_h_r_36 <X> T_4_1.lc_trk_g2_4
 (17 11)  (185 27)  (185 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (194 27)  (194 27)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 27)  (195 27)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 27)  (196 27)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 27)  (197 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 27)  (198 27)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (36 11)  (204 27)  (204 27)  LC_5 Logic Functioning bit
 (38 11)  (206 27)  (206 27)  LC_5 Logic Functioning bit
 (40 11)  (208 27)  (208 27)  LC_5 Logic Functioning bit
 (42 11)  (210 27)  (210 27)  LC_5 Logic Functioning bit
 (14 12)  (182 28)  (182 28)  routing T_4_1.sp4_h_r_40 <X> T_4_1.lc_trk_g3_0
 (25 12)  (193 28)  (193 28)  routing T_4_1.wire_logic_cluster/lc_2/out <X> T_4_1.lc_trk_g3_2
 (26 12)  (194 28)  (194 28)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 28)  (195 28)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 28)  (197 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 28)  (198 28)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 28)  (200 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (204 28)  (204 28)  LC_6 Logic Functioning bit
 (38 12)  (206 28)  (206 28)  LC_6 Logic Functioning bit
 (45 12)  (213 28)  (213 28)  LC_6 Logic Functioning bit
 (14 13)  (182 29)  (182 29)  routing T_4_1.sp4_h_r_40 <X> T_4_1.lc_trk_g3_0
 (15 13)  (183 29)  (183 29)  routing T_4_1.sp4_h_r_40 <X> T_4_1.lc_trk_g3_0
 (16 13)  (184 29)  (184 29)  routing T_4_1.sp4_h_r_40 <X> T_4_1.lc_trk_g3_0
 (17 13)  (185 29)  (185 29)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (190 29)  (190 29)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (195 29)  (195 29)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 29)  (196 29)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 29)  (197 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 29)  (199 29)  routing T_4_1.lc_trk_g0_3 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 29)  (204 29)  LC_6 Logic Functioning bit
 (37 13)  (205 29)  (205 29)  LC_6 Logic Functioning bit
 (38 13)  (206 29)  (206 29)  LC_6 Logic Functioning bit
 (39 13)  (207 29)  (207 29)  LC_6 Logic Functioning bit
 (41 13)  (209 29)  (209 29)  LC_6 Logic Functioning bit
 (43 13)  (211 29)  (211 29)  LC_6 Logic Functioning bit
 (47 13)  (215 29)  (215 29)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (180 30)  (180 30)  routing T_4_1.sp4_v_t_40 <X> T_4_1.sp4_h_l_46
 (17 14)  (185 30)  (185 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (193 30)  (193 30)  routing T_4_1.sp4_h_r_38 <X> T_4_1.lc_trk_g3_6
 (11 15)  (179 31)  (179 31)  routing T_4_1.sp4_v_t_40 <X> T_4_1.sp4_h_l_46
 (13 15)  (181 31)  (181 31)  routing T_4_1.sp4_v_t_40 <X> T_4_1.sp4_h_l_46
 (18 15)  (186 31)  (186 31)  routing T_4_1.sp4_r_v_b_45 <X> T_4_1.lc_trk_g3_5
 (22 15)  (190 31)  (190 31)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (191 31)  (191 31)  routing T_4_1.sp4_h_r_38 <X> T_4_1.lc_trk_g3_6
 (24 15)  (192 31)  (192 31)  routing T_4_1.sp4_h_r_38 <X> T_4_1.lc_trk_g3_6


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (13 0)  (107 15)  (107 15)  routing T_2_0.span4_horz_r_0 <X> T_2_0.span4_vert_1
 (14 0)  (108 15)  (108 15)  routing T_2_0.span4_horz_r_0 <X> T_2_0.span4_vert_1
 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (13 1)  (161 14)  (161 14)  routing T_3_0.span4_vert_25 <X> T_3_0.span4_horz_r_0
 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (0 0)  (191 15)  (191 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (1 2)  (193 12)  (193 12)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (17 5)  (173 10)  (173 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (16 8)  (172 7)  (172 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (173 2)  (173 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (0 0)  (245 15)  (245 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (1 0)  (247 15)  (247 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (227 13)  (227 13)  IOB_0 IO Functioning bit
 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (4 8)  (238 7)  (238 7)  routing T_5_0.span4_horz_r_8 <X> T_5_0.lc_trk_g1_0
 (5 9)  (239 6)  (239 6)  routing T_5_0.span4_horz_r_8 <X> T_5_0.lc_trk_g1_0
 (7 9)  (241 6)  (241 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (13 9)  (257 6)  (257 6)  Negative Clock bit

 (12 10)  (256 4)  (256 4)  routing T_5_0.lc_trk_g1_0 <X> T_5_0.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (227 4)  (227 4)  IOB_1 IO Functioning bit
 (13 11)  (257 5)  (257 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 2)  (227 2)  IOB_1 IO Functioning bit
 (12 14)  (256 0)  (256 0)  routing T_5_0.glb_netwk_3 <X> T_5_0.wire_io_cluster/io_1/outclk
 (16 14)  (226 0)  (226 0)  IOB_1 IO Functioning bit
 (12 15)  (256 1)  (256 1)  routing T_5_0.glb_netwk_3 <X> T_5_0.wire_io_cluster/io_1/outclk
 (13 15)  (257 1)  (257 1)  Negative Clock bit

 (15 15)  (259 1)  (259 1)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_3 wire_io_cluster/io_1/outclk


IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


