[hls]

clock=10
clock_uncertainty=10%
flow_target=vivado

syn.file=ukf_accel.cpp
syn.file_cflags=ukf_accel.cpp,-I./ -std=c++14
syn.top=ukf_accel_step

tb.file=ukf_tb.cpp
tb.file_cflags=ukf_tb.cpp,-I./ -std=c++14

vivado.flow=impl
vivado.rtl=verilog
