Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Nov 28 13:46:19 2023
| Host         : DESKTOP-JSVIPOD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file zynq_system_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx zynq_system_wrapper_timing_summary_routed.rpx
| Design       : zynq_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[12]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[13]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[14]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[15]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[16]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[17]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[18]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[19]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[20]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[21]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[22]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[23]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[24]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[25]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[26]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[27]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[28]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[29]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[30]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.939     -511.165                    401                 8645        0.069        0.000                      0                 8645        4.020        0.000                       0                  3002  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -9.939     -482.939                    357                 6071        0.069        0.000                      0                 6071        4.020        0.000                       0                  3002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -1.663      -28.225                     44                 2574        0.758        0.000                      0                 2574  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          357  Failing Endpoints,  Worst Slack       -9.939ns,  Total Violation     -482.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.939ns  (required time - arrival time)
  Source:                 zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.800ns  (logic 12.248ns (61.859%)  route 7.552ns (38.141%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.649     2.943    zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y61         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[24]/Q
                         net (fo=13, routed)          0.615     4.076    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[24]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.150     4.226 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.582     4.808    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.898     5.706 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.706    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.040 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.889     6.930    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.303     7.233 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.723     7.956    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_INMODE[1]_PATTERNDETECT)
                                                      5.849    13.805 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.123    14.928    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.124    15.052 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.052    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.432 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.000    15.432    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.589 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=7, routed)           1.086    16.675    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.332    17.007 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.421    17.428    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I1_O)        0.124    17.552 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.552    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.065 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.065    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.380 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=3, routed)           0.695    19.075    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[9]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[34]_P[3])
                                                      2.003    21.078 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[3]
                         net (fo=1, routed)           1.105    22.183    zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[1]
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.307 r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.312    22.619    zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.124    22.743 r  zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[1]_i_1/O
                         net (fo=1, routed)           0.000    22.743    zynq_system_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][1]
    SLICE_X46Y66         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.471    12.650    zynq_system_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X46Y66         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X46Y66         FDCE (Setup_fdce_C_D)        0.079    12.804    zynq_system_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -22.743    
  -------------------------------------------------------------------
                         slack                                 -9.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/mips_core_0/inst/cpu_top/EXE/rd_addr_xm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.555     0.891    zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X44Y59         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  zynq_system_i/mips_core_0/inst/cpu_top/ID/id_dcu/rd_addr_reg[1]/Q
                         net (fo=1, routed)           0.233     1.265    zynq_system_i/mips_core_0/inst/cpu_top/EXE/rd_addr_reg[4][1]
    SLICE_X53Y58         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/rd_addr_xm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.819     1.185    zynq_system_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X53Y58         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/EXE/rd_addr_xm_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y58         FDCE (Hold_fdce_C_D)         0.046     1.196    zynq_system_i/mips_core_0/inst/cpu_top/EXE/rd_addr_xm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  zynq_system_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y97  zynq_system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y97  zynq_system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           44  Failing Endpoints,  Worst Slack       -1.663ns,  Total Violation      -28.225ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.663ns  (required time - arrival time)
  Source:                 zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[13][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.001ns  (logic 0.580ns (5.272%)  route 10.421ns (94.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.692     2.986    zynq_system_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X31Y84         FDCE                                         r  zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.456     3.442 r  zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         5.013     8.455    zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  zynq_system_i/mips_core_0/inst/ahb_ctrl/REG_I[8][31]_i_2/O
                         net (fo=122, routed)         5.407    13.987    zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/cpu_rstn_reg_21
    SLICE_X39Y87         FDCE                                         f  zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[13][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.475    12.654    zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/HCLK
    SLICE_X39Y87         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[13][29]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X39Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.324    zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[13][29]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 -1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[4][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.408%)  route 0.518ns (73.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.572     0.908    zynq_system_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X31Y84         FDCE                                         r  zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.324     1.373    zynq_system_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  zynq_system_i/mips_core_0/inst/ahb_ctrl/REG_I[1][29]_i_2/O
                         net (fo=122, routed)         0.194     1.612    zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/cpu_rstn_reg_15
    SLICE_X32Y84         FDCE                                         f  zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.819     1.185    zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/HCLK
    SLICE_X32Y84         FDCE                                         r  zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[4][26]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    zynq_system_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.758    





