--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.343ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (SLICE_X17Y205.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.712ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y160.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    SLICE_X17Y205.BY     net (fanout=1)        2.176   u1_plasma_top/u2_ddr/u2_ddr/data_write2<26>
    SLICE_X17Y205.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.536ns logic, 2.176ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (SLICE_X16Y201.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_37 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y169.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_21
    SLICE_X16Y201.BX     net (fanout=1)        1.891   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
    SLICE_X16Y201.CLK    Tdick                 0.278   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_37
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.540ns logic, 1.891ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (SLICE_X24Y202.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y167.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    SLICE_X24Y202.BX     net (fanout=1)        1.882   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
    SLICE_X24Y202.CLK    Tdick                 0.278   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_47
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.522ns logic, 1.882ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_27 (SLICE_X34Y201.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_27 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.894 - 0.896)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y211.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X35Y211.F4     net (fanout=6)        0.286   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X35Y211.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X34Y201.CE     net (fanout=8)        0.392   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X34Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_27
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.418ns logic, 0.678ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_27 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.894 - 0.896)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y210.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X35Y211.F1     net (fanout=5)        0.481   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X35Y211.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X34Y201.CE     net (fanout=8)        0.392   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X34Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_27
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.418ns logic, 0.873ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_27 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.894 - 0.882)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y211.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X35Y211.F2     net (fanout=7)        0.610   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X35Y211.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X34Y201.CE     net (fanout=8)        0.392   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X34Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_27
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.433ns logic, 1.002ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_26 (SLICE_X34Y201.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_26 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.894 - 0.896)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y211.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X35Y211.F4     net (fanout=6)        0.286   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X35Y211.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X34Y201.CE     net (fanout=8)        0.392   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X34Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_26
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.418ns logic, 0.678ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_26 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.894 - 0.896)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y210.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X35Y211.F1     net (fanout=5)        0.481   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X35Y211.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X34Y201.CE     net (fanout=8)        0.392   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X34Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_26
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.418ns logic, 0.873ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_26 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.894 - 0.882)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y211.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X35Y211.F2     net (fanout=7)        0.610   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X35Y211.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X34Y201.CE     net (fanout=8)        0.392   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X34Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_26
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.433ns logic, 1.002ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (SLICE_X34Y203.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.891 - 0.896)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y210.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y210.F4     net (fanout=5)        0.301   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y210.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y203.CE     net (fanout=8)        0.519   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y203.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.418ns logic, 0.820ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.891 - 0.882)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y211.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y210.F3     net (fanout=7)        0.374   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y210.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y203.CE     net (fanout=8)        0.519   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y203.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.433ns logic, 0.893ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.891 - 0.896)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y211.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y210.F1     net (fanout=6)        0.466   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y210.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X34Y203.CE     net (fanout=8)        0.519   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X34Y203.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.418ns logic, 0.985ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_10/SR
  Location pin: SLICE_X45Y158.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<10>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_10/SR
  Location pin: SLICE_X45Y158.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<11>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_11/SR
  Location pin: SLICE_X45Y157.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 56555074 paths analyzed, 4906 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.668ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (SLICE_X45Y175.F2), 631 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.980ns (Levels of Logic = 7)
  Clock Path Skew:      -4.430ns (0.043 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y163.G2     net (fanout=68)       0.644   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X41Y163.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X41Y165.G4     net (fanout=11)       0.327   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X41Y165.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/branch_func<0>17
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<2>1
    SLICE_X45Y160.G1     net (fanout=41)       0.887   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
    SLICE_X45Y160.Y      Tilo                  0.165   u1_plasma_top/data_write<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X39Y161.F3     net (fanout=24)       1.156   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X39Y161.X      Tilo                  0.165   u1_plasma_top/data_write<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<23>1
    SLICE_X45Y175.F2     net (fanout=4)        1.074   u1_plasma_top/data_write<23>
    SLICE_X45Y175.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (1.523ns logic, 5.457ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.952ns (Levels of Logic = 7)
  Clock Path Skew:      -4.430ns (0.043 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y163.G2     net (fanout=68)       0.644   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X41Y163.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X39Y164.G3     net (fanout=11)       0.423   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X39Y164.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>2
    SLICE_X45Y160.G3     net (fanout=22)       0.763   u1_plasma_top/u1_plasma/u1_cpu/mem_source<0>
    SLICE_X45Y160.Y      Tilo                  0.165   u1_plasma_top/data_write<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X39Y161.F3     net (fanout=24)       1.156   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X39Y161.X      Tilo                  0.165   u1_plasma_top/data_write<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<23>1
    SLICE_X45Y175.F2     net (fanout=4)        1.074   u1_plasma_top/data_write<23>
    SLICE_X45Y175.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (1.523ns logic, 5.429ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.921ns (Levels of Logic = 7)
  Clock Path Skew:      -4.430ns (0.043 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X41Y163.G2     net (fanout=68)       0.644   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X41Y163.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X40Y165.G4     net (fanout=11)       0.338   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X40Y165.Y      Tilo                  0.166   N741
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
    SLICE_X45Y160.G2     net (fanout=32)       0.816   u1_plasma_top/u1_plasma/u1_cpu/mem_source<3>
    SLICE_X45Y160.Y      Tilo                  0.165   u1_plasma_top/data_write<19>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X39Y161.F3     net (fanout=24)       1.156   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X39Y161.X      Tilo                  0.165   u1_plasma_top/data_write<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<23>1
    SLICE_X45Y175.F2     net (fanout=4)        1.074   u1_plasma_top/data_write<23>
    SLICE_X45Y175.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    -------------------------------------------------  ---------------------------
    Total                                      6.921ns (1.524ns logic, 5.397ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (SLICE_X41Y169.G2), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.018ns (Levels of Logic = 7)
  Clock Path Skew:      -4.342ns (0.131 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X43Y159.G2     net (fanout=68)       0.482   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X43Y159.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X44Y152.F2     net (fanout=69)       1.092   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X44Y152.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[8].reg_bit2b.SLICEM_F
    SLICE_X45Y153.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<8>
    SLICE_X45Y153.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<8>1
    SLICE_X44Y162.G2     net (fanout=4)        0.756   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
    SLICE_X44Y162.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X41Y169.G2     net (fanout=4)        1.017   u1_plasma_top/data_write<24>
    SLICE_X41Y169.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      7.018ns (1.833ns logic, 5.185ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.919ns (Levels of Logic = 7)
  Clock Path Skew:      -4.342ns (0.131 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X43Y158.G3     net (fanout=68)       0.394   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X43Y158.Y      Tilo                  0.165   N262
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X44Y152.F1     net (fanout=68)       1.081   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X44Y152.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[8].reg_bit2b.SLICEM_F
    SLICE_X45Y153.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<8>
    SLICE_X45Y153.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<8>1
    SLICE_X44Y162.G2     net (fanout=4)        0.756   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
    SLICE_X44Y162.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X41Y169.G2     net (fanout=4)        1.017   u1_plasma_top/data_write<24>
    SLICE_X41Y169.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (1.833ns logic, 5.086ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.835ns (Levels of Logic = 7)
  Clock Path Skew:      -4.342ns (0.131 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X43Y159.G2     net (fanout=68)       0.482   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X43Y159.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X44Y153.F2     net (fanout=69)       1.092   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X44Y153.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[8].reg_bit2a.SLICEM_F
    SLICE_X45Y153.F2     net (fanout=1)        0.286   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<8>
    SLICE_X45Y153.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<8>1
    SLICE_X44Y162.G2     net (fanout=4)        0.756   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
    SLICE_X44Y162.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X41Y169.G2     net (fanout=4)        1.017   u1_plasma_top/data_write<24>
    SLICE_X41Y169.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (1.833ns logic, 5.002ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (SLICE_X41Y167.G2), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.945ns (Levels of Logic = 7)
  Clock Path Skew:      -4.340ns (0.133 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X43Y154.G2     net (fanout=68)       0.488   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X43Y154.Y      Tilo                  0.165   N1026
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X45Y153.G1     net (fanout=69)       0.948   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X45Y153.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X41Y151.G1     net (fanout=10)       0.916   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X41Y151.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X43Y162.G1     net (fanout=4)        0.703   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X43Y162.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X41Y167.G2     net (fanout=4)        0.678   u1_plasma_top/data_write<30>
    SLICE_X41Y167.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (1.843ns logic, 5.102ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.776ns (Levels of Logic = 7)
  Clock Path Skew:      -4.340ns (0.133 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X43Y158.G3     net (fanout=68)       0.394   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X43Y158.Y      Tilo                  0.165   N262
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X40Y150.F1     net (fanout=68)       1.364   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X40Y150.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2a.SLICEM_F
    SLICE_X41Y151.G2     net (fanout=1)        0.424   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<14>
    SLICE_X41Y151.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X43Y162.G1     net (fanout=4)        0.703   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X43Y162.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X41Y167.G2     net (fanout=4)        0.678   u1_plasma_top/data_write<30>
    SLICE_X41Y167.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.844ns logic, 4.932ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.776ns (Levels of Logic = 7)
  Clock Path Skew:      -4.340ns (0.133 - 4.473)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.G1     net (fanout=1)        0.744   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y156.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<21>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X41Y157.F1     net (fanout=1)        0.625   N1097
    SLICE_X41Y157.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X43Y158.G3     net (fanout=68)       0.394   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X43Y158.Y      Tilo                  0.165   N262
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X45Y153.G2     net (fanout=68)       0.873   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X45Y153.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X41Y151.G1     net (fanout=10)       0.916   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X41Y151.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X43Y162.G1     net (fanout=4)        0.703   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X43Y162.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X41Y167.G2     net (fanout=4)        0.678   u1_plasma_top/data_write<30>
    SLICE_X41Y167.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.843ns logic, 4.933ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2 (RAMB16_X3Y24.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_22 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.772 - 0.720)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_22 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y194.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<23>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_22
    RAMB16_X3Y24.DIA6    net (fanout=2)        0.295   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<22>
    RAMB16_X3Y24.CLKA    Trckd_DIA   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (-0.012ns logic, 0.295ns route)
                                                       (-4.2% logic, 104.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2 (RAMB16_X3Y24.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_23 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.772 - 0.720)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_23 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y194.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<23>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_23
    RAMB16_X3Y24.DIA7    net (fanout=2)        0.329   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<23>
    RAMB16_X3Y24.CLKA    Trckd_DIA   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (-0.012ns logic, 0.329ns route)
                                                       (-3.8% logic, 103.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAMB16_X3Y25.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_12 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.764 - 0.779)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_12 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y200.YQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<13>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_12
    RAMB16_X3Y25.DIA4    net (fanout=2)        0.295   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<12>
    RAMB16_X3Y25.CLKA    Trckd_DIA   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.003ns logic, 0.295ns route)
                                                       (1.0% logic, 99.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X3Y27.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y21.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.369ns|            0|            0|            0|     56555191|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      6.343ns|     11.834ns|            0|            0|          117|     56555074|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     23.668ns|          N/A|            0|            0|     56555074|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.306|         |    6.048|    3.016|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 56555191 paths, 0 nets, and 15870 connections

Design statistics:
   Minimum period:  23.668ns{1}   (Maximum frequency:  42.251MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 12 05:47:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



