
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036989                       # Number of seconds simulated
sim_ticks                                 36988550103                       # Number of ticks simulated
final_tick                               563954913288                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268195                       # Simulator instruction rate (inst/s)
host_op_rate                                   338764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3006355                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907692                       # Number of bytes of host memory used
host_seconds                                 12303.45                       # Real time elapsed on the host
sim_insts                                  3299720499                       # Number of instructions simulated
sim_ops                                    4167967306                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2401792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       603520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1996416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5006848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1426816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1426816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18764                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4715                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15597                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39116                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64933391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16316401                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53973892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135362105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38574532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38574532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38574532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64933391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16316401                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53973892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173936637                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88701560                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31087341                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264481                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120003                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13039560                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137875                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279009                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89787                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31195002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172419741                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31087341                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15416884                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11390848                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7215793                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15276738                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85554193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47634086     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333040      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2691207      3.15%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547721      7.65%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1771255      2.07%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278607      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651884      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924911      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721482     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85554193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350471                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943819                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32635163                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7023614                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247047                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9181220                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311576                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42382                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206133392                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81614                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9181220                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35024598                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1480737                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2012637                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34267839                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3587160                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198866694                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32682                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488776                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1458                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278425825                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928406861                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928406861                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107730276                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41052                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23287                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9829338                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18536330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9450289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148433                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3022136                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188064842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149414558                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293216                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64953227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198342042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6538                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85554193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746432                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30170549     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18291072     21.38%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11940306     13.96%     70.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8854547     10.35%     80.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7620135      8.91%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3944485      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377267      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633990      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721842      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85554193                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         872897     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177201     14.44%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177073     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124491966     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127463      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14831024      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7947571      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149414558                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684464                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227175                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008213                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385903699                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253058311                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145609536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150641733                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561448                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7302362                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          637                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2424513                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9181220                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         615819                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82179                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188104448                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18536330                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9450289                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23072                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73751                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          637                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459959                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147039023                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917428                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375534                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21654930                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744142                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7737502                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657682                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145706084                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145609536                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94886045                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267888039                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641567                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354200                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65295903                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125080                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76372973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608022                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30144942     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20957094     27.44%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8527809     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798293      6.28%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3916261      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1588802      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887930      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949526      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3602316      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76372973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3602316                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260875995                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385397741                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3147367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.887016                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.887016                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127376                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127376                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661486933                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201244136                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190216779                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88701560                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32610512                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26585493                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2175802                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13834716                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12748516                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3518280                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96642                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32617170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             179098694                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32610512                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16266796                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39788632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11561537                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5408506                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16103712                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1056085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87173182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47384550     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2632178      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4920395      5.64%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4904230      5.63%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3042096      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2424544      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1515929      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1422071      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18927189     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87173182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367643                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019115                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34012431                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5346494                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38220753                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       234869                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9358631                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5518438                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     214875782                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9358631                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36483265                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1038068                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       922005                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35937230                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3433979                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     207186312                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1429718                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1049793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    290958830                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    966519813                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    966519813                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180055039                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110903734                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36905                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17731                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9550403                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19159726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9780196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122765                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3379869                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195353574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155671389                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307599                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65985973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    201783629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87173182                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785772                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29706347     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18994291     21.79%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12566292     14.42%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8225144      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8662957      9.94%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4184310      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3311037      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       752950      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       769854      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87173182                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         970555     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183709     13.74%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       182931     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130205792     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091687      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17730      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15066535      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8289645      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155671389                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755002                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1337195                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400160748                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    261375360                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    152111981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157008584                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       486529                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7421649                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2079                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2344122                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9358631                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         530587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92716                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195389035                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       393308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19159726                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9780196                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17731                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1361252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1208029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2569281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153614841                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14376974                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2056542                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22470877                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21782869                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8093903                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731817                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152159475                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            152111981                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96956449                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        278180258                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348538                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104863957                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129118829                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66270649                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2202156                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77814551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29354581     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21879297     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9089915     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4533096      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4516825      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1828603      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832784      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       982205      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3797245      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77814551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104863957                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129118829                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19174148                       # Number of memory references committed
system.switch_cpus1.commit.loads             11738074                       # Number of loads committed
system.switch_cpus1.commit.membars              17730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18637014                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116326217                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2663173                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3797245                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269406784                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400143765                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1528378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104863957                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129118829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104863957                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845873                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845873                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182211                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182211                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       690069911                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211305827                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197406331                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35460                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88701560                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31623506                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25935008                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2057666                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13482669                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12352227                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3222978                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89079                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32700070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173782617                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31623506                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15575205                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37350310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11034048                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7425824                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15996456                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       823015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86419028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49068718     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3726349      4.31%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3261019      3.77%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3512528      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3087269      3.57%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1607863      1.86%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1048630      1.21%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2767686      3.20%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18338966     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86419028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356516                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959183                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34392421                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7002431                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35534219                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       553713                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8936243                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5184174                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6599                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206093296                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52031                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8936243                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36098390                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3268011                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       985329                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34346840                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2784214                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199106517                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13542                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1733149                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       767563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          218                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    276511512                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928516774                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928516774                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171710539                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104800973                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34885                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18530                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7412655                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19626913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10241623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       247628                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3360499                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187718573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150859868                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       289468                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62253638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190250803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2161                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86419028                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906970                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31057007     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18198246     21.06%     57.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12283479     14.21%     71.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7799215      9.02%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7672318      8.88%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4536029      5.25%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3447373      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       759524      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       665837      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86419028                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1105989     69.93%     69.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            41      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        208644     13.19%     83.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       266829     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124093313     82.26%     82.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2060012      1.37%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16351      0.01%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     16084310     10.66%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8605882      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150859868                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700758                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1581503                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010483                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    390009735                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250008116                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146632381                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152441371                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       269417                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7159733                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1054                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2337656                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8936243                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2477154                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       164354                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187753439                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       316485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19626913                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10241623                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18513                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6872                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1054                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1260676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1148749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2409425                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148232569                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15116336                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2627299                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23478493                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21013168                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8362157                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671138                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146782283                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146632381                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95656731                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267116048                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653098                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102056675                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124938567                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62818356                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2083915                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77482785                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612469                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167240                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31233186     40.31%     40.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20875919     26.94%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8553345     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4379437      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3760121      4.85%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1850762      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2042999      2.64%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1030769      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3756247      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77482785                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102056675                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124938567                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20371147                       # Number of memory references committed
system.switch_cpus2.commit.loads             12467180                       # Number of loads committed
system.switch_cpus2.commit.membars              16352                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17934434                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112410578                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2462744                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3756247                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261483461                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384458357                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2282532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102056675                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124938567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102056675                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869140                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869140                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150562                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150562                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       669322093                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201118023                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193313753                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32704                       # number of misc regfile writes
system.l20.replacements                         18779                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727222                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29019                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.060202                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.396201                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.336730                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3667.580750                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6317.686318                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358162                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.616962                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53839                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53839                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19877                       # number of Writeback hits
system.l20.Writeback_hits::total                19877                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53839                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53839                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53839                       # number of overall hits
system.l20.overall_hits::total                  53839                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18764                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18778                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18764                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18778                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18764                       # number of overall misses
system.l20.overall_misses::total                18778                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2529571762                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2531004479                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2529571762                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2531004479                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2529571762                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2531004479                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72603                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72617                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19877                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19877                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72603                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72617                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72603                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72617                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258447                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258590                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258447                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258590                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258447                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258590                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134809.835962                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134785.625679                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134809.835962                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134785.625679                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134809.835962                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134785.625679                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3533                       # number of writebacks
system.l20.writebacks::total                     3533                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18764                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18778                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18764                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18778                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18764                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18778                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2352744124                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2354046221                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2352744124                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2354046221                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2352744124                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2354046221                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258447                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258590                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258447                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258590                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258447                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258590                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125386.065018                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125361.924646                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125386.065018                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125361.924646                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125386.065018                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125361.924646                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4731                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          372527                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14971                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.883241                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.648970                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.647255                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2194.024660                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7716.679116                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030825                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001333                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.214260                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.753582                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35960                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35960                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10832                       # number of Writeback hits
system.l21.Writeback_hits::total                10832                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35960                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35960                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35960                       # number of overall hits
system.l21.overall_hits::total                  35960                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4715                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4730                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4715                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4730                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4715                       # number of overall misses
system.l21.overall_misses::total                 4730                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2470101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    610894170                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      613364271                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2470101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    610894170                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       613364271                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2470101                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    610894170                       # number of overall miss cycles
system.l21.overall_miss_latency::total      613364271                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40675                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40690                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10832                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10832                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40675                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40690                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40675                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40690                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115919                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116245                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115919                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116245                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115919                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116245                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129563.980912                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129675.321564                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129563.980912                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129675.321564                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129563.980912                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129675.321564                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3385                       # number of writebacks
system.l21.writebacks::total                     3385                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4715                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4730                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4715                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4730                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4715                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4730                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    566448153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    568778304                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    566448153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    568778304                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    566448153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    568778304                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115919                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116245                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115919                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116245                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115919                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116245                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120137.466172                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120249.112896                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120137.466172                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120249.112896                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120137.466172                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120249.112896                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15608                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          714083                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27896                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.598043                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.339615                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.613547                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6145.792405                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6104.254433                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002632                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000457                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.500146                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.496765                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        82468                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  82468                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18851                       # number of Writeback hits
system.l22.Writeback_hits::total                18851                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        82468                       # number of demand (read+write) hits
system.l22.demand_hits::total                   82468                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        82468                       # number of overall hits
system.l22.overall_hits::total                  82468                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15597                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15608                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15597                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15608                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15597                       # number of overall misses
system.l22.overall_misses::total                15608                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1037351                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2005771552                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2006808903                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1037351                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2005771552                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2006808903                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1037351                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2005771552                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2006808903                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        98065                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              98076                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18851                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18851                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        98065                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               98076                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        98065                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              98076                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159048                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159142                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159048                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159142                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159048                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159142                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 94304.636364                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128599.830224                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128575.660110                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 94304.636364                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128599.830224                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128575.660110                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 94304.636364                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128599.830224                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128575.660110                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4229                       # number of writebacks
system.l22.writebacks::total                     4229                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15597                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15608                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15597                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15608                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15597                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15608                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst       933071                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1859015108                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1859948179                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst       933071                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1859015108                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1859948179                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst       933071                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1859015108                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1859948179                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159048                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159142                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159048                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159142                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159048                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159142                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 84824.636364                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119190.556389                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119166.336430                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 84824.636364                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119190.556389                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119166.336430                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 84824.636364                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119190.556389                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119166.336430                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995432                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015284338                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042825.629779                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995432                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15276721                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15276721                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15276721                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15276721                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15276721                       # number of overall hits
system.cpu0.icache.overall_hits::total       15276721                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15276738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15276738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15276738                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15276738                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15276738                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15276738                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72603                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561313                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72859                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2478.229361                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515934                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484066                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568914                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568914                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22676                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561619                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561619                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157278                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157278                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157278                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157278                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157278                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157278                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8936607967                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8936607967                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8936607967                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8936607967                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8936607967                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8936607967                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10726192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10726192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718897                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718897                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718897                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718897                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014663                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014663                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008876                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008876                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008876                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56820.457833                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56820.457833                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56820.457833                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56820.457833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56820.457833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56820.457833                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19877                       # number of writebacks
system.cpu0.dcache.writebacks::total            19877                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84675                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84675                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84675                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84675                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84675                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84675                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72603                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72603                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72603                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72603                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2957902847                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2957902847                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2957902847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2957902847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2957902847                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2957902847                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40740.779954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40740.779954                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40740.779954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40740.779954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40740.779954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40740.779954                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997264                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014004002                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185353.452586                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997264                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16103693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16103693                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16103693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16103693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16103693                       # number of overall hits
system.cpu1.icache.overall_hits::total       16103693                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2994608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2994608                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2994608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2994608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2994608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2994608                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16103712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16103712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16103712                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16103712                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16103712                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16103712                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157610.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157610.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157610.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2485101                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2485101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2485101                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165673.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40675                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169735966                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40931                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4146.880506                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.816243                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.183757                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905532                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094468                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10971621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10971621                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7401186                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7401186                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17731                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17731                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17730                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17730                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18372807                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18372807                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18372807                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18372807                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       105129                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105129                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       105129                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105129                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       105129                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105129                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4730080904                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4730080904                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4730080904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4730080904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4730080904                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4730080904                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11076750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11076750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7401186                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7401186                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17730                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18477936                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18477936                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18477936                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18477936                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009491                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44993.112310                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44993.112310                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44993.112310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44993.112310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44993.112310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44993.112310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10832                       # number of writebacks
system.cpu1.dcache.writebacks::total            10832                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64454                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64454                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64454                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40675                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40675                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40675                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    847678224                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    847678224                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    847678224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    847678224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    847678224                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    847678224                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20840.275943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20840.275943                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20840.275943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20840.275943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20840.275943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20840.275943                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998160                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010911307                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834684.767695                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998160                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017625                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15996443                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15996443                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15996443                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15996443                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15996443                       # number of overall hits
system.cpu2.icache.overall_hits::total       15996443                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1158519                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1158519                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1158519                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1158519                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1158519                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1158519                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15996456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15996456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15996456                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15996456                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15996456                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15996456                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 89116.846154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89116.846154                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 89116.846154                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89116.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 89116.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89116.846154                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1048351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1048351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1048351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1048351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1048351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1048351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95304.636364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95304.636364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 95304.636364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95304.636364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 95304.636364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95304.636364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 98065                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191493784                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 98321                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1947.638694                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.509316                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.490684                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916052                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083948                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11884924                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11884924                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7871063                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7871063                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16352                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16352                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19755987                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19755987                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19755987                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19755987                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       365488                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       365488                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       365583                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        365583                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       365583                       # number of overall misses
system.cpu2.dcache.overall_misses::total       365583                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14265932264                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14265932264                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9659544                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9659544                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14275591808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14275591808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14275591808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14275591808                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12250412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12250412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7871158                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7871158                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20121570                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20121570                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20121570                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20121570                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029835                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029835                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018169                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018169                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018169                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018169                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39032.559931                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39032.559931                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 101679.410526                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101679.410526                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39048.839273                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39048.839273                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39048.839273                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39048.839273                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18851                       # number of writebacks
system.cpu2.dcache.writebacks::total            18851                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       267423                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       267423                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       267518                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       267518                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       267518                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       267518                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        98065                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        98065                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        98065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        98065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        98065                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        98065                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2710254292                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2710254292                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2710254292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2710254292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2710254292                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2710254292                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004874                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004874                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004874                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004874                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27637.325162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27637.325162                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27637.325162                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27637.325162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27637.325162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27637.325162                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
