###############################################################
#  Generated by:      Cadence Innovus 22.32-s080_1
#  OS:                Linux x86_64(Host ID compute_node_086.srv)
#  Generated on:      Wed May 22 16:55:04 2024
#  Design:            inno_ctrl_phy_top
#  Command:           write_power_intent -1801 ../frontend/inno_ctrl_phy_top_fromBE_0522_2.upf
###############################################################
upf_version 2.1
#source /project/sdr/user/zhanglin/sdr_upf/soc_top_upf_cfg.tcl
source $env(HW)/chips/xstar/asic/full_chip/upf/soc_top_upf_cfg.tcl
create_power_domain pd_top -include_scope
create_power_domain pd_ctrl -elements {inno_combo_memory_ctrl_ip_inst inno_phy_top_glue_inst}
create_supply_port VDDQ -domain {pd_top} -direction {inout}
create_supply_port VDDQL -domain {pd_top} -direction {inout}
create_supply_port VSS -domain {pd_top} -direction {inout}
#create_supply_port VDD_gated -direction {in} -domain {pd_ctrl}
create_supply_port PLLVCCA -domain {pd_top} -direction {inout}
create_supply_port VDD -direction {inout} -domain {pd_top}
create_supply_net PLLVCCA -domain {pd_top}
create_supply_net VDDQ -domain {pd_top}
create_supply_net VDD_gated -domain {pd_ctrl}
create_supply_net VDDQL -domain {pd_top}
create_supply_net VDD -domain {pd_top}
create_supply_net VSS -domain {pd_top}
create_supply_net VDD -reuse -domain {pd_ctrl}
create_supply_net VSS -reuse -domain {pd_ctrl}

create_supply_set  SS_MAIN   -function {power VDD}         -function {ground VSS}
create_supply_set  SS_DDR    -function {power VDD_gated}   -function {ground VSS}
create_supply_set  SS_VDDQ   -function {power VDDQ}        -function {ground VSS}

set_domain_supply_net pd_top -primary_power_net {VDD} -primary_ground_net {VSS}
set_domain_supply_net pd_ctrl -primary_power_net {VDD_gated} -primary_ground_net {VSS}
#create_power_switch sw_pd_ctrl	-domain {pd_ctrl} \ 
#		   		-input_supply_port {TVDD VDD} \
#		   		-output_supply_port {VDD VDD_gated} \
#  		   		-on_state {FULL_ON TVDD {!NSLEEPIN1 & !NSLEEPIN2}} \
#		   		-off_state {FULL_OFF {NSLEEPIN2 || NSLEEPIN1 }} \
#		   		-control_port {NSLEEPIN2 imc_pwr_ddrc_psw_en} \
#		   		-control_port {NSLEEPIN1 imc_pwr_ddrc_psw_en} 

create_power_switch sw_pd_ctrl  -domain {pd_ctrl} \
    -input_supply_port  {TVDD       VDD} \
    -output_supply_port {VDD        VDD_gated} \
    -control_port       {NSLEEPIN2  imc_pwr_ddrc_psw_en} \
    -control_port       {NSLEEPIN1  imc_pwr_ddrc_psw_en} \
    -on_state           {ON         TVDD {(NSLEEPIN1) && (NSLEEPIN2)}} \
    -off_state          {OFF        {(!NSLEEPIN1) && (!NSLEEPIN2)}} \
    -ack_port           {NSLEEPOUT1 imc_pwr_ddrc_psw_ack {NSLEEPIN1 && NSLEEPIN2} }

#map_power_switch psw_PDUSB -domain PD_USB_CTRL -lib_cells {HDRDID2BWP7T40P140LVT}
map_power_switch sw_pd_ctrl -domain pd_ctrl -lib_cells HDRDID2BWP7T40P140
set_isolation TO_TOP_ISO_HIGH -location {self} -name_suffix {ISO_HIGH} -isolation_sense {high} -clamp_value {1} -isolation_power_net {VDD} -elements {inno_combo_memory_ctrl_ip_inst/axi_cactive_p0 inno_combo_memory_ctrl_ip_inst/axi_cactive_p1 inno_combo_memory_ctrl_ip_inst/axi_cactive_p2 inno_combo_memory_ctrl_ip_inst/axi_cactive_p3 inno_combo_memory_ctrl_ip_inst/axi_csysack_p0 inno_combo_memory_ctrl_ip_inst/axi_csysack_p1 inno_combo_memory_ctrl_ip_inst/axi_csysack_p2 inno_combo_memory_ctrl_ip_inst/axi_csysack_p3 inno_combo_memory_ctrl_ip_inst/imc_hwffc_cactive inno_combo_memory_ctrl_ip_inst/imc_hwffc_csysack inno_combo_memory_ctrl_ip_inst/dfi_act_n[1] inno_combo_memory_ctrl_ip_inst/dfi_act_n[0] inno_combo_memory_ctrl_ip_inst/dfi_address[39] inno_combo_memory_ctrl_ip_inst/dfi_address[38] inno_combo_memory_ctrl_ip_inst/dfi_address[37] inno_combo_memory_ctrl_ip_inst/dfi_address[36] inno_combo_memory_ctrl_ip_inst/dfi_address[35] inno_combo_memory_ctrl_ip_inst/dfi_address[34] inno_combo_memory_ctrl_ip_inst/dfi_address[33] inno_combo_memory_ctrl_ip_inst/dfi_address[32] inno_combo_memory_ctrl_ip_inst/dfi_address[31] inno_combo_memory_ctrl_ip_inst/dfi_address[30] inno_combo_memory_ctrl_ip_inst/dfi_address[29] inno_combo_memory_ctrl_ip_inst/dfi_address[28] inno_combo_memory_ctrl_ip_inst/dfi_address[27] inno_combo_memory_ctrl_ip_inst/dfi_address[26] inno_combo_memory_ctrl_ip_inst/dfi_address[25] inno_combo_memory_ctrl_ip_inst/dfi_address[24] inno_combo_memory_ctrl_ip_inst/dfi_address[23] inno_combo_memory_ctrl_ip_inst/dfi_address[22] inno_combo_memory_ctrl_ip_inst/dfi_address[21] inno_combo_memory_ctrl_ip_inst/dfi_address[20] inno_combo_memory_ctrl_ip_inst/dfi_address[19] inno_combo_memory_ctrl_ip_inst/dfi_address[18] inno_combo_memory_ctrl_ip_inst/dfi_address[17] inno_combo_memory_ctrl_ip_inst/dfi_address[16] inno_combo_memory_ctrl_ip_inst/dfi_address[15] inno_combo_memory_ctrl_ip_inst/dfi_address[14] inno_combo_memory_ctrl_ip_inst/dfi_address[13] inno_combo_memory_ctrl_ip_inst/dfi_address[12] inno_combo_memory_ctrl_ip_inst/dfi_address[11] inno_combo_memory_ctrl_ip_inst/dfi_address[10] inno_combo_memory_ctrl_ip_inst/dfi_address[9] inno_combo_memory_ctrl_ip_inst/dfi_address[8] inno_combo_memory_ctrl_ip_inst/dfi_address[7] inno_combo_memory_ctrl_ip_inst/dfi_address[6] inno_combo_memory_ctrl_ip_inst/dfi_address[5] inno_combo_memory_ctrl_ip_inst/dfi_address[4] inno_combo_memory_ctrl_ip_inst/dfi_address[3] inno_combo_memory_ctrl_ip_inst/dfi_address[2] inno_combo_memory_ctrl_ip_inst/dfi_address[1] inno_combo_memory_ctrl_ip_inst/dfi_address[0]  inno_combo_memory_ctrl_ip_inst/FIX_HOLD_ECO_NET_2024051912_PTECO_HOLD_NET49  inno_combo_memory_ctrl_ip_inst/FIX_HOLD_ECO_NET_2024051912_PTECO_HOLD_NET142 inno_combo_memory_ctrl_ip_inst/snps_pd_ctrl__TO_TOP_ISO_HIGH_snps_dfi_address_1_ISO_HIGH_net inno_combo_memory_ctrl_ip_inst/dfi_bank[5] inno_combo_memory_ctrl_ip_inst/dfi_bank[4] inno_combo_memory_ctrl_ip_inst/dfi_bank[3] inno_combo_memory_ctrl_ip_inst/dfi_bank[2] inno_combo_memory_ctrl_ip_inst/dfi_bank[1] inno_combo_memory_ctrl_ip_inst/dfi_bank[0] inno_combo_memory_ctrl_ip_inst/dfi_cs_n[3] inno_combo_memory_ctrl_ip_inst/dfi_cs_n[2] inno_combo_memory_ctrl_ip_inst/dfi_cs_n[1] inno_combo_memory_ctrl_ip_inst/dfi_cs_n[0] inno_combo_memory_ctrl_ip_inst/dfi_ras_n[1] inno_combo_memory_ctrl_ip_inst/dfi_ras_n[0] inno_combo_memory_ctrl_ip_inst/dfi_we_n[1] inno_combo_memory_ctrl_ip_inst/dfi_we_n[0] inno_phy_top_glue_inst/system_rstn_tphy inno_phy_top_glue_inst/presetn_tphy} -isolation_ground_net {VSS} -isolation_signal {imc_pwr_ddrc_iso_en} -applies_to {outputs} -domain {pd_ctrl}
map_isolation_cell TO_TOP_ISO_HIGH -lib_cells {ISOSRHID2BWP7T40P140 ISOSRHID4BWP7T40P140 ISOSRHID8BWP7T40P140} -domain {pd_ctrl}
#map_isolation_cell TO_TOP_ISO_HIGH -lib_cells {ISOSRHID2BWP7T40P140 ISOSRHID4BWP7T40P140 ISOSRHID8BWP7T40P140 PTTIELBWP7T40P140 PTBUFFHDD4BWP7T40P140 PTBUFFHDD8BWP7T40P140 PTINVHDD4BWP7T40P140} -domain {pd_ctrl}
set_isolation TOP_OUT_ISO_LOW -isolation_power_net {VDD} -elements {inno_combo_memory_ctrl_ip_inst/snps_pd_ctrl__TOP_OUT_bscan_mode_if_outISO_LOW_net inno_combo_memory_ctrl_ip_inst/axi_awready_p0 inno_combo_memory_ctrl_ip_inst/axi_wready_p0 inno_combo_memory_ctrl_ip_inst/axi_bid_p0[7] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[6] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[5] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[4] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[3] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[2] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[1] inno_combo_memory_ctrl_ip_inst/axi_bid_p0[0] inno_combo_memory_ctrl_ip_inst/axi_bresp_p0[1] inno_combo_memory_ctrl_ip_inst/axi_bresp_p0[0] inno_combo_memory_ctrl_ip_inst/axi_bvalid_p0 inno_combo_memory_ctrl_ip_inst/axi_arready_p0 inno_combo_memory_ctrl_ip_inst/axi_rid_p0[7] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[6] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[5] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[4] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[3] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[2] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[1] inno_combo_memory_ctrl_ip_inst/axi_rid_p0[0] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[63] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[62] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[61] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[60] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[59] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[58] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[57] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[56] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[55] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[54] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[53] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[52] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[51] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[50] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[49] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[48] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[47] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[46] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[45] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[44] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[43] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[42] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[41] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[40] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[39] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[38] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[37] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[36] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[35] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[34] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[33] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[32] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[31] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[30] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[29] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[28] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[27] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[26] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[25] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[24] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[23] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[22] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[21] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[20] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[19] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[18] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[17] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[16] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[15] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[14] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[13] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[12] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[11] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[10] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[9] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[8] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[7] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[6] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[5] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[4] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[3] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[2] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[1] inno_combo_memory_ctrl_ip_inst/axi_rdata_p0[0] inno_combo_memory_ctrl_ip_inst/axi_rresp_p0[1] inno_combo_memory_ctrl_ip_inst/axi_rresp_p0[0] inno_combo_memory_ctrl_ip_inst/axi_rlast_p0 inno_combo_memory_ctrl_ip_inst/axi_rvalid_p0 inno_combo_memory_ctrl_ip_inst/axi_awready_p1 inno_combo_memory_ctrl_ip_inst/axi_wready_p1 inno_combo_memory_ctrl_ip_inst/axi_bid_p1[7] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[6] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[5] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[4] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[3] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[2] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[1] inno_combo_memory_ctrl_ip_inst/axi_bid_p1[0] inno_combo_memory_ctrl_ip_inst/axi_bresp_p1[1] inno_combo_memory_ctrl_ip_inst/axi_bresp_p1[0] inno_combo_memory_ctrl_ip_inst/axi_bvalid_p1 inno_combo_memory_ctrl_ip_inst/axi_arready_p1 inno_combo_memory_ctrl_ip_inst/axi_rid_p1[7] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[6] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[5] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[4] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[3] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[2] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[1] inno_combo_memory_ctrl_ip_inst/axi_rid_p1[0] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[63] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[62] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[61] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[60] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[59] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[58] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[57] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[56] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[55] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[54] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[53] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[52] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[51] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[50] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[49] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[48] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[47] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[46] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[45] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[44] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[43] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[42] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[41] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[40] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[39] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[38] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[37] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[36] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[35] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[34] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[33] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[32] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[31] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[30] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[29] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[28] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[27] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[26] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[25] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[24] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[23] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[22] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[21] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[20] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[19] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[18] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[17] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[16] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[15] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[14] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[13] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[12] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[11] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[10] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[9] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[8] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[7] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[6] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[5] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[4] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[3] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[2] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[1] inno_combo_memory_ctrl_ip_inst/axi_rdata_p1[0] inno_combo_memory_ctrl_ip_inst/axi_rresp_p1[1] inno_combo_memory_ctrl_ip_inst/axi_rresp_p1[0] inno_combo_memory_ctrl_ip_inst/axi_rlast_p1 inno_combo_memory_ctrl_ip_inst/axi_rvalid_p1 inno_combo_memory_ctrl_ip_inst/axi_awready_p2 inno_combo_memory_ctrl_ip_inst/axi_wready_p2 inno_combo_memory_ctrl_ip_inst/axi_bid_p2[7] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[6] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[5] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[4] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[3] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[2] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[1] inno_combo_memory_ctrl_ip_inst/axi_bid_p2[0] inno_combo_memory_ctrl_ip_inst/axi_bresp_p2[1] inno_combo_memory_ctrl_ip_inst/axi_bresp_p2[0] inno_combo_memory_ctrl_ip_inst/axi_bvalid_p2 inno_combo_memory_ctrl_ip_inst/axi_arready_p2 inno_combo_memory_ctrl_ip_inst/axi_rid_p2[7] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[6] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[5] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[4] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[3] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[2] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[1] inno_combo_memory_ctrl_ip_inst/axi_rid_p2[0] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[63] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[62] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[61] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[60] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[59] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[58] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[57] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[56] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[55] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[54] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[53] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[52] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[51] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[50] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[49] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[48] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[47] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[46] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[45] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[44] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[43] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[42] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[41] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[40] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[39] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[38] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[37] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[36] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[35] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[34] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[33] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[32] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[31] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[30] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[29] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[28] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[27] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[26] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[25] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[24] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[23] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[22] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[21] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[20] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[19] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[18] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[17] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[16] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[15] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[14] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[13] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[12] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[11] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[10] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[9] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[8] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[7] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[6] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[5] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[4] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[3] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[2] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[1] inno_combo_memory_ctrl_ip_inst/axi_rdata_p2[0] inno_combo_memory_ctrl_ip_inst/axi_rresp_p2[1] inno_combo_memory_ctrl_ip_inst/axi_rresp_p2[0] inno_combo_memory_ctrl_ip_inst/axi_rlast_p2 inno_combo_memory_ctrl_ip_inst/axi_rvalid_p2 inno_combo_memory_ctrl_ip_inst/axi_awready_p3 inno_combo_memory_ctrl_ip_inst/axi_wready_p3 inno_combo_memory_ctrl_ip_inst/axi_bid_p3[7] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[6] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[5] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[4] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[3] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[2] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[1] inno_combo_memory_ctrl_ip_inst/axi_bid_p3[0] inno_combo_memory_ctrl_ip_inst/axi_bresp_p3[1] inno_combo_memory_ctrl_ip_inst/axi_bresp_p3[0] inno_combo_memory_ctrl_ip_inst/axi_bvalid_p3 inno_combo_memory_ctrl_ip_inst/axi_arready_p3 inno_combo_memory_ctrl_ip_inst/axi_rid_p3[7] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[6] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[5] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[4] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[3] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[2] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[1] inno_combo_memory_ctrl_ip_inst/axi_rid_p3[0] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[63] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[62] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[61] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[60] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[59] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[58] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[57] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[56] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[55] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[54] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[53] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[52] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[51] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[50] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[49] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[48] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[47] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[46] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[45] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[44] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[43] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[42] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[41] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[40] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[39] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[38] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[37] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[36] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[35] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[34] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[33] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[32] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[31] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[30] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[29] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[28] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[27] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[26] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[25] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[24] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[23] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[22] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[21] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[20] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[19] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[18] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[17] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[16] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[15] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[14] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[13] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[12] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[11] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[10] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[9] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[8] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[7] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[6] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[5] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[4] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[3] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[2] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[1] inno_combo_memory_ctrl_ip_inst/axi_rdata_p3[0] inno_combo_memory_ctrl_ip_inst/axi_rresp_p3[1] inno_combo_memory_ctrl_ip_inst/axi_rresp_p3[0] inno_combo_memory_ctrl_ip_inst/axi_rlast_p3 inno_combo_memory_ctrl_ip_inst/axi_rvalid_p3 inno_combo_memory_ctrl_ip_inst/apb_prdata[31] inno_combo_memory_ctrl_ip_inst/apb_prdata[30] inno_combo_memory_ctrl_ip_inst/apb_prdata[29] inno_combo_memory_ctrl_ip_inst/apb_prdata[28] inno_combo_memory_ctrl_ip_inst/apb_prdata[27] inno_combo_memory_ctrl_ip_inst/apb_prdata[26] inno_combo_memory_ctrl_ip_inst/apb_prdata[25] inno_combo_memory_ctrl_ip_inst/apb_prdata[24] inno_combo_memory_ctrl_ip_inst/apb_prdata[23] inno_combo_memory_ctrl_ip_inst/apb_prdata[22] inno_combo_memory_ctrl_ip_inst/apb_prdata[21] inno_combo_memory_ctrl_ip_inst/apb_prdata[20] inno_combo_memory_ctrl_ip_inst/apb_prdata[19] inno_combo_memory_ctrl_ip_inst/apb_prdata[18] inno_combo_memory_ctrl_ip_inst/apb_prdata[17] inno_combo_memory_ctrl_ip_inst/apb_prdata[16] inno_combo_memory_ctrl_ip_inst/apb_prdata[15] inno_combo_memory_ctrl_ip_inst/apb_prdata[14] inno_combo_memory_ctrl_ip_inst/apb_prdata[13] inno_combo_memory_ctrl_ip_inst/apb_prdata[12] inno_combo_memory_ctrl_ip_inst/apb_prdata[11] inno_combo_memory_ctrl_ip_inst/apb_prdata[10] inno_combo_memory_ctrl_ip_inst/apb_prdata[9] inno_combo_memory_ctrl_ip_inst/apb_prdata[8] inno_combo_memory_ctrl_ip_inst/apb_prdata[7] inno_combo_memory_ctrl_ip_inst/apb_prdata[6] inno_combo_memory_ctrl_ip_inst/apb_prdata[5] inno_combo_memory_ctrl_ip_inst/apb_prdata[4] inno_combo_memory_ctrl_ip_inst/apb_prdata[3] inno_combo_memory_ctrl_ip_inst/apb_prdata[2] inno_combo_memory_ctrl_ip_inst/apb_prdata[1] inno_combo_memory_ctrl_ip_inst/apb_prdata[0] inno_combo_memory_ctrl_ip_inst/apb_pready inno_combo_memory_ctrl_ip_inst/dfi_lp_req inno_combo_memory_ctrl_ip_inst/dfi_lp_wakeup[3] inno_combo_memory_ctrl_ip_inst/dfi_lp_wakeup[2] inno_combo_memory_ctrl_ip_inst/dfi_lp_wakeup[1] inno_combo_memory_ctrl_ip_inst/dfi_lp_wakeup[0] inno_combo_memory_ctrl_ip_inst/dfi_init_start inno_combo_memory_ctrl_ip_inst/dfi_frequency[4] inno_combo_memory_ctrl_ip_inst/dfi_frequency[3] inno_combo_memory_ctrl_ip_inst/dfi_frequency[2] inno_combo_memory_ctrl_ip_inst/dfi_frequency[1] inno_combo_memory_ctrl_ip_inst/dfi_frequency[0] inno_combo_memory_ctrl_ip_inst/dfi_bg[3] inno_combo_memory_ctrl_ip_inst/dfi_bg[2] inno_combo_memory_ctrl_ip_inst/dfi_bg[1] inno_combo_memory_ctrl_ip_inst/dfi_bg[0] inno_combo_memory_ctrl_ip_inst/dfi_cas_n[1] inno_combo_memory_ctrl_ip_inst/dfi_cas_n[0] inno_combo_memory_ctrl_ip_inst/dfi_odt[1] inno_combo_memory_ctrl_ip_inst/dfi_odt[0] inno_combo_memory_ctrl_ip_inst/dfi_reset_n[1] inno_combo_memory_ctrl_ip_inst/dfi_reset_n[0] inno_combo_memory_ctrl_ip_inst/dfi_cke[1] inno_combo_memory_ctrl_ip_inst/dfi_cke[0] inno_combo_memory_ctrl_ip_inst/dfi_dram_clk_disable inno_combo_memory_ctrl_ip_inst/dfi_wrdata[63] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[62] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[61] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[60] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[59] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[58] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[57] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[56] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[55] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[54] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[53] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[52] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[51] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[50] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[49] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[48] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[47] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[46] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[45] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[44] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[43] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[42] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[41] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[40] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[39] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[38] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[37] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[36] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[35] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[34] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[33] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[32] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[31] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[30] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[29] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[28] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[27] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[26] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[25] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[24] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[23] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[22] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[21] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[20] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[19] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[18] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[17] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[16] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[15] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[14] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[13] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[12] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[11] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[10] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[9] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[8] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[7] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[6] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[5] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[4] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[3] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[2] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[1] inno_combo_memory_ctrl_ip_inst/dfi_wrdata[0] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en[3] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en[2] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en[1] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en[0] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[7] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[6] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[5] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[4] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[3] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[2] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[1] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask[0] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en_monitor[3] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en_monitor[2] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en_monitor[1] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_en_monitor[0] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[7] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[6] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[5] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[4] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[3] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[2] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[1] inno_combo_memory_ctrl_ip_inst/dfi_wrdata_mask_monitor[0] inno_combo_memory_ctrl_ip_inst/dfi_rddata_en[3] inno_combo_memory_ctrl_ip_inst/dfi_rddata_en[2] inno_combo_memory_ctrl_ip_inst/dfi_rddata_en[1] inno_combo_memory_ctrl_ip_inst/dfi_rddata_en[0] inno_combo_memory_ctrl_ip_inst/dfi_rddata_valid_monitor inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[7] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[6] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[5] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[4] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[3] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[2] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[1] inno_combo_memory_ctrl_ip_inst/rvld_data_monitor[0] inno_combo_memory_ctrl_ip_inst/rvld_rd_en_monitor[3] inno_combo_memory_ctrl_ip_inst/rvld_rd_en_monitor[2] inno_combo_memory_ctrl_ip_inst/rvld_rd_en_monitor[1] inno_combo_memory_ctrl_ip_inst/rvld_rd_en_monitor[0] inno_combo_memory_ctrl_ip_inst/dfi_phymstr_ack inno_combo_memory_ctrl_ip_inst/dfi_ctrlupd_req inno_combo_memory_ctrl_ip_inst/dfi_ctrlupd_req_type[1] inno_combo_memory_ctrl_ip_inst/dfi_ctrlupd_req_type[0] inno_combo_memory_ctrl_ip_inst/inno_ctrl_phy_top_g0_mbist_tessent_sib_sri_inst_so inno_combo_memory_ctrl_ip_inst/scan_out inno_combo_memory_ctrl_ip_inst/EN1_en0 inno_combo_memory_ctrl_ip_inst/EN2_en0 inno_combo_memory_ctrl_ip_inst/EN3_en0 inno_combo_memory_ctrl_ip_inst/A7_toPad inno_combo_memory_ctrl_ip_inst/A1_toPad inno_combo_memory_ctrl_ip_inst/A3_toPad inno_combo_memory_ctrl_ip_inst/A9_toPad inno_combo_memory_ctrl_ip_inst/A2_toPad inno_combo_memory_ctrl_ip_inst/A4_toPad inno_combo_memory_ctrl_ip_inst/A0_toPad inno_combo_memory_ctrl_ip_inst/CK_toPad inno_combo_memory_ctrl_ip_inst/A5_toPad inno_combo_memory_ctrl_ip_inst/A6_toPad inno_combo_memory_ctrl_ip_inst/A8_toPad inno_combo_memory_ctrl_ip_inst/CKB_toPad inno_combo_memory_ctrl_ip_inst/ODT0_toPad inno_combo_memory_ctrl_ip_inst/CSB0_toPad inno_combo_memory_ctrl_ip_inst/CKE0_toPad inno_combo_memory_ctrl_ip_inst/A_DQ5_toPad inno_combo_memory_ctrl_ip_inst/A_DQ0_toPad inno_combo_memory_ctrl_ip_inst/A_DQ3_toPad inno_combo_memory_ctrl_ip_inst/A_DQ1_toPad inno_combo_memory_ctrl_ip_inst/A_DQ7_toPad inno_combo_memory_ctrl_ip_inst/A_DQ9_toPad inno_combo_memory_ctrl_ip_inst/A_DQ2_toPad inno_combo_memory_ctrl_ip_inst/A_DQ6_toPad inno_combo_memory_ctrl_ip_inst/A_DM1_toPad inno_combo_memory_ctrl_ip_inst/A_DQ8_toPad inno_combo_memory_ctrl_ip_inst/A_DQ4_toPad inno_combo_memory_ctrl_ip_inst/A_DM0_toPad inno_combo_memory_ctrl_ip_inst/A_DQ12_toPad inno_combo_memory_ctrl_ip_inst/A_DQ11_toPad inno_combo_memory_ctrl_ip_inst/A_DQ14_toPad inno_combo_memory_ctrl_ip_inst/RESETN_toPad inno_combo_memory_ctrl_ip_inst/A_DQ15_toPad inno_combo_memory_ctrl_ip_inst/A_DQ13_toPad inno_combo_memory_ctrl_ip_inst/A_DQ10_toPad inno_combo_memory_ctrl_ip_inst/A_DQS1_toPad inno_combo_memory_ctrl_ip_inst/A_DQSB1_toPad inno_combo_memory_ctrl_ip_inst/A_DQS0_toPad inno_combo_memory_ctrl_ip_inst/A_DQSB0_toPad inno_combo_memory_ctrl_ip_inst/async_set_reset_dynamic_disable inno_combo_memory_ctrl_ip_inst/dfi_clk1x inno_combo_memory_ctrl_ip_inst/inno_ctrl_phy_top_g1_sti_tessent_edt_c1_chan_out_0_lockup_inst_last_Q inno_combo_memory_ctrl_ip_inst/inno_ctrl_phy_top_g1_sti_tessent_edt_c1_chan_out_1_lockup_inst_last_Q inno_combo_memory_ctrl_ip_inst/inno_ctrl_phy_top_g1_sti_tessent_edt_c1_chan_out_2_lockup_inst_last_Q inno_combo_memory_ctrl_ip_inst/ts_0_no30610 inno_combo_memory_ctrl_ip_inst/ts_0_no13975 inno_combo_memory_ctrl_ip_inst/ts_0_no24382 inno_combo_memory_ctrl_ip_inst/ts_0_no29896 inno_combo_memory_ctrl_ip_inst/ts_0_no30602 inno_combo_memory_ctrl_ip_inst/ts_0_no30603 inno_combo_memory_ctrl_ip_inst/ts_0_no30604 inno_combo_memory_ctrl_ip_inst/ts_0_no32229 inno_combo_memory_ctrl_ip_inst/ts_0_no32252 inno_combo_memory_ctrl_ip_inst/ts_0_no35291 inno_combo_memory_ctrl_ip_inst/edt_scan_in[519] inno_combo_memory_ctrl_ip_inst/edt_scan_in[518] inno_combo_memory_ctrl_ip_inst/edt_scan_in[517] inno_combo_memory_ctrl_ip_inst/edt_scan_in[516] inno_combo_memory_ctrl_ip_inst/edt_scan_in[515] inno_combo_memory_ctrl_ip_inst/edt_scan_in[514] inno_combo_memory_ctrl_ip_inst/edt_scan_in[513] inno_combo_memory_ctrl_ip_inst/edt_scan_in[512] inno_combo_memory_ctrl_ip_inst/edt_scan_in[511] inno_combo_memory_ctrl_ip_inst/edt_scan_in[510] inno_combo_memory_ctrl_ip_inst/edt_scan_in[509] inno_combo_memory_ctrl_ip_inst/edt_scan_in[508] inno_combo_memory_ctrl_ip_inst/edt_scan_in[507] inno_combo_memory_ctrl_ip_inst/edt_scan_in[506] inno_combo_memory_ctrl_ip_inst/edt_scan_in[505] inno_combo_memory_ctrl_ip_inst/edt_scan_in[504] inno_combo_memory_ctrl_ip_inst/edt_scan_in[503] inno_combo_memory_ctrl_ip_inst/edt_scan_in[502] inno_combo_memory_ctrl_ip_inst/edt_scan_in[501] inno_combo_memory_ctrl_ip_inst/edt_scan_in[500] inno_combo_memory_ctrl_ip_inst/edt_scan_in[499] inno_combo_memory_ctrl_ip_inst/edt_scan_in[498] inno_combo_memory_ctrl_ip_inst/edt_scan_in[497] inno_combo_memory_ctrl_ip_inst/edt_scan_in[496] inno_combo_memory_ctrl_ip_inst/edt_scan_in[495] inno_combo_memory_ctrl_ip_inst/edt_scan_in[494] inno_combo_memory_ctrl_ip_inst/edt_scan_in[493] inno_combo_memory_ctrl_ip_inst/edt_scan_in[492] inno_combo_memory_ctrl_ip_inst/edt_scan_in[491] inno_combo_memory_ctrl_ip_inst/edt_scan_in[490] inno_combo_memory_ctrl_ip_inst/edt_scan_in[489] inno_combo_memory_ctrl_ip_inst/edt_scan_in[488] inno_combo_memory_ctrl_ip_inst/edt_scan_in[487] inno_combo_memory_ctrl_ip_inst/edt_scan_in[486] inno_combo_memory_ctrl_ip_inst/edt_scan_in[485] inno_combo_memory_ctrl_ip_inst/edt_scan_in[484] inno_combo_memory_ctrl_ip_inst/edt_scan_in[483] inno_combo_memory_ctrl_ip_inst/edt_scan_in[482] inno_combo_memory_ctrl_ip_inst/edt_scan_in[481] inno_combo_memory_ctrl_ip_inst/edt_scan_in[480] inno_combo_memory_ctrl_ip_inst/edt_scan_in[479] inno_combo_memory_ctrl_ip_inst/edt_scan_in[478] inno_combo_memory_ctrl_ip_inst/edt_scan_in[477] inno_combo_memory_ctrl_ip_inst/edt_scan_in[476] inno_combo_memory_ctrl_ip_inst/edt_scan_in[475] inno_combo_memory_ctrl_ip_inst/edt_scan_in[474] inno_combo_memory_ctrl_ip_inst/edt_scan_in[473] inno_combo_memory_ctrl_ip_inst/edt_scan_in[472] inno_combo_memory_ctrl_ip_inst/edt_scan_in[471] inno_combo_memory_ctrl_ip_inst/edt_scan_in[470] inno_combo_memory_ctrl_ip_inst/edt_scan_in[469] inno_combo_memory_ctrl_ip_inst/edt_scan_in[468] inno_combo_memory_ctrl_ip_inst/edt_scan_in[467] inno_combo_memory_ctrl_ip_inst/edt_scan_in[466] inno_combo_memory_ctrl_ip_inst/edt_scan_in[465] inno_combo_memory_ctrl_ip_inst/edt_scan_in[464] inno_combo_memory_ctrl_ip_inst/edt_scan_in[463] inno_combo_memory_ctrl_ip_inst/edt_scan_in[462] inno_combo_memory_ctrl_ip_inst/edt_scan_in[461] inno_combo_memory_ctrl_ip_inst/edt_scan_in[460] inno_combo_memory_ctrl_ip_inst/edt_scan_in[459] inno_combo_memory_ctrl_ip_inst/edt_scan_in[458] inno_combo_memory_ctrl_ip_inst/edt_scan_in[457] inno_combo_memory_ctrl_ip_inst/edt_scan_in[456] inno_combo_memory_ctrl_ip_inst/edt_scan_in[455] inno_combo_memory_ctrl_ip_inst/edt_scan_in[454] inno_combo_memory_ctrl_ip_inst/edt_scan_in[453] inno_combo_memory_ctrl_ip_inst/edt_scan_in[452] inno_combo_memory_ctrl_ip_inst/edt_scan_in[451] inno_combo_memory_ctrl_ip_inst/edt_scan_in[450] inno_combo_memory_ctrl_ip_inst/edt_scan_in[449] inno_combo_memory_ctrl_ip_inst/edt_scan_in[448] inno_combo_memory_ctrl_ip_inst/edt_scan_in[447] inno_combo_memory_ctrl_ip_inst/edt_scan_in[446] inno_combo_memory_ctrl_ip_inst/edt_scan_in[445] inno_combo_memory_ctrl_ip_inst/edt_scan_in[444] inno_combo_memory_ctrl_ip_inst/edt_scan_in[443] inno_combo_memory_ctrl_ip_inst/edt_scan_in[442] inno_combo_memory_ctrl_ip_inst/edt_scan_in[441] inno_combo_memory_ctrl_ip_inst/edt_scan_in[440] inno_combo_memory_ctrl_ip_inst/edt_scan_in[439] inno_combo_memory_ctrl_ip_inst/edt_scan_in[438] inno_combo_memory_ctrl_ip_inst/edt_scan_in[437] inno_combo_memory_ctrl_ip_inst/edt_scan_in[436] inno_combo_memory_ctrl_ip_inst/edt_scan_in[435] inno_combo_memory_ctrl_ip_inst/edt_scan_in[434] inno_combo_memory_ctrl_ip_inst/edt_scan_in[433] inno_combo_memory_ctrl_ip_inst/edt_scan_in[432] inno_combo_memory_ctrl_ip_inst/edt_scan_in[431] inno_combo_memory_ctrl_ip_inst/edt_scan_in[430] inno_combo_memory_ctrl_ip_inst/edt_scan_in[429] inno_combo_memory_ctrl_ip_inst/edt_scan_in[428] inno_combo_memory_ctrl_ip_inst/edt_scan_in[427] inno_combo_memory_ctrl_ip_inst/edt_scan_in[426] inno_combo_memory_ctrl_ip_inst/edt_scan_in[425] inno_combo_memory_ctrl_ip_inst/edt_scan_in[424] inno_combo_memory_ctrl_ip_inst/edt_scan_in[423] inno_combo_memory_ctrl_ip_inst/edt_scan_in[422] inno_combo_memory_ctrl_ip_inst/edt_scan_in[421] inno_combo_memory_ctrl_ip_inst/edt_scan_in[420] inno_combo_memory_ctrl_ip_inst/scanen_out inno_combo_memory_ctrl_ip_inst/imc_scan_rstn_ts1 inno_combo_memory_ctrl_ip_inst/scanmode_out inno_phy_top_glue_inst/bist_complete inno_phy_top_glue_inst/bist_error inno_phy_top_glue_inst/ddr_plllock inno_phy_top_glue_inst/prdata[31] inno_phy_top_glue_inst/prdata[30] inno_phy_top_glue_inst/prdata[29] inno_phy_top_glue_inst/prdata[28] inno_phy_top_glue_inst/prdata[27] inno_phy_top_glue_inst/prdata[26] inno_phy_top_glue_inst/prdata[25] inno_phy_top_glue_inst/prdata[24] inno_phy_top_glue_inst/prdata[23] inno_phy_top_glue_inst/prdata[22] inno_phy_top_glue_inst/prdata[21] inno_phy_top_glue_inst/prdata[20] inno_phy_top_glue_inst/prdata[19] inno_phy_top_glue_inst/prdata[18] inno_phy_top_glue_inst/prdata[17] inno_phy_top_glue_inst/prdata[16] inno_phy_top_glue_inst/prdata[15] inno_phy_top_glue_inst/prdata[14] inno_phy_top_glue_inst/prdata[13] inno_phy_top_glue_inst/prdata[12] inno_phy_top_glue_inst/prdata[11] inno_phy_top_glue_inst/prdata[10] inno_phy_top_glue_inst/prdata[9] inno_phy_top_glue_inst/prdata[8] inno_phy_top_glue_inst/prdata[7] inno_phy_top_glue_inst/prdata[6] inno_phy_top_glue_inst/prdata[5] inno_phy_top_glue_inst/prdata[4] inno_phy_top_glue_inst/prdata[3] inno_phy_top_glue_inst/prdata[2] inno_phy_top_glue_inst/prdata[1] inno_phy_top_glue_inst/prdata[0] inno_phy_top_glue_inst/pready inno_phy_top_glue_inst/bist_mode_tphy inno_phy_top_glue_inst/bist_mux_tphy inno_phy_top_glue_inst/bist_start_tphy inno_phy_top_glue_inst/scanclk_tphy inno_phy_top_glue_inst/scanen_tphy inno_phy_top_glue_inst/paddr_tphy[12] inno_phy_top_glue_inst/paddr_tphy[11] inno_phy_top_glue_inst/paddr_tphy[10] inno_phy_top_glue_inst/paddr_tphy[9] inno_phy_top_glue_inst/paddr_tphy[8] inno_phy_top_glue_inst/paddr_tphy[7] inno_phy_top_glue_inst/paddr_tphy[6] inno_combo_memory_ctrl_ip_inst/LTIELO_7_NET inno_combo_memory_ctrl_ip_inst/LTIELO_6_NET inno_combo_memory_ctrl_ip_inst/LTIELO_5_NET inno_combo_memory_ctrl_ip_inst/LTIELO_4_NET inno_combo_memory_ctrl_ip_inst/p_6 inno_combo_memory_ctrl_ip_inst/p_5 inno_combo_memory_ctrl_ip_inst/p_4 inno_combo_memory_ctrl_ip_inst/p_3 inno_phy_top_glue_inst/paddr_tphy[5] inno_phy_top_glue_inst/paddr_tphy[4] inno_phy_top_glue_inst/paddr_tphy[3] inno_phy_top_glue_inst/paddr_tphy[2] inno_phy_top_glue_inst/paddr_tphy[1] inno_phy_top_glue_inst/paddr_tphy[0] inno_phy_top_glue_inst/pclk_tphy inno_phy_top_glue_inst/penable_tphy inno_phy_top_glue_inst/psel_tphy inno_phy_top_glue_inst/pwdata_tphy[31] inno_phy_top_glue_inst/pwdata_tphy[30] inno_phy_top_glue_inst/pwdata_tphy[29] inno_phy_top_glue_inst/pwdata_tphy[28] inno_phy_top_glue_inst/pwdata_tphy[27] inno_phy_top_glue_inst/pwdata_tphy[26] inno_phy_top_glue_inst/pwdata_tphy[25] inno_phy_top_glue_inst/pwdata_tphy[24] inno_phy_top_glue_inst/pwdata_tphy[23] inno_phy_top_glue_inst/pwdata_tphy[22] inno_phy_top_glue_inst/pwdata_tphy[21] inno_phy_top_glue_inst/pwdata_tphy[20] inno_phy_top_glue_inst/pwdata_tphy[19] inno_phy_top_glue_inst/pwdata_tphy[18] inno_phy_top_glue_inst/pwdata_tphy[17] inno_phy_top_glue_inst/pwdata_tphy[16] inno_phy_top_glue_inst/pwdata_tphy[15] inno_phy_top_glue_inst/pwdata_tphy[14] inno_phy_top_glue_inst/pwdata_tphy[13] inno_phy_top_glue_inst/pwdata_tphy[12] inno_phy_top_glue_inst/pwdata_tphy[11] inno_phy_top_glue_inst/pwdata_tphy[10] inno_phy_top_glue_inst/pwdata_tphy[9] inno_phy_top_glue_inst/pwdata_tphy[8] inno_phy_top_glue_inst/pwdata_tphy[7] inno_phy_top_glue_inst/pwdata_tphy[6] inno_phy_top_glue_inst/pwdata_tphy[5] inno_phy_top_glue_inst/pwdata_tphy[4] inno_phy_top_glue_inst/pwdata_tphy[3] inno_phy_top_glue_inst/pwdata_tphy[2] inno_phy_top_glue_inst/pwdata_tphy[1] inno_phy_top_glue_inst/pwdata_tphy[0] inno_phy_top_glue_inst/pwrite_tphy} -name_suffix {ISO_LOW} -isolation_ground_net {VSS} -isolation_signal {imc_pwr_ddrc_iso_en} -isolation_sense {high} -domain {pd_ctrl} -applies_to {outputs} -clamp_value {0} -location {self}
map_isolation_cell TOP_OUT_ISO_LOW -lib_cells {ISOSRLOD2BWP7T40P140 ISOSRLOD4BWP7T40P140 ISOSRLOD8BWP7T40P140} -domain {pd_ctrl}
#map_isolation_cell TOP_OUT_ISO_LOW -lib_cells {ISOSRLOD2BWP7T40P140 ISOSRLOD4BWP7T40P140 ISOSRLOD8BWP7T40P140 PTTIELBWP7T40P140 PTBUFFHDD4BWP7T40P140 PTBUFFHDD8BWP7T40P140 PTINVHDD4BWP7T40P140} -domain {pd_ctrl}
connect_supply_net VDD -ports {VDD}
connect_supply_net VSS -ports {VSS}
connect_supply_net VDDQ -ports {VDDQ}
connect_supply_net VDDQL -ports {VDDQL}
connect_supply_net PLLVCCA -ports {PLLVCCA}
connect_supply_net VDD_gated -ports {inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_0__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_1__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_2__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_3__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_4__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_5__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_6__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_7__u_rf_2p_128x8_inst/VDDPE inno_combo_memory_ctrl_ip_inst/sdram_bist_inst/imc_sdram_bist_gen_inst/bist_rrb_rd/u_rf_2p_128x64_inst/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_0/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_1/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_2/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_3/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_0/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_1/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_2/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDPE inno_combo_memory_ctrl_ip_inst/imc_slave_if_3/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDPE}
connect_supply_net VDD_gated -ports {inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_0__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_1__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_2__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_3__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_4__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_5__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_6__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_7__u_rf_2p_128x8_inst/VDDCE inno_combo_memory_ctrl_ip_inst/sdram_bist_inst/imc_sdram_bist_gen_inst/bist_rrb_rd/u_rf_2p_128x64_inst/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_0/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_1/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_2/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_3/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_0/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_1/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_2/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDCE inno_combo_memory_ctrl_ip_inst/imc_slave_if_3/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VDDCE}
connect_supply_net VSS -ports {inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_0__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_1__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_2__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_3__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_4__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_5__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_6__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_core_top_inst/imc_wdata_manager/wdata_ram_7__u_rf_2p_128x8_inst/VSSE inno_combo_memory_ctrl_ip_inst/sdram_bist_inst/imc_sdram_bist_gen_inst/bist_rrb_rd/u_rf_2p_128x64_inst/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_0/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_1/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_2/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_3/imc_sif_rd_inst/imc_sif_rrb_rd/u_rf_2p_128x104_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_0/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_1/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_2/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VSSE inno_combo_memory_ctrl_ip_inst/imc_slave_if_3/imc_sif_wr_inst/imc_sif_wadc_inst/imc_sif_wadg_inst/wdata_fifo/sync_fifo_sram/imc_sram_fifo/genblk1_u_rf_2p_128x72_inst0/VSSE}
connect_supply_net VDD -ports {INNO_DDR_PHY/VDD}
connect_supply_net VSS -ports {INNO_DDR_PHY/VSS}
connect_supply_net VDDQ -ports {INNO_DDR_PHY/VDDQ}
connect_supply_net VDDQL -ports {INNO_DDR_PHY/VDDQL}
connect_supply_net PLLVCCA -ports {INNO_DDR_PHY/PLLVCCA}


#add_port_state VSS -state {FULL_ON 0.000000}
#add_port_state VDD_gated -state {FULL_ON 0.720000} -state {FULL_OFF off}
#add_port_state VDD -state {FULL_ON 0.720000}
#add_port_state VDDQ -state {FULL_ON 0.720000}
#create_pst top_pst -supplies {VDD VDD_gated VSS VDDQ}
#add_pst_state ctrl_off -pst {top_pst} -state {FULL_ON FULL_OFF FULL_ON FULL_ON}
#add_pst_state all_on -pst {top_pst}   -state {FULL_ON FULL_ON  FULL_ON FULL_ON}

#-------------------------------------------------------------------------------
# Power State Setting
#-------------------------------------------------------------------------------

add_power_state -supply SS_MAIN \
-state ON   {-supply_expr {power  == {FULL_ON 0.72} && ground == {FULL_ON 0.0 }} } \
-state OFF  {-supply_expr {power  == {OFF         } } } 

add_power_state -supply SS_DDR \
-state ON   {-supply_expr {power  == {FULL_ON 0.72} && ground == {FULL_ON 0.0 }} } \
-state OFF  {-supply_expr {power  == {OFF         } } }

add_power_state pd_top \
-state ST1 	" -logic_expr { SS_MAIN == ON  &&  SS_DDR == ON  } " \
-state ST2 	" -logic_expr { SS_MAIN == ON  &&  SS_DDR == OFF } " \
-state ST3 	" -logic_expr { SS_MAIN == OFF &&  SS_DDR == OFF } "

