strict digraph "" {
	node [label="\N"];
	"322:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88e956d3d0>",
		fillcolor=springgreen,
		label="322:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"322:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88e956db90>",
		fillcolor=turquoise,
		label="322:BL
m1_wb_ack_o <= s1_wb_ack_i;
m1_wb_dat_o <= s1_wb_dat_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e956dbd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f88e956dd10>]",
		style=filled,
		typ=Block];
	"322:IF" -> "322:BL"	 [cond="['m1_addressed_s1']",
		label=m1_addressed_s1,
		lineno=322];
	"326:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88e956d810>",
		fillcolor=springgreen,
		label="326:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"322:IF" -> "326:IF"	 [cond="['m1_addressed_s1']",
		label="!(m1_addressed_s1)",
		lineno=322];
	"Leaf_318:AL"	 [def_var="['m1_wb_dat_o', 'm1_wb_ack_o']",
		label="Leaf_318:AL"];
	"318:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f88e956df10>",
		clk_sens=False,
		fillcolor=gold,
		label="318:AL",
		sens="['m1_in_progress', 'm1_wb_adr_i', 's1_wb_ack_i', 's2_wb_ack_i', 's1_wb_dat_i', 's2_wb_dat_i', 'm1_addressed_s1', 'm1_addressed_s2']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['m1_addressed_s1', 's2_wb_dat_i', 'm1_addressed_s2', 's1_wb_ack_i', 's2_wb_ack_i', 'm1_in_progress', 's1_wb_dat_i']"];
	"319:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88e9571490>",
		fillcolor=turquoise,
		label="319:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"318:AL" -> "319:BL"	 [cond="[]",
		lineno=None];
	"332:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e9571510>",
		fillcolor=firebrick,
		label="332:NS
m1_wb_ack_o <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e9571510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"332:NS" -> "Leaf_318:AL"	 [cond="[]",
		lineno=None];
	"322:BL" -> "Leaf_318:AL"	 [cond="[]",
		lineno=None];
	"320:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88e95714d0>",
		fillcolor=springgreen,
		label="320:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"319:BL" -> "320:IF"	 [cond="[]",
		lineno=None];
	"320:IF" -> "332:NS"	 [cond="['m1_in_progress']",
		label="!(m1_in_progress)",
		lineno=320];
	"321:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88e9571650>",
		fillcolor=turquoise,
		label="321:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"320:IF" -> "321:BL"	 [cond="['m1_in_progress']",
		label=m1_in_progress,
		lineno=320];
	"326:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88e956d510>",
		fillcolor=turquoise,
		label="326:BL
m1_wb_ack_o <= s2_wb_ack_i;
m1_wb_dat_o <= s2_wb_dat_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e956d550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f88e956d690>]",
		style=filled,
		typ=Block];
	"326:BL" -> "Leaf_318:AL"	 [cond="[]",
		lineno=None];
	"326:IF" -> "326:BL"	 [cond="['m1_addressed_s2']",
		label=m1_addressed_s2,
		lineno=326];
	"321:BL" -> "322:IF"	 [cond="[]",
		lineno=None];
}
