@W: MT530 :"e:\projects\actel\actelkit\m2s\refdes\2\115200\myfirstproject\hdl\mycounter.vhd":18:4:18:5|Found inferred clock MyFirstProject_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 24 sequential elements including MyCounter_0.Qaux[22:0]. This clock has no specified timing constraint which may adversely impact design performance. 
