<div align="center">

# âš¡ 8-Bit Kogge-Stone Adder: RTL to GDSII

</div>

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-blue?style=for-the-badge)
![Technology](https://img.shields.io/badge/Tech-90nm%20%7C%20180nm-green?style=for-the-badge)
![License](https://img.shields.io/badge/License-MIT-yellow?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

*A high-performance parallel prefix adder implementing complete ASIC design flow*

[Overview](#-overview) â€¢ [Architecture](#-architecture) â€¢ [Results](#-results) â€¢ [Getting Started](#-getting-started) â€¢ [Documentation](#-documentation)

---

</div>

## ğŸ¯ Overview

This project presents a *complete RTL-to-GDSII implementation* of an 8-bit Kogge-Stone Adder, one of the fastest parallel prefix adder architectures used in modern high-performance computing systems. The design achieves *logarithmic delay complexity O(logâ‚‚n)* compared to linear delay O(n) in conventional ripple carry adders.

### âœ¨ Key Highlights

- ğŸš€ *Ultra-Fast Addition*: Logarithmic carry propagation with only 3 prefix stages
- ğŸ¨ *Dual Technology*: Complete implementation in both 90nm and 180nm CMOS
- âš™ *Parameterized Design*: Scalable Verilog RTL with configurable precision
- ğŸ”¬ *Full Verification*: Comprehensive testbench with self-checking assertions
- ğŸ­ *Production Ready*: DRC/LVS clean layout ready for fabrication
- ğŸ“Š *Optimized Performance*: 2.05ns critical path delay at 90nm technology

---

## ğŸ— Architecture

### Design Hierarchy

The Kogge-Stone Adder operates in three distinct stages:


â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INPUT OPERANDS                        â”‚
â”‚                    A[7:0]  B[7:0]                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚  PRE-PROCESSING â”‚  â—„â”€â”€ Generate (Gi) & Propagate (Pi)
         â”‚     STAGE       â”‚      Gi = Ai Â· Bi
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜      Pi = Ai âŠ• Bi
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ PREFIX NETWORK  â”‚  â—„â”€â”€ Parallel Carry Computation
         â”‚   (3 Levels)    â”‚      Logâ‚‚(8) = 3 stages
         â”‚   Level 1       â”‚      Span: 2Â¹ = 2 bits
         â”‚   Level 2       â”‚      Span: 2Â² = 4 bits
         â”‚   Level 3       â”‚      Span: 2Â³ = 8 bits
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ POST-PROCESSING â”‚  â—„â”€â”€ Sum Generation
         â”‚     STAGE       â”‚      Si = Pi âŠ• Ci
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚    OUTPUTS      â”‚
         â”‚  SUM[7:0]       â”‚
         â”‚  OVERFLOW       â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

![Simulation Waveforms](./images/arch.png)

### Prefix Operator

The core operation combines generate and propagate pairs:


(Gk, Pk) â—¦ (Gj, Pj) = (Gk + PkÂ·Gj, PkÂ·Pj)


This associative operator enables parallel prefix computation across all bit positions.

---

## ğŸ“Š Results

### Performance Comparison

| Technology | Area (Î¼mÂ²) | Delay (ns) | Power (Î¼W) | Cells |
|:----------:|:----------:|:----------:|:----------:|:-----:|
| *90nm*   | 176.36     | 2.05       | 21.93      | 30    |
| *180nm*  | 652.00     | TBD        | 85.80      | 39    |

### Post-Layout Metrics (90nm)


â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘        DESIGN SUMMARY - 90nm             â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  Die Area       : 791.13 Î¼mÂ²             â•‘
â•‘  Core Area      : 176.36 Î¼mÂ²             â•‘
â•‘  Utilization    : ~22.3%                 â•‘
â•‘  Critical Path  : 5.97 ns (post-layout)  â•‘
â•‘  Total Power    : 25.08 Î¼W               â•‘
â•‘  Technology     : 90nm CMOS              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

### Post-Layout Metrics (180nm)

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘        DESIGN SUMMARY - 180nm            â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  Die Area       : 1881.9 Î¼mÂ²             â•‘
â•‘  Die Dimensions : 44.22 x 42.56 Î¼mÂ²      â•‘
â•‘  Core Area      : 652.00 Î¼mÂ² (synth)     â•‘
â•‘  Maximum Delay  : TBD ns (post-layout)   â•‘
â•‘  Total Power    : 85.8 Î¼W                â•‘
â•‘  Technology     : 180nm CMOS             â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

### Synthesis Results (90nm)

- âœ… *Timing Clean*: All paths meet timing constraints
- âœ… *DRC Clean*: Zero design rule violations
- âœ… *LVS Clean*: Layout matches schematic perfectly
- âœ… *Power Optimized*: Low leakage with efficient switching

---

## ğŸ–¼ Visual Gallery

### RTL Simulation Waveforms

![Simulation Waveforms](./images/waveforms.png)
Functional verification showing correct addition and overflow detection

### Gate-Level Schematic

<div align="center">

| 180nm Technology | 90nm Technology |
|:----------------:|:---------------:|
| ![180nm Schematic](./images/genus_schematic.png) | ![90nm Schematic](./images/genus_schematic_90.png) |

</div>

### Physical Layout

#### 180nm Implementation

![180nm Layout](./images/layout_180.png)
![180nm Layout](./images/layout_180_3d.png)

Complete routed layout with 2D and 3D views

#### 90nm Implementation

![90nm Layout](./images/layout_90.png)

Optimized layout showing improved density and routing

---

## ğŸš€ Getting Started

### Prerequisites

bash
# Required Tools
- Xilinx Vivado (for simulation)
- Cadence Genus (for synthesis)
- Cadence Innovus (for place & route)
- 90nm/180nm CMOS standard cell libraries


### Quick Start

1. *Clone the repository*
   bash
   git clone https://github.com/upadhyaypranjal/8-Bit-Kogge-Stone-Adder.git
   cd 8-Bit-Kogge-Stone-Adder
   

2. *Run RTL Simulation*
   bash
   cd rtl
   # Open Vivado and source the simulation script
   vivado -mode batch -source sim_kogge_stone.tcl
   

3. *Synthesize the Design*
   bash
   cd synthesis
   genus -f run_synthesis.tcl
   

4. *Run Place & Route*
   bash
   cd pnr
   innovus -init run_innovus.tcl
   

---

---

## ğŸ”¬ Technical Specifications

### RTL Features

- *Parameterized Design*: Configurable PRECISION parameter for any bit-width
- *Automatic Stage Calculation*: Uses clog2 function to compute prefix stages
- *Overflow Detection*: Dedicated overflow flag for arithmetic operations
- *Fully Synthesizable*: Clean RTL without simulation-only constructs

### Design Metrics

| Parameter | Value | Description |
|-----------|-------|-------------|
| Bit Width | 8 | Default precision (configurable) |
| Prefix Stages | 3 | logâ‚‚(8) stages for 8-bit operation |
| Logic Depth | O(logâ‚‚n) | Theoretical delay complexity |
| Fan-out | Bounded | Consistent across all stages |
| Wiring Complexity | High | Dense interconnect network |

---

## ğŸ“ Academic Context

### Course Information

- *Course*: VLSI System Design (EC-307)
- *Faculty*: Dr. P. Ranga Babu, Department of ECE - IIITDM Kurnool
- *Date*: October 18, 2025

### Learning Outcomes

âœ“ Complete ASIC design flow from specification to layout  
âœ“ RTL coding and functional verification using Verilog  
âœ“ Logic synthesis and technology mapping  
âœ“ Physical design including floorplanning and routing  
âœ“ Timing analysis and power optimization  
âœ“ Design rule checking and layout versus schematic verification  

---

## ğŸ“š References

1. *A. K. Sahu and D. S. Kushwah, "A Review on Different Parallel Prefix Adders for High Speed and Low Power Applications," *International Journal of Scientific Research and Engineering Trends (IJSRET), vol. 9, no. 4, pp. 317-321, Jul.-Aug. 2023.

2. *A. Mishra and N. Sharma, "Design and Performance Analysis of 64-bit Kogge Stone Adder using GDI and FinFET Technique," *International Research Journal of Engineering and Technology (IRJET), vol. 7, no. 3, pp. 4185-4190, Mar. 2020.

3. *ElProCus*, "Kogge Stone Adder: Circuit, Design, Advantages & Its Applications," [Online]. Available: https://www.elprocus.com/kogge-stone-adder/

---

## ğŸ›  Tools & Technologies

<div align="center">

| Category | Tools |
|:--------:|:------|
| *HDL* | Verilog HDL |
| *Simulation* | Xilinx Vivado |
| *Synthesis* | Cadence Genus |
| *Place & Route* | Cadence Innovus |
| *Technology* | 90nm & 180nm CMOS Libraries |
| *Verification* | Custom Testbench, DRC, LVS |

</div>

---

## ğŸ¤ Contributing

Contributions are welcome! If you'd like to improve this project:

1. Fork the repository
2. Create a feature branch (git checkout -b feature/AmazingFeature)
3. Commit your changes (git commit -m 'Add some AmazingFeature')
4. Push to the branch (git push origin feature/AmazingFeature)
5. Open a Pull Request

---

## ğŸ“ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ğŸ“¬ Contact

*Pranjal Upadhyay*

- ğŸ“§ Email: pranjal2004upadhyay@gmail.com
- ğŸ’¼ LinkedIn: https://www.linkedin.com/in/pranjalupadhyay0142
- ğŸ± GitHub: https://github.com/upadhyaypranjal

---

## ğŸŒŸ Acknowledgments

- *Dr. P. Ranga Babu* - Course Instructor and Project Guide
- *IIITDM Kurnool* - For providing resources and infrastructure
- *Cadence Design Systems* - For EDA tool access
- *Open Source Community* - For various learning resources

---

<div align="center">

---

<div align="center">

## ğŸ‘¨â€ğŸ“ About the Author

*Pranjal Upadhyay*  
Roll No: 523EC0012

*Department of Electronics and Communication Engineering*  
Integrated B.Tech and M.Tech Program

*Indian Institute of Information Technology Design and Manufacturing, Kurnool*

---

</div>

### â­ Star this repository if you found it helpful!

*Made with â¤ for VLSI enthusiasts*

[![GitHub stars](https://img.shields.io/github/stars/upadhyaypranjal/8-Bit-Kogge-Stone-Adder?style=social)](https://github.com/upadhyaypranjal/8-Bit-Kogge-Stone-Adder/stargazers)
[![GitHub forks](https://img.shields.io/github/forks/upadhyaypranjal/8-Bit-Kogge-Stone-Adder?style=social)](https://github.com/upadhyaypranjal/8-Bit-Kogge-Stone-Adder/network/members)

---

Â© 2025 Pranjal Upadhyay. All Rights Reserved.

</div>
