$date
	Sat Sep 16 22:50:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q8_tb $end
$var wire 1 ! GT $end
$var wire 1 " EQ $end
$var reg 2 # A [1:0] $end
$var reg 2 $ B [1:0] $end
$scope module DUT $end
$var wire 2 % A [1:0] $end
$var wire 2 & B [1:0] $end
$var wire 1 " EQ $end
$var wire 1 ! GT $end
$var wire 1 ' t1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b1 &
b10 %
b1 $
b10 #
0"
1!
$end
#10
0!
1"
1'
b11 $
b11 &
b11 #
b11 %
#20
0"
0'
b10 $
b10 &
b1 #
b1 %
#30
1!
1'
b0 $
b0 &
#40
0!
b1 $
b1 &
b0 #
b0 %
#50
1"
b0 $
b0 &
#60
0"
1!
0'
b10 #
b10 %
#70
1!
1'
b1 #
b1 %
#80
0'
b11 #
b11 %
#90
0!
b11 $
b11 &
b0 #
b0 %
#100
