From ac7311d2f766536ed3bed3ab5cde2965b5164697 Mon Sep 17 00:00:00 2001
From: Sven Schwermer <sven@svenschwermer.de>
Date: Sun, 21 Jul 2019 18:36:32 +0200
Subject: [PATCH] arm: dts: Add bbb-dac device tree

---
 arch/arm/boot/dts/bbb-dac.dts | 159 ++++++++++++++++++++++++++++++++++
 1 file changed, 159 insertions(+)
 create mode 100644 arch/arm/boot/dts/bbb-dac.dts

diff --git a/arch/arm/boot/dts/bbb-dac.dts b/arch/arm/boot/dts/bbb-dac.dts
new file mode 100644
index 000000000000..40e275625504
--- /dev/null
+++ b/arch/arm/boot/dts/bbb-dac.dts
@@ -0,0 +1,159 @@
+// SPDX-License-Identifier: GPL-2.0-only
+/*
+ * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
+ * Copyright (C) 2019 Sven Schwermer
+ */
+/dts-v1/;
+
+#include "am33xx.dtsi"
+#include "am335x-bone-common.dtsi"
+#include <dt-bindings/interrupt-controller/irq.h>
+
+/ {
+	model = "BeagleBone Black DAC";
+	compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+	clk_mcasp0_fixed: clk_mcasp0_fixed {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <24576000>;
+	};
+
+	clk_mcasp0: clk_mcasp0 {
+		#clock-cells = <0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&clk_mcasp0_pins>;
+		compatible = "gpio-gate-clock";
+		clocks = <&clk_mcasp0_fixed>;
+		enable-gpios = <&gpio1 27 0>;
+	};
+
+	sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "test-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&dailink0_master>;
+		simple-audio-card,frame-master = <&dailink0_master>;
+		simple-audio-card,widgets =
+					"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+					"Headphone Jack", "RHPOUT",
+					"Headphone Jack", "LHPOUT";
+
+		dailink0_master: simple-audio-card,cpu {
+			sound-dai = <&mcasp0>;
+			clocks = <&clk_mcasp0>;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <&wm8731>;
+			clock-frequency = <12288000>;
+		};
+	};
+};
+
+&cpu0_opp_table {
+	/*
+	 * All PG 2.0 silicon may not support 1GHz but some of the early
+	 * BeagleBone Blacks have PG 2.0 silicon which is guaranteed
+	 * to support 1GHz OPP so enable it for PG 2.0 on this board.
+	 */
+	oppnitro-1000000000 {
+		opp-supported-hw = <0x06 0x0100>;
+	};
+};
+
+&ldo3_reg {
+	regulator-min-microvolt = <1800000>;
+	regulator-max-microvolt = <1800000>;
+	regulator-always-on;
+};
+
+&mmc1 {
+	vmmc-supply = <&vmmcsd_fixed>;
+};
+
+&mmc2 {
+	vmmc-supply = <&vmmcsd_fixed>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&emmc_pins>;
+	bus-width = <8>;
+	status = "okay";
+};
+
+&am33xx_pinmux {
+	mcasp0_pins: mcasp0_pins {
+		pinctrl-single,pins = <
+			AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKX, PIN_INPUT_PULLUP,	MUX_MODE0) /* MCASP0_AHCLKX */
+			AM33XX_PADCONF(AM335X_PIN_LCD_DATA8,	 PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* MCASP0_ACLKX */
+			AM33XX_PADCONF(AM335X_PIN_LCD_DATA9,	 PIN_OUTPUT_PULLUP,   MUX_MODE3) /* MCASP0_FSX */
+			AM33XX_PADCONF(AM335X_PIN_LCD_DATA10,	PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* MCASP0_AXR0 */
+		>;
+	};
+
+	clk_mcasp0_pins: clk_mcasp0_pins {
+		pinctrl-single,pins = <
+			AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* GPIO1_27 */
+		>;
+	};
+
+	spi1_pins: spi1_pins {
+		pinctrl-single,pins = <
+			AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKX,  PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* SPI1_SCLK */
+			AM33XX_PADCONF(AM335X_PIN_MCASP0_AXR0,   PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* SPI1_D1 */
+			AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* SPI1_CS0 */
+		>;
+	};
+
+	ssd1322_pins: ssd1322_pins {
+		pinctrl-single,pins = <
+			AM33XX_PADCONF(AM335X_PIN_MCASP0_FSR, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* GPIO3_19 */
+			AM33XX_PADCONF(AM335X_PIN_MCASP0_FSX, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* GPIO3_15 */
+		>;
+	};
+};
+
+&i2c2 {
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+	};
+};
+
+&rtc {
+	system-power-controller;
+};
+
+&mcasp0	{
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&mcasp0_pins>;
+	status = "okay";
+	op-mode = <0>;	/* MCASP_IIS_MODE */
+	tdm-slots = <2>;
+	serial-dir = <1 2 0 0>; /* 0: INACTIVE, 1: TX, 2: RX */
+	tx-num-evt = <32>;
+	rx-num-evt = <32>;
+};
+
+&spi1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi1_pins>;
+	ti,spi-num-cs = <1>;
+	status = "okay";
+
+	ssd1322: ssd1322@0 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&ssd1322_pins>;
+		reg = <0>;
+		compatible = "solomon,ssd1322";
+		spi-max-frequency = <10000000>;
+		buswidth = <8>;
+		rotate = <0>;
+		bgr = <0>;
+		fps = <20>;
+		reset-gpios = <&gpio3 19 0>;
+		dc-gpios = <&gpio3 15 1>;
+	};
+};
