{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681483992178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681483992178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 11:53:12 2023 " "Processing started: Fri Apr 14 11:53:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681483992178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681483992178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb_pratica -c tb_pratica " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb_pratica -c tb_pratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681483992178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681483992378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pratica.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pratica.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pratica " "Found entity 1: tb_pratica" {  } { { "tb_pratica.v" "" { Text "E:/Pratica1/tb_pratica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681483992410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681483992410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica.v(91) " "Verilog HDL information at pratica.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "pratica.v" "" { Text "E:/Pratica1/pratica.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1681483992413 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica.v(106) " "Verilog HDL information at pratica.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "pratica.v" "" { Text "E:/Pratica1/pratica.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1681483992413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica " "Found entity 1: pratica" {  } { { "pratica.v" "" { Text "E:/Pratica1/pratica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681483992414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681483992414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decodificador.v(7) " "Verilog HDL information at decodificador.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "decodificador.v" "" { Text "E:/Pratica1/decodificador.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1681483992415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "E:/Pratica1/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681483992415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681483992415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_pratica " "Elaborating entity \"tb_pratica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681483992435 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock tb_pratica.v(40) " "Verilog HDL warning at tb_pratica.v(40): assignments to clock create a combinational loop" {  } { { "tb_pratica.v" "" { Text "E:/Pratica1/tb_pratica.v" 40 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1681483992436 "|tb_pratica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pratica pratica:cache " "Elaborating entity \"pratica\" for hierarchy \"pratica:cache\"" {  } { { "tb_pratica.v" "cache" { Text "E:/Pratica1/tb_pratica.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681483992445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "m_cache " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"m_cache\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1681483992472 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "tb_pratica.v" "clock" { Text "E:/Pratica1/tb_pratica.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1681483992496 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1681483992496 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1681483992638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Pratica1/output_files/tb_pratica.map.smsg " "Generated suppressed messages file E:/Pratica1/output_files/tb_pratica.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1681483992659 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681483992693 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 14 11:53:12 2023 " "Processing ended: Fri Apr 14 11:53:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681483992693 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681483992693 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681483992693 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681483992693 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681483993284 ""}
