GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\hbird\xianshi_1\src\SQRT.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\VIP_Matrix_Generate_3X3_8Bit.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\VIP_Sobel_Edge_Detector.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\cmos_8_16bit.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\cmos_data.v'
WARN  (EX3628) : Redeclaration of ANSI port 'row_cnt' is not allowed("E:\hbird\xianshi_1\src\cmos_data.v":49)
WARN  (EX3628) : Redeclaration of ANSI port 'col_cnt' is not allowed("E:\hbird\xianshi_1\src\cmos_data.v":50)
Analyzing Verilog file 'E:\hbird\xianshi_1\src\conv_cal.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\data_ram.v'
Undeclared symbol 'douta_o', assumed default net type 'wire'("E:\hbird\xianshi_1\src\data_ram.v":94)
Analyzing Verilog file 'E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\downsample.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\fifo_generator_0\fifo_generator_0.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\fifo_hs\video_fifo.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\gowin_prom\rom_w0_ip.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\gowin_ram16sdp\gowin_ram16sdp.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\gowin_rpll\cmos_pll.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\gowin_rpll\mem_pll.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\gowin_rpll\sys_pll.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\i2c_master\i2c_config.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v'
Analyzing included file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_defines.v'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":141)
Back to file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":141)
Analyzing Verilog file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v'
Analyzing included file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_defines.v'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":73)
Back to file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":73)
Analyzing Verilog file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_defines.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\i2c_master\i2c_master_top.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\i2c_master\timescale.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\line_shift_RAM_8bit.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\lut_ov5640_rgb565_480_272.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\mult_gen_0\mult_gen_0.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\output.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\param_rom.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\pool_layer.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_b_ip\rom_b_ip.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_0\rom_data_0.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_1\rom_data_1.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_2\rom_data_2.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_3\rom_data_3.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_4\rom_data_4.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_5\rom_data_5.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_6\rom_data_6.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_7\rom_data_7.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_8\rom_data_8.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_data_9\rom_data_9.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_w1_ip\rom_w1_ip.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_w2_ip\rom_w2_ip.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_w3_ip\rom_w3_ip.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\rom_w4_ip\rom_w4_ip.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\shibie\binarization.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\shibie\digital_recognition.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\shibie\lcd_driver.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\shibie\myram.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\shibie\projection.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\shibie\rgb2ycbcr.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\syn_gen.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\testpattern.v'
Analyzing Verilog file 'E:\hbird\xianshi_1\src\top.v'
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":142)
Undeclared symbol 'cmos_16bit_wr', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":183)
WARN  (EX2830) : Data object 'img_y' is already declared("E:\hbird\xianshi_1\src\top.v":193)
Previous declaration of 'img_y' is from here("E:\hbird\xianshi_1\src\top.v":63)
WARN  (EX3671) : Second declaration of 'img_y' is ignored("E:\hbird\xianshi_1\src\top.v":193)
WARN  (EX2830) : Data object 'monoc' is already declared("E:\hbird\xianshi_1\src\top.v":194)
Previous declaration of 'monoc' is from here("E:\hbird\xianshi_1\src\top.v":64)
WARN  (EX3671) : Second declaration of 'monoc' is ignored("E:\hbird\xianshi_1\src\top.v":194)
Undeclared symbol 'pixel_ypos', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":224)
Undeclared symbol 'pixel_xpos', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":225)
Undeclared symbol 'lcd_hsb', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":232)
Undeclared symbol 'lcd_vsb', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":233)
Undeclared symbol 'lcd_deb', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":234)
Undeclared symbol 'colour_rgb', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":235)
Undeclared symbol 'lcd_bl', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":236)
Undeclared symbol 'lcd_rst', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":237)
Undeclared symbol 'lcd_pclk', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":238)
Undeclared symbol 'data_req', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":241)
Undeclared symbol 'out_vsync', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":242)
Undeclared symbol 'h_disp', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":243)
Undeclared symbol 'v_disp', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":244)
WARN  (EX3638) : 'colour_rgb' is already implicitly declared on line 235("E:\hbird\xianshi_1\src\top.v":251)
WARN  (EX3638) : 'pixel_xpos' is already implicitly declared on line 225("E:\hbird\xianshi_1\src\top.v":303)
WARN  (EX3638) : 'pixel_ypos' is already implicitly declared on line 224("E:\hbird\xianshi_1\src\top.v":304)
Undeclared symbol 'post_rgb', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":347)
Undeclared symbol 'digit', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":360)
WARN  (EX3638) : 'digit' is already implicitly declared on line 360("E:\hbird\xianshi_1\src\top.v":363)
Undeclared symbol 'dout_o_0', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":592)
Undeclared symbol 'address', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":597)
Undeclared symbol 'dout_o_1', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":600)
Undeclared symbol 'dout_o_2', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":608)
Undeclared symbol 'dout_o_3', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":616)
Undeclared symbol 'dout_o_4', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":624)
Undeclared symbol 'dout_o_5', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":632)
Undeclared symbol 'dout_o_6', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":640)
Undeclared symbol 'dout_o_7', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":648)
Undeclared symbol 'dout_o_8', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":656)
Undeclared symbol 'dout_o_9', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":664)
WARN  (EX3638) : 'address' is already implicitly declared on line 597("E:\hbird\xianshi_1\src\top.v":682)
Undeclared symbol 'video_data_out', assumed default net type 'wire'("E:\hbird\xianshi_1\src\top.v":733)
WARN  (EX3638) : 'video_data_out' is already implicitly declared on line 733("E:\hbird\xianshi_1\src\top.v":735)
WARN  (EX3638) : 'post_rgb' is already implicitly declared on line 347("E:\hbird\xianshi_1\src\top.v":744)
Analyzing Verilog file 'E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v'
Compiling module 'top'("E:\hbird\xianshi_1\src\top.v":1)
Compiling module 'sys_pll'("E:\hbird\xianshi_1\src\gowin_rpll\sys_pll.v":9)
Compiling module 'cmos_pll'("E:\hbird\xianshi_1\src\gowin_rpll\cmos_pll.v":9)
Compiling module 'mem_pll'("E:\hbird\xianshi_1\src\gowin_rpll\mem_pll.v":9)
Compiling module 'i2c_config'("E:\hbird\xianshi_1\src\i2c_master\i2c_config.v":1)
Compiling module 'i2c_master_top'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_top.v":1)
Compiling module 'i2c_master_byte_ctrl'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":75)
Compiling module 'i2c_master_bit_ctrl'("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":143)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":194)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":211)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":212)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":221)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":222)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":238)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":239)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":243)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":244)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":258)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":283)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":286)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":287)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":291)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":292)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":295)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":299)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":300)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":302)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":313)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":314)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":318)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":319)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":323)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":324)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":330)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":331)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":332)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":342)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":344)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":346)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":350)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":352)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":354)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":359)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":387)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":388)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":389)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":390)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":391)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":395)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":396)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":397)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":398)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":399)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":403)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":411)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":412)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":413)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":414)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":415)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":418)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":419)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":420)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":426)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":427)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":428)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":429)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":434)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":435)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":436)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":437)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":442)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":443)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":444)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":445)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":450)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":451)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":452)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":453)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":458)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":459)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":460)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":461)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":462)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":468)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":469)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":470)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":471)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":476)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":477)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":478)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":479)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":484)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":485)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":486)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":487)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":492)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":493)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":494)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":495)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":496)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":502)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":503)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":504)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":505)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":510)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":511)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":512)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":513)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":518)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":519)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":520)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":521)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":526)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":527)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":528)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":529)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":530)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":536)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":537)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":538)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":539)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":544)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":545)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":546)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":547)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":553)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":554)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":555)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":556)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":561)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":562)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":563)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":564)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":565)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("E:\hbird\xianshi_1\src\i2c_master\i2c_master_bit_ctrl.v":406)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":175)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":177)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":179)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":181)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":186)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":188)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":190)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":192)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":204)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":205)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":206)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":207)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":208)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":209)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":210)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":214)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":215)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":218)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":219)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":220)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":225)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":228)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":236)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":237)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":241)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":242)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":246)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":247)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":251)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":252)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":255)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":263)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":264)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":268)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":269)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":272)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":279)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":280)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":285)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":286)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":295)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":299)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":300)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":304)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":312)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":313)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":317)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":318)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":321)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":325)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":327)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":330)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":335)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":336)
WARN  (EX2629) : Delay control is not supported for synthesis("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":339)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("E:\hbird\xianshi_1\src\i2c_master\i2c_master_byte_ctrl.v":230)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("E:\hbird\xianshi_1\src\i2c_master\i2c_config.v":28)
Compiling module 'lut_ov5640_rgb565_480_272'("E:\hbird\xianshi_1\src\lut_ov5640_rgb565_480_272.v":1)
Compiling module 'cmos_8_16bit'("E:\hbird\xianshi_1\src\cmos_8_16bit.v":1)
Compiling module 'cmos_data'("E:\hbird\xianshi_1\src\cmos_data.v":24)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 1("E:\hbird\xianshi_1\src\cmos_data.v":65)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'row_cnt'("E:\hbird\xianshi_1\src\top.v":224)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'col_cnt'("E:\hbird\xianshi_1\src\top.v":225)
Compiling module 'lcd_driver'("E:\hbird\xianshi_1\src\shibie\lcd_driver.v":24)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 11 for port 'h_disp'("E:\hbird\xianshi_1\src\top.v":243)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 11 for port 'v_disp'("E:\hbird\xianshi_1\src\top.v":244)
Compiling module 'rgb2ycbcr'("E:\hbird\xianshi_1\src\shibie\rgb2ycbcr.v":22)
Compiling module 'binarization'("E:\hbird\xianshi_1\src\shibie\binarization.v":24)
Compiling module 'projection(DEPBIT=11)'("E:\hbird\xianshi_1\src\shibie\projection.v":24)
WARN  (EX2420) : Latch inferred for net 'num_col[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\hbird\xianshi_1\src\shibie\projection.v":121)
WARN  (EX2420) : Latch inferred for net 'nxt_state[1]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\hbird\xianshi_1\src\shibie\projection.v":183)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 11("E:\hbird\xianshi_1\src\shibie\projection.v":273)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 11("E:\hbird\xianshi_1\src\shibie\projection.v":278)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 11("E:\hbird\xianshi_1\src\shibie\projection.v":287)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 11("E:\hbird\xianshi_1\src\shibie\projection.v":292)
Compiling module 'myram(DEPTH=480,DEPBIT=11)'("E:\hbird\xianshi_1\src\shibie\myram.v":24)
Extracting RAM for identifier 'mem'("E:\hbird\xianshi_1\src\shibie\myram.v":43)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 11 for port 'waddr'("E:\hbird\xianshi_1\src\shibie\projection.v":311)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 11 for port 'raddr'("E:\hbird\xianshi_1\src\shibie\projection.v":312)
Compiling module 'myram(DEPTH=272,DEPBIT=11)'("E:\hbird\xianshi_1\src\shibie\myram.v":24)
Extracting RAM for identifier 'mem'("E:\hbird\xianshi_1\src\shibie\myram.v":43)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 11 for port 'waddr'("E:\hbird\xianshi_1\src\shibie\projection.v":327)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 11 for port 'raddr'("E:\hbird\xianshi_1\src\shibie\projection.v":328)
Compiling module 'myram(WIDTH=11,DEPTH=8,DEPBIT=11)'("E:\hbird\xianshi_1\src\shibie\myram.v":24)
Extracting RAM for identifier 'mem'("E:\hbird\xianshi_1\src\shibie\myram.v":43)
Compiling module 'myram(WIDTH=11,DEPTH=2,DEPBIT=11)'("E:\hbird\xianshi_1\src\shibie\myram.v":24)
Extracting RAM for identifier 'mem'("E:\hbird\xianshi_1\src\shibie\myram.v":43)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 11 for port 'h_total_pexel'("E:\hbird\xianshi_1\src\top.v":327)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 11 for port 'v_total_pexel'("E:\hbird\xianshi_1\src\top.v":328)
Compiling module 'digital_recognition(NUM_WIDTH=15)'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":24)
Extracting RAM for identifier 'x1_l'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":68)
Extracting RAM for identifier 'x1_r'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":69)
Extracting RAM for identifier 'x2_l'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":70)
Extracting RAM for identifier 'x2_r'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":71)
Extracting RAM for identifier 'y'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":72)
Extracting RAM for identifier 'y_flag'("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":73)
WARN  (EX2420) : Latch inferred for net 'real_num_total[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":113)
WARN  (EX2420) : Latch inferred for net 'row_area[0]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":231)
WARN  (EX2420) : Latch inferred for net 'col_area[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":236)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":242)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\hbird\xianshi_1\src\shibie\digital_recognition.v":252)
WARN  (EX3073) : Port 'o_vaild' remains unconnected for this instance("E:\hbird\xianshi_1\src\VIP_Sobel_Edge_Detector.v":139)
Compiling module 'VIP_Sobel_Edge_Detector(SOBEL_THRESHOLD=128)'("E:\hbird\xianshi_1\src\VIP_Sobel_Edge_Detector.v":1)
Compiling module 'VIP_Matrix_Generate_3X3_8Bit'("E:\hbird\xianshi_1\src\VIP_Matrix_Generate_3X3_8Bit.v":1)
Compiling module 'line_shift_RAM_8bit'("E:\hbird\xianshi_1\src\line_shift_RAM_8bit.v":1)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\hbird\xianshi_1\src\line_shift_RAM_8bit.v":34)
Compiling module 'Gowin_RAM16SDP'("E:\hbird\xianshi_1\src\gowin_ram16sdp\gowin_ram16sdp.v":10)
Compiling module 'SQRT'("E:\hbird\xianshi_1\src\SQRT.v":1)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 11("E:\hbird\xianshi_1\src\SQRT.v":109)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 11("E:\hbird\xianshi_1\src\SQRT.v":115)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'i_vaild'("E:\hbird\xianshi_1\src\VIP_Sobel_Edge_Detector.v":135)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'data_o'("E:\hbird\xianshi_1\src\VIP_Sobel_Edge_Detector.v":137)
Compiling module 'syn_gen'("E:\hbird\xianshi_1\src\syn_gen.v":13)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module 'rom_data_0'("E:\hbird\xianshi_1\src\rom_data_0\rom_data_0.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":597)
Compiling module 'rom_data_1'("E:\hbird\xianshi_1\src\rom_data_1\rom_data_1.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":605)
Compiling module 'rom_data_2'("E:\hbird\xianshi_1\src\rom_data_2\rom_data_2.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":613)
Compiling module 'rom_data_3'("E:\hbird\xianshi_1\src\rom_data_3\rom_data_3.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":621)
Compiling module 'rom_data_4'("E:\hbird\xianshi_1\src\rom_data_4\rom_data_4.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":629)
Compiling module 'rom_data_5'("E:\hbird\xianshi_1\src\rom_data_5\rom_data_5.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":637)
Compiling module 'rom_data_6'("E:\hbird\xianshi_1\src\rom_data_6\rom_data_6.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":645)
Compiling module 'rom_data_7'("E:\hbird\xianshi_1\src\rom_data_7\rom_data_7.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":653)
Compiling module 'rom_data_8'("E:\hbird\xianshi_1\src\rom_data_8\rom_data_8.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":661)
Compiling module 'rom_data_9'("E:\hbird\xianshi_1\src\rom_data_9\rom_data_9.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 12 for port 'ad'("E:\hbird\xianshi_1\src\top.v":669)
Compiling module 'out_data'("E:\hbird\xianshi_1\src\output.v":1)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\hbird\xianshi_1\src\ddr3_memory_interface\DDR3MI.v":0)
WARN  (EX2565) : Input 'bin_theta[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'bin_theta[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":227)
WARN  (EX2565) : Input 'lcd_id[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
WARN  (EX2565) : Input 'lcd_id[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\hbird\xianshi_1\src\top.v":248)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\hbird\xianshi_1\src\top.v":41)
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\hbird\xianshi_1\src\top.v":41)
WARN  (EX0211) : The output port "led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\hbird\xianshi_1\src\top.v":41)
WARN  (EX0211) : The output port "led[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\hbird\xianshi_1\src\top.v":41)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565_480_272" instantiated to "lut_ov5640_rgb565_480_272_m0" is swept in optimizing("E:\hbird\xianshi_1\src\top.v":175)
WARN  (NL0002) : The module "lcd_driver" instantiated to "u_lcd_driver" is swept in optimizing("E:\hbird\xianshi_1\src\top.v":248)
[95%] Generate netlist file "E:\hbird\xianshi_1\impl\gwsynthesis\top.vg" completed
[100%] Generate report file "E:\hbird\xianshi_1\impl\gwsynthesis\top_syn.rpt.html" completed
GowinSynthesis finish
