
Read_DHT11_HM_10_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000327c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08003388  08003388  00013388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003440  08003440  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003440  08003440  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003440  08003440  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003440  08003440  00013440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003444  08003444  00013444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  20000070  080034b8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  080034b8  000201c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da95  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d72  00000000  00000000  0002db2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0002f8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  000304d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bdc  00000000  00000000  00031058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d3d9  00000000  00000000  00048c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aec2  00000000  00000000  0005600d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e0ecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036f8  00000000  00000000  000e0f24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003370 	.word	0x08003370

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003370 	.word	0x08003370

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <microDelay>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void microDelay (uint16_t delay)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000166:	4b08      	ldr	r3, [pc, #32]	; (8000188 <microDelay+0x2c>)
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	2200      	movs	r2, #0
 800016c:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 800016e:	bf00      	nop
 8000170:	4b05      	ldr	r3, [pc, #20]	; (8000188 <microDelay+0x2c>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000176:	88fb      	ldrh	r3, [r7, #6]
 8000178:	429a      	cmp	r2, r3
 800017a:	d3f9      	bcc.n	8000170 <microDelay+0x14>
}
 800017c:	bf00      	nop
 800017e:	bf00      	nop
 8000180:	370c      	adds	r7, #12
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	20000160 	.word	0x20000160

0800018c <DHT11_Start>:

/* Function to initialize communication with DHT11 */
void DHT11_Start(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b084      	sub	sp, #16
 8000190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000192:	463b      	mov	r3, r7
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
 8000198:	605a      	str	r2, [r3, #4]
 800019a:	609a      	str	r2, [r3, #8]
 800019c:	60da      	str	r2, [r3, #12]

  /* Configure pin as output */
  GPIO_InitStruct.Pin = DHT11_PIN;
 800019e:	2301      	movs	r3, #1
 80001a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001a2:	2301      	movs	r3, #1
 80001a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a6:	2300      	movs	r3, #0
 80001a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001aa:	2302      	movs	r3, #2
 80001ac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80001ae:	463b      	mov	r3, r7
 80001b0:	4619      	mov	r1, r3
 80001b2:	4810      	ldr	r0, [pc, #64]	; (80001f4 <DHT11_Start+0x68>)
 80001b4:	f000 fdbc 	bl	8000d30 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 80001b8:	2200      	movs	r2, #0
 80001ba:	2101      	movs	r1, #1
 80001bc:	480d      	ldr	r0, [pc, #52]	; (80001f4 <DHT11_Start+0x68>)
 80001be:	f000 ff52 	bl	8001066 <HAL_GPIO_WritePin>
  HAL_Delay(20); // Pull low for >18ms
 80001c2:	2014      	movs	r0, #20
 80001c4:	f000 fbd0 	bl	8000968 <HAL_Delay>
  HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	2101      	movs	r1, #1
 80001cc:	4809      	ldr	r0, [pc, #36]	; (80001f4 <DHT11_Start+0x68>)
 80001ce:	f000 ff4a 	bl	8001066 <HAL_GPIO_WritePin>
  microDelay(30); // Pull high for 30us
 80001d2:	201e      	movs	r0, #30
 80001d4:	f7ff ffc2 	bl	800015c <microDelay>

  /* Configure pin as input */
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001d8:	2300      	movs	r3, #0
 80001da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001dc:	2300      	movs	r3, #0
 80001de:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80001e0:	463b      	mov	r3, r7
 80001e2:	4619      	mov	r1, r3
 80001e4:	4803      	ldr	r0, [pc, #12]	; (80001f4 <DHT11_Start+0x68>)
 80001e6:	f000 fda3 	bl	8000d30 <HAL_GPIO_Init>
}
 80001ea:	bf00      	nop
 80001ec:	3710      	adds	r7, #16
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	40010800 	.word	0x40010800

080001f8 <DHT11_Check_Response>:

uint8_t DHT11_Check_Response(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
  uint8_t response = 0;
 80001fe:	2300      	movs	r3, #0
 8000200:	71fb      	strb	r3, [r7, #7]
  microDelay(40);
 8000202:	2028      	movs	r0, #40	; 0x28
 8000204:	f7ff ffaa 	bl	800015c <microDelay>

  if (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8000208:	2101      	movs	r1, #1
 800020a:	480f      	ldr	r0, [pc, #60]	; (8000248 <DHT11_Check_Response+0x50>)
 800020c:	f000 ff14 	bl	8001038 <HAL_GPIO_ReadPin>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d10b      	bne.n	800022e <DHT11_Check_Response+0x36>
  {
	  microDelay(80);
 8000216:	2050      	movs	r0, #80	; 0x50
 8000218:	f7ff ffa0 	bl	800015c <microDelay>
    if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 800021c:	2101      	movs	r1, #1
 800021e:	480a      	ldr	r0, [pc, #40]	; (8000248 <DHT11_Check_Response+0x50>)
 8000220:	f000 ff0a 	bl	8001038 <HAL_GPIO_ReadPin>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <DHT11_Check_Response+0x36>
      response = 1;
 800022a:	2301      	movs	r3, #1
 800022c:	71fb      	strb	r3, [r7, #7]
  }
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)); // wait for the pin to go low
 800022e:	bf00      	nop
 8000230:	2101      	movs	r1, #1
 8000232:	4805      	ldr	r0, [pc, #20]	; (8000248 <DHT11_Check_Response+0x50>)
 8000234:	f000 ff00 	bl	8001038 <HAL_GPIO_ReadPin>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d1f8      	bne.n	8000230 <DHT11_Check_Response+0x38>

  return response;
 800023e:	79fb      	ldrb	r3, [r7, #7]
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	40010800 	.word	0x40010800

0800024c <DHT11_Read>:

uint8_t DHT11_Read(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
  uint8_t i, j;
  for (j = 0; j < 8; j++)
 8000252:	2300      	movs	r3, #0
 8000254:	71bb      	strb	r3, [r7, #6]
 8000256:	e037      	b.n	80002c8 <DHT11_Read+0x7c>
  {
    while (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)); // Wait for pin to go high
 8000258:	bf00      	nop
 800025a:	2101      	movs	r1, #1
 800025c:	481e      	ldr	r0, [pc, #120]	; (80002d8 <DHT11_Read+0x8c>)
 800025e:	f000 feeb 	bl	8001038 <HAL_GPIO_ReadPin>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d0f8      	beq.n	800025a <DHT11_Read+0xe>
    microDelay(40); // 40us delay
 8000268:	2028      	movs	r0, #40	; 0x28
 800026a:	f7ff ff77 	bl	800015c <microDelay>
    if (!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 800026e:	2101      	movs	r1, #1
 8000270:	4819      	ldr	r0, [pc, #100]	; (80002d8 <DHT11_Read+0x8c>)
 8000272:	f000 fee1 	bl	8001038 <HAL_GPIO_ReadPin>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d10e      	bne.n	800029a <DHT11_Read+0x4e>
    {
      i &= ~(1 << (7 - j)); // Write 0
 800027c:	79bb      	ldrb	r3, [r7, #6]
 800027e:	f1c3 0307 	rsb	r3, r3, #7
 8000282:	2201      	movs	r2, #1
 8000284:	fa02 f303 	lsl.w	r3, r2, r3
 8000288:	b25b      	sxtb	r3, r3
 800028a:	43db      	mvns	r3, r3
 800028c:	b25a      	sxtb	r2, r3
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	4013      	ands	r3, r2
 8000294:	b25b      	sxtb	r3, r3
 8000296:	71fb      	strb	r3, [r7, #7]
 8000298:	e00b      	b.n	80002b2 <DHT11_Read+0x66>
    }
    else
    {
      i |= (1 << (7 - j)); // Write 1
 800029a:	79bb      	ldrb	r3, [r7, #6]
 800029c:	f1c3 0307 	rsb	r3, r3, #7
 80002a0:	2201      	movs	r2, #1
 80002a2:	fa02 f303 	lsl.w	r3, r2, r3
 80002a6:	b25a      	sxtb	r2, r3
 80002a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ac:	4313      	orrs	r3, r2
 80002ae:	b25b      	sxtb	r3, r3
 80002b0:	71fb      	strb	r3, [r7, #7]
    }
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)); // Wait for pin to go low
 80002b2:	bf00      	nop
 80002b4:	2101      	movs	r1, #1
 80002b6:	4808      	ldr	r0, [pc, #32]	; (80002d8 <DHT11_Read+0x8c>)
 80002b8:	f000 febe 	bl	8001038 <HAL_GPIO_ReadPin>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d1f8      	bne.n	80002b4 <DHT11_Read+0x68>
  for (j = 0; j < 8; j++)
 80002c2:	79bb      	ldrb	r3, [r7, #6]
 80002c4:	3301      	adds	r3, #1
 80002c6:	71bb      	strb	r3, [r7, #6]
 80002c8:	79bb      	ldrb	r3, [r7, #6]
 80002ca:	2b07      	cmp	r3, #7
 80002cc:	d9c4      	bls.n	8000258 <DHT11_Read+0xc>
  }
  return i;
 80002ce:	79fb      	ldrb	r3, [r7, #7]
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3708      	adds	r7, #8
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	40010800 	.word	0x40010800

080002dc <BLE_TransmitData>:
    HAL_Delay(100);
    HM10_SendCommand("AT+RESET");           // Reset to apply changes
    HAL_Delay(1000);
}

void BLE_TransmitData(const char *data) {
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(HM10_UART, (uint8_t *)data, strlen(data), HAL_MAX_DELAY);
 80002e4:	6878      	ldr	r0, [r7, #4]
 80002e6:	f7ff ff31 	bl	800014c <strlen>
 80002ea:	4603      	mov	r3, r0
 80002ec:	b29a      	uxth	r2, r3
 80002ee:	f04f 33ff 	mov.w	r3, #4294967295
 80002f2:	6879      	ldr	r1, [r7, #4]
 80002f4:	4803      	ldr	r0, [pc, #12]	; (8000304 <BLE_TransmitData+0x28>)
 80002f6:	f001 fe09 	bl	8001f0c <HAL_UART_Transmit>
}
 80002fa:	bf00      	nop
 80002fc:	3708      	adds	r7, #8
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	20000118 	.word	0x20000118

08000308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800030e:	f000 fac9 	bl	80008a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000312:	f000 f869 	bl	80003e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000316:	f000 f927 	bl	8000568 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800031a:	f000 f8fb 	bl	8000514 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800031e:	f000 f8a9 	bl	8000474 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1); // Start timer for microsecond delays
 8000322:	482c      	ldr	r0, [pc, #176]	; (80003d4 <main+0xcc>)
 8000324:	f001 fb2e 	bl	8001984 <HAL_TIM_Base_Start>
  while (1)
  {
	//printf("Debug: Counter = %d\r\n", counter++);
	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
    /* Start DHT11 communication */
    DHT11_Start();
 8000328:	f7ff ff30 	bl	800018c <DHT11_Start>
    if (DHT11_Check_Response())
 800032c:	f7ff ff64 	bl	80001f8 <DHT11_Check_Response>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d048      	beq.n	80003c8 <main+0xc0>
    {
      dht11_data[0] = DHT11_Read(); // Humidity integer
 8000336:	f7ff ff89 	bl	800024c <DHT11_Read>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <main+0xd0>)
 8000340:	701a      	strb	r2, [r3, #0]
      dht11_data[1] = DHT11_Read(); // Humidity decimal
 8000342:	f7ff ff83 	bl	800024c <DHT11_Read>
 8000346:	4603      	mov	r3, r0
 8000348:	461a      	mov	r2, r3
 800034a:	4b23      	ldr	r3, [pc, #140]	; (80003d8 <main+0xd0>)
 800034c:	705a      	strb	r2, [r3, #1]
      dht11_data[2] = DHT11_Read(); // Temperature integer
 800034e:	f7ff ff7d 	bl	800024c <DHT11_Read>
 8000352:	4603      	mov	r3, r0
 8000354:	461a      	mov	r2, r3
 8000356:	4b20      	ldr	r3, [pc, #128]	; (80003d8 <main+0xd0>)
 8000358:	709a      	strb	r2, [r3, #2]
      dht11_data[3] = DHT11_Read(); // Temperature decimal
 800035a:	f7ff ff77 	bl	800024c <DHT11_Read>
 800035e:	4603      	mov	r3, r0
 8000360:	461a      	mov	r2, r3
 8000362:	4b1d      	ldr	r3, [pc, #116]	; (80003d8 <main+0xd0>)
 8000364:	70da      	strb	r2, [r3, #3]
      dht11_data[4] = DHT11_Read(); // Checksum
 8000366:	f7ff ff71 	bl	800024c <DHT11_Read>
 800036a:	4603      	mov	r3, r0
 800036c:	461a      	mov	r2, r3
 800036e:	4b1a      	ldr	r3, [pc, #104]	; (80003d8 <main+0xd0>)
 8000370:	711a      	strb	r2, [r3, #4]

//      if (1 < dht11_data[2] && dht11_data[2] < 95) {
//      	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//      }

      if ((dht11_data[0] + dht11_data[1] + dht11_data[2] + dht11_data[3]) == dht11_data[4])
 8000372:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <main+0xd0>)
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	461a      	mov	r2, r3
 8000378:	4b17      	ldr	r3, [pc, #92]	; (80003d8 <main+0xd0>)
 800037a:	785b      	ldrb	r3, [r3, #1]
 800037c:	4413      	add	r3, r2
 800037e:	4a16      	ldr	r2, [pc, #88]	; (80003d8 <main+0xd0>)
 8000380:	7892      	ldrb	r2, [r2, #2]
 8000382:	4413      	add	r3, r2
 8000384:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <main+0xd0>)
 8000386:	78d2      	ldrb	r2, [r2, #3]
 8000388:	4413      	add	r3, r2
 800038a:	4a13      	ldr	r2, [pc, #76]	; (80003d8 <main+0xd0>)
 800038c:	7912      	ldrb	r2, [r2, #4]
 800038e:	4293      	cmp	r3, r2
 8000390:	d11a      	bne.n	80003c8 <main+0xc0>
      {
        /* Format the data */
        sprintf(uart_buffer, "Temp: %d.%dC, Humidity: %d.%d%%\r\n",
                dht11_data[2], dht11_data[3], dht11_data[0], dht11_data[1]);
 8000392:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <main+0xd0>)
 8000394:	789b      	ldrb	r3, [r3, #2]
        sprintf(uart_buffer, "Temp: %d.%dC, Humidity: %d.%d%%\r\n",
 8000396:	4619      	mov	r1, r3
                dht11_data[2], dht11_data[3], dht11_data[0], dht11_data[1]);
 8000398:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <main+0xd0>)
 800039a:	78db      	ldrb	r3, [r3, #3]
        sprintf(uart_buffer, "Temp: %d.%dC, Humidity: %d.%d%%\r\n",
 800039c:	4618      	mov	r0, r3
                dht11_data[2], dht11_data[3], dht11_data[0], dht11_data[1]);
 800039e:	4b0e      	ldr	r3, [pc, #56]	; (80003d8 <main+0xd0>)
 80003a0:	781b      	ldrb	r3, [r3, #0]
        sprintf(uart_buffer, "Temp: %d.%dC, Humidity: %d.%d%%\r\n",
 80003a2:	461a      	mov	r2, r3
                dht11_data[2], dht11_data[3], dht11_data[0], dht11_data[1]);
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <main+0xd0>)
 80003a6:	785b      	ldrb	r3, [r3, #1]
        sprintf(uart_buffer, "Temp: %d.%dC, Humidity: %d.%d%%\r\n",
 80003a8:	9301      	str	r3, [sp, #4]
 80003aa:	9200      	str	r2, [sp, #0]
 80003ac:	4603      	mov	r3, r0
 80003ae:	460a      	mov	r2, r1
 80003b0:	490a      	ldr	r1, [pc, #40]	; (80003dc <main+0xd4>)
 80003b2:	480b      	ldr	r0, [pc, #44]	; (80003e0 <main+0xd8>)
 80003b4:	f002 fba2 	bl	8002afc <siprintf>

        /* Send data via UART to HM10 */
        //HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, strlen(uart_buffer), 100);
        BLE_TransmitData(uart_buffer);
 80003b8:	4809      	ldr	r0, [pc, #36]	; (80003e0 <main+0xd8>)
 80003ba:	f7ff ff8f 	bl	80002dc <BLE_TransmitData>

        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80003be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003c2:	4808      	ldr	r0, [pc, #32]	; (80003e4 <main+0xdc>)
 80003c4:	f000 fe67 	bl	8001096 <HAL_GPIO_TogglePin>
      }
    }

    HAL_Delay(2000); // Wait for 2 seconds before the next reading
 80003c8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80003cc:	f000 facc 	bl	8000968 <HAL_Delay>
    DHT11_Start();
 80003d0:	e7aa      	b.n	8000328 <main+0x20>
 80003d2:	bf00      	nop
 80003d4:	20000160 	.word	0x20000160
 80003d8:	200001a8 	.word	0x200001a8
 80003dc:	080033bc 	.word	0x080033bc
 80003e0:	20000098 	.word	0x20000098
 80003e4:	40011000 	.word	0x40011000

080003e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b090      	sub	sp, #64	; 0x40
 80003ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ee:	f107 0318 	add.w	r3, r7, #24
 80003f2:	2228      	movs	r2, #40	; 0x28
 80003f4:	2100      	movs	r1, #0
 80003f6:	4618      	mov	r0, r3
 80003f8:	f002 fb78 	bl	8002aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
 8000408:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800040a:	2301      	movs	r3, #1
 800040c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800040e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000412:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000418:	2301      	movs	r3, #1
 800041a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800041c:	2302      	movs	r3, #2
 800041e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000420:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000424:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000426:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800042a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042c:	f107 0318 	add.w	r3, r7, #24
 8000430:	4618      	mov	r0, r3
 8000432:	f000 fe49 	bl	80010c8 <HAL_RCC_OscConfig>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800043c:	f000 f8f4 	bl	8000628 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000440:	230f      	movs	r3, #15
 8000442:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000444:	2302      	movs	r3, #2
 8000446:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000448:	2300      	movs	r3, #0
 800044a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800044c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000450:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000452:	2300      	movs	r3, #0
 8000454:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	2102      	movs	r1, #2
 800045a:	4618      	mov	r0, r3
 800045c:	f001 f8b4 	bl	80015c8 <HAL_RCC_ClockConfig>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000466:	f000 f8df 	bl	8000628 <Error_Handler>
  }
}
 800046a:	bf00      	nop
 800046c:	3740      	adds	r7, #64	; 0x40
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}
	...

08000474 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800047a:	f107 0308 	add.w	r3, r7, #8
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000488:	463b      	mov	r3, r7
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000490:	4b1e      	ldr	r3, [pc, #120]	; (800050c <MX_TIM1_Init+0x98>)
 8000492:	4a1f      	ldr	r2, [pc, #124]	; (8000510 <MX_TIM1_Init+0x9c>)
 8000494:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000496:	4b1d      	ldr	r3, [pc, #116]	; (800050c <MX_TIM1_Init+0x98>)
 8000498:	2247      	movs	r2, #71	; 0x47
 800049a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049c:	4b1b      	ldr	r3, [pc, #108]	; (800050c <MX_TIM1_Init+0x98>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80004a2:	4b1a      	ldr	r3, [pc, #104]	; (800050c <MX_TIM1_Init+0x98>)
 80004a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80004a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004aa:	4b18      	ldr	r3, [pc, #96]	; (800050c <MX_TIM1_Init+0x98>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004b0:	4b16      	ldr	r3, [pc, #88]	; (800050c <MX_TIM1_Init+0x98>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004b6:	4b15      	ldr	r3, [pc, #84]	; (800050c <MX_TIM1_Init+0x98>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004bc:	4813      	ldr	r0, [pc, #76]	; (800050c <MX_TIM1_Init+0x98>)
 80004be:	f001 fa11 	bl	80018e4 <HAL_TIM_Base_Init>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80004c8:	f000 f8ae 	bl	8000628 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004d2:	f107 0308 	add.w	r3, r7, #8
 80004d6:	4619      	mov	r1, r3
 80004d8:	480c      	ldr	r0, [pc, #48]	; (800050c <MX_TIM1_Init+0x98>)
 80004da:	f001 fa9d 	bl	8001a18 <HAL_TIM_ConfigClockSource>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80004e4:	f000 f8a0 	bl	8000628 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004e8:	2300      	movs	r3, #0
 80004ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004f0:	463b      	mov	r3, r7
 80004f2:	4619      	mov	r1, r3
 80004f4:	4805      	ldr	r0, [pc, #20]	; (800050c <MX_TIM1_Init+0x98>)
 80004f6:	f001 fc5b 	bl	8001db0 <HAL_TIMEx_MasterConfigSynchronization>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000500:	f000 f892 	bl	8000628 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000504:	bf00      	nop
 8000506:	3718      	adds	r7, #24
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000160 	.word	0x20000160
 8000510:	40012c00 	.word	0x40012c00

08000514 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800051a:	4a12      	ldr	r2, [pc, #72]	; (8000564 <MX_USART1_UART_Init+0x50>)
 800051c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800051e:	4b10      	ldr	r3, [pc, #64]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000520:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000524:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000526:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000532:	4b0b      	ldr	r3, [pc, #44]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000534:	2200      	movs	r2, #0
 8000536:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000538:	4b09      	ldr	r3, [pc, #36]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800053a:	220c      	movs	r2, #12
 800053c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800053e:	4b08      	ldr	r3, [pc, #32]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000540:	2200      	movs	r2, #0
 8000542:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 8000546:	2200      	movs	r2, #0
 8000548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800054a:	4805      	ldr	r0, [pc, #20]	; (8000560 <MX_USART1_UART_Init+0x4c>)
 800054c:	f001 fc8e 	bl	8001e6c <HAL_UART_Init>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000556:	f000 f867 	bl	8000628 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000118 	.word	0x20000118
 8000564:	40013800 	.word	0x40013800

08000568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057c:	4b27      	ldr	r3, [pc, #156]	; (800061c <MX_GPIO_Init+0xb4>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a26      	ldr	r2, [pc, #152]	; (800061c <MX_GPIO_Init+0xb4>)
 8000582:	f043 0310 	orr.w	r3, r3, #16
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b24      	ldr	r3, [pc, #144]	; (800061c <MX_GPIO_Init+0xb4>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0310 	and.w	r3, r3, #16
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000594:	4b21      	ldr	r3, [pc, #132]	; (800061c <MX_GPIO_Init+0xb4>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a20      	ldr	r2, [pc, #128]	; (800061c <MX_GPIO_Init+0xb4>)
 800059a:	f043 0320 	orr.w	r3, r3, #32
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b1e      	ldr	r3, [pc, #120]	; (800061c <MX_GPIO_Init+0xb4>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0320 	and.w	r3, r3, #32
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ac:	4b1b      	ldr	r3, [pc, #108]	; (800061c <MX_GPIO_Init+0xb4>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a1a      	ldr	r2, [pc, #104]	; (800061c <MX_GPIO_Init+0xb4>)
 80005b2:	f043 0304 	orr.w	r3, r3, #4
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b18      	ldr	r3, [pc, #96]	; (800061c <MX_GPIO_Init+0xb4>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0304 	and.w	r3, r3, #4
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ca:	4815      	ldr	r0, [pc, #84]	; (8000620 <MX_GPIO_Init+0xb8>)
 80005cc:	f000 fd4b 	bl	8001066 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	4813      	ldr	r0, [pc, #76]	; (8000624 <MX_GPIO_Init+0xbc>)
 80005d6:	f000 fd46 	bl	8001066 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80005da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e0:	2301      	movs	r3, #1
 80005e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e8:	2302      	movs	r3, #2
 80005ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	4619      	mov	r1, r3
 80005f2:	480b      	ldr	r0, [pc, #44]	; (8000620 <MX_GPIO_Init+0xb8>)
 80005f4:	f000 fb9c 	bl	8000d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005f8:	2301      	movs	r3, #1
 80005fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fc:	2301      	movs	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	2300      	movs	r3, #0
 8000602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	2302      	movs	r3, #2
 8000606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	f107 0310 	add.w	r3, r7, #16
 800060c:	4619      	mov	r1, r3
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <MX_GPIO_Init+0xbc>)
 8000610:	f000 fb8e 	bl	8000d30 <HAL_GPIO_Init>

}
 8000614:	bf00      	nop
 8000616:	3720      	adds	r7, #32
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40021000 	.word	0x40021000
 8000620:	40011000 	.word	0x40011000
 8000624:	40010800 	.word	0x40010800

08000628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800062c:	b672      	cpsid	i
}
 800062e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000630:	e7fe      	b.n	8000630 <Error_Handler+0x8>
	...

08000634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800063a:	4b15      	ldr	r3, [pc, #84]	; (8000690 <HAL_MspInit+0x5c>)
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	4a14      	ldr	r2, [pc, #80]	; (8000690 <HAL_MspInit+0x5c>)
 8000640:	f043 0301 	orr.w	r3, r3, #1
 8000644:	6193      	str	r3, [r2, #24]
 8000646:	4b12      	ldr	r3, [pc, #72]	; (8000690 <HAL_MspInit+0x5c>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <HAL_MspInit+0x5c>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	4a0e      	ldr	r2, [pc, #56]	; (8000690 <HAL_MspInit+0x5c>)
 8000658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065c:	61d3      	str	r3, [r2, #28]
 800065e:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <HAL_MspInit+0x5c>)
 8000660:	69db      	ldr	r3, [r3, #28]
 8000662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <HAL_MspInit+0x60>)
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	4a04      	ldr	r2, [pc, #16]	; (8000694 <HAL_MspInit+0x60>)
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000686:	bf00      	nop
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	40021000 	.word	0x40021000
 8000694:	40010000 	.word	0x40010000

08000698 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a09      	ldr	r2, [pc, #36]	; (80006cc <HAL_TIM_Base_MspInit+0x34>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d10b      	bne.n	80006c2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006aa:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <HAL_TIM_Base_MspInit+0x38>)
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <HAL_TIM_Base_MspInit+0x38>)
 80006b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80006b4:	6193      	str	r3, [r2, #24]
 80006b6:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <HAL_TIM_Base_MspInit+0x38>)
 80006b8:	699b      	ldr	r3, [r3, #24]
 80006ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80006c2:	bf00      	nop
 80006c4:	3714      	adds	r7, #20
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	40012c00 	.word	0x40012c00
 80006d0:	40021000 	.word	0x40021000

080006d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	f107 0310 	add.w	r3, r7, #16
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a20      	ldr	r2, [pc, #128]	; (8000770 <HAL_UART_MspInit+0x9c>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d139      	bne.n	8000768 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006f4:	4b1f      	ldr	r3, [pc, #124]	; (8000774 <HAL_UART_MspInit+0xa0>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	4a1e      	ldr	r2, [pc, #120]	; (8000774 <HAL_UART_MspInit+0xa0>)
 80006fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006fe:	6193      	str	r3, [r2, #24]
 8000700:	4b1c      	ldr	r3, [pc, #112]	; (8000774 <HAL_UART_MspInit+0xa0>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800070c:	4b19      	ldr	r3, [pc, #100]	; (8000774 <HAL_UART_MspInit+0xa0>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	4a18      	ldr	r2, [pc, #96]	; (8000774 <HAL_UART_MspInit+0xa0>)
 8000712:	f043 0304 	orr.w	r3, r3, #4
 8000716:	6193      	str	r3, [r2, #24]
 8000718:	4b16      	ldr	r3, [pc, #88]	; (8000774 <HAL_UART_MspInit+0xa0>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	f003 0304 	and.w	r3, r3, #4
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000728:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072a:	2302      	movs	r3, #2
 800072c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800072e:	2303      	movs	r3, #3
 8000730:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000732:	f107 0310 	add.w	r3, r7, #16
 8000736:	4619      	mov	r1, r3
 8000738:	480f      	ldr	r0, [pc, #60]	; (8000778 <HAL_UART_MspInit+0xa4>)
 800073a:	f000 faf9 	bl	8000d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800073e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000742:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074c:	f107 0310 	add.w	r3, r7, #16
 8000750:	4619      	mov	r1, r3
 8000752:	4809      	ldr	r0, [pc, #36]	; (8000778 <HAL_UART_MspInit+0xa4>)
 8000754:	f000 faec 	bl	8000d30 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000758:	2200      	movs	r2, #0
 800075a:	2100      	movs	r1, #0
 800075c:	2025      	movs	r0, #37	; 0x25
 800075e:	f000 f9fe 	bl	8000b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000762:	2025      	movs	r0, #37	; 0x25
 8000764:	f000 fa17 	bl	8000b96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000768:	bf00      	nop
 800076a:	3720      	adds	r7, #32
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40013800 	.word	0x40013800
 8000774:	40021000 	.word	0x40021000
 8000778:	40010800 	.word	0x40010800

0800077c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <NMI_Handler+0x4>

08000782 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <HardFault_Handler+0x4>

08000788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <MemManage_Handler+0x4>

0800078e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000792:	e7fe      	b.n	8000792 <BusFault_Handler+0x4>

08000794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000798:	e7fe      	b.n	8000798 <UsageFault_Handler+0x4>

0800079a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr

080007a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007a6:	b480      	push	{r7}
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007aa:	bf00      	nop
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr

080007b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007b2:	b480      	push	{r7}
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007b6:	bf00      	nop
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr

080007be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007c2:	f000 f8b5 	bl	8000930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
	...

080007cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007d0:	4802      	ldr	r0, [pc, #8]	; (80007dc <USART1_IRQHandler+0x10>)
 80007d2:	f001 fc27 	bl	8002024 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000118 	.word	0x20000118

080007e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b086      	sub	sp, #24
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007e8:	4a14      	ldr	r2, [pc, #80]	; (800083c <_sbrk+0x5c>)
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <_sbrk+0x60>)
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007f4:	4b13      	ldr	r3, [pc, #76]	; (8000844 <_sbrk+0x64>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d102      	bne.n	8000802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <_sbrk+0x64>)
 80007fe:	4a12      	ldr	r2, [pc, #72]	; (8000848 <_sbrk+0x68>)
 8000800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000802:	4b10      	ldr	r3, [pc, #64]	; (8000844 <_sbrk+0x64>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	693a      	ldr	r2, [r7, #16]
 800080c:	429a      	cmp	r2, r3
 800080e:	d207      	bcs.n	8000820 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000810:	f002 f942 	bl	8002a98 <__errno>
 8000814:	4603      	mov	r3, r0
 8000816:	220c      	movs	r2, #12
 8000818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
 800081e:	e009      	b.n	8000834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <_sbrk+0x64>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000826:	4b07      	ldr	r3, [pc, #28]	; (8000844 <_sbrk+0x64>)
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4413      	add	r3, r2
 800082e:	4a05      	ldr	r2, [pc, #20]	; (8000844 <_sbrk+0x64>)
 8000830:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000832:	68fb      	ldr	r3, [r7, #12]
}
 8000834:	4618      	mov	r0, r3
 8000836:	3718      	adds	r7, #24
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20005000 	.word	0x20005000
 8000840:	00000400 	.word	0x00000400
 8000844:	2000008c 	.word	0x2000008c
 8000848:	200001c8 	.word	0x200001c8

0800084c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000858:	f7ff fff8 	bl	800084c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800085c:	480b      	ldr	r0, [pc, #44]	; (800088c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800085e:	490c      	ldr	r1, [pc, #48]	; (8000890 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000860:	4a0c      	ldr	r2, [pc, #48]	; (8000894 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000864:	e002      	b.n	800086c <LoopCopyDataInit>

08000866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800086a:	3304      	adds	r3, #4

0800086c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800086c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800086e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000870:	d3f9      	bcc.n	8000866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000872:	4a09      	ldr	r2, [pc, #36]	; (8000898 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000874:	4c09      	ldr	r4, [pc, #36]	; (800089c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000878:	e001      	b.n	800087e <LoopFillZerobss>

0800087a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800087a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800087c:	3204      	adds	r2, #4

0800087e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800087e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000880:	d3fb      	bcc.n	800087a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000882:	f002 f90f 	bl	8002aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000886:	f7ff fd3f 	bl	8000308 <main>
  bx lr
 800088a:	4770      	bx	lr
  ldr r0, =_sdata
 800088c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000890:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000894:	08003448 	.word	0x08003448
  ldr r2, =_sbss
 8000898:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800089c:	200001c4 	.word	0x200001c4

080008a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008a0:	e7fe      	b.n	80008a0 <ADC1_2_IRQHandler>
	...

080008a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <HAL_Init+0x28>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a07      	ldr	r2, [pc, #28]	; (80008cc <HAL_Init+0x28>)
 80008ae:	f043 0310 	orr.w	r3, r3, #16
 80008b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008b4:	2003      	movs	r0, #3
 80008b6:	f000 f947 	bl	8000b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ba:	200f      	movs	r0, #15
 80008bc:	f000 f808 	bl	80008d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008c0:	f7ff feb8 	bl	8000634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008c4:	2300      	movs	r3, #0
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40022000 	.word	0x40022000

080008d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008d8:	4b12      	ldr	r3, [pc, #72]	; (8000924 <HAL_InitTick+0x54>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b12      	ldr	r3, [pc, #72]	; (8000928 <HAL_InitTick+0x58>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4619      	mov	r1, r3
 80008e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 f95f 	bl	8000bb2 <HAL_SYSTICK_Config>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
 80008fc:	e00e      	b.n	800091c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2b0f      	cmp	r3, #15
 8000902:	d80a      	bhi.n	800091a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000904:	2200      	movs	r2, #0
 8000906:	6879      	ldr	r1, [r7, #4]
 8000908:	f04f 30ff 	mov.w	r0, #4294967295
 800090c:	f000 f927 	bl	8000b5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000910:	4a06      	ldr	r2, [pc, #24]	; (800092c <HAL_InitTick+0x5c>)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000916:	2300      	movs	r3, #0
 8000918:	e000      	b.n	800091c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
}
 800091c:	4618      	mov	r0, r3
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000000 	.word	0x20000000
 8000928:	20000008 	.word	0x20000008
 800092c:	20000004 	.word	0x20000004

08000930 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000934:	4b05      	ldr	r3, [pc, #20]	; (800094c <HAL_IncTick+0x1c>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	461a      	mov	r2, r3
 800093a:	4b05      	ldr	r3, [pc, #20]	; (8000950 <HAL_IncTick+0x20>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4413      	add	r3, r2
 8000940:	4a03      	ldr	r2, [pc, #12]	; (8000950 <HAL_IncTick+0x20>)
 8000942:	6013      	str	r3, [r2, #0]
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr
 800094c:	20000008 	.word	0x20000008
 8000950:	200001b0 	.word	0x200001b0

08000954 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  return uwTick;
 8000958:	4b02      	ldr	r3, [pc, #8]	; (8000964 <HAL_GetTick+0x10>)
 800095a:	681b      	ldr	r3, [r3, #0]
}
 800095c:	4618      	mov	r0, r3
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr
 8000964:	200001b0 	.word	0x200001b0

08000968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000970:	f7ff fff0 	bl	8000954 <HAL_GetTick>
 8000974:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000980:	d005      	beq.n	800098e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000982:	4b0a      	ldr	r3, [pc, #40]	; (80009ac <HAL_Delay+0x44>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	461a      	mov	r2, r3
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800098e:	bf00      	nop
 8000990:	f7ff ffe0 	bl	8000954 <HAL_GetTick>
 8000994:	4602      	mov	r2, r0
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	429a      	cmp	r2, r3
 800099e:	d8f7      	bhi.n	8000990 <HAL_Delay+0x28>
  {
  }
}
 80009a0:	bf00      	nop
 80009a2:	bf00      	nop
 80009a4:	3710      	adds	r7, #16
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000008 	.word	0x20000008

080009b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009c0:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <__NVIC_SetPriorityGrouping+0x44>)
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c6:	68ba      	ldr	r2, [r7, #8]
 80009c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009cc:	4013      	ands	r3, r2
 80009ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009e2:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <__NVIC_SetPriorityGrouping+0x44>)
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	60d3      	str	r3, [r2, #12]
}
 80009e8:	bf00      	nop
 80009ea:	3714      	adds	r7, #20
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009fc:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <__NVIC_GetPriorityGrouping+0x18>)
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	0a1b      	lsrs	r3, r3, #8
 8000a02:	f003 0307 	and.w	r3, r3, #7
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	db0b      	blt.n	8000a3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	f003 021f 	and.w	r2, r3, #31
 8000a2c:	4906      	ldr	r1, [pc, #24]	; (8000a48 <__NVIC_EnableIRQ+0x34>)
 8000a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a32:	095b      	lsrs	r3, r3, #5
 8000a34:	2001      	movs	r0, #1
 8000a36:	fa00 f202 	lsl.w	r2, r0, r2
 8000a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	e000e100 	.word	0xe000e100

08000a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	6039      	str	r1, [r7, #0]
 8000a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	db0a      	blt.n	8000a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	490c      	ldr	r1, [pc, #48]	; (8000a98 <__NVIC_SetPriority+0x4c>)
 8000a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6a:	0112      	lsls	r2, r2, #4
 8000a6c:	b2d2      	uxtb	r2, r2
 8000a6e:	440b      	add	r3, r1
 8000a70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a74:	e00a      	b.n	8000a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	b2da      	uxtb	r2, r3
 8000a7a:	4908      	ldr	r1, [pc, #32]	; (8000a9c <__NVIC_SetPriority+0x50>)
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	f003 030f 	and.w	r3, r3, #15
 8000a82:	3b04      	subs	r3, #4
 8000a84:	0112      	lsls	r2, r2, #4
 8000a86:	b2d2      	uxtb	r2, r2
 8000a88:	440b      	add	r3, r1
 8000a8a:	761a      	strb	r2, [r3, #24]
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	e000e100 	.word	0xe000e100
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b089      	sub	sp, #36	; 0x24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60f8      	str	r0, [r7, #12]
 8000aa8:	60b9      	str	r1, [r7, #8]
 8000aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	f003 0307 	and.w	r3, r3, #7
 8000ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ab4:	69fb      	ldr	r3, [r7, #28]
 8000ab6:	f1c3 0307 	rsb	r3, r3, #7
 8000aba:	2b04      	cmp	r3, #4
 8000abc:	bf28      	it	cs
 8000abe:	2304      	movcs	r3, #4
 8000ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	2b06      	cmp	r3, #6
 8000ac8:	d902      	bls.n	8000ad0 <NVIC_EncodePriority+0x30>
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	3b03      	subs	r3, #3
 8000ace:	e000      	b.n	8000ad2 <NVIC_EncodePriority+0x32>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43da      	mvns	r2, r3
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	fa01 f303 	lsl.w	r3, r1, r3
 8000af2:	43d9      	mvns	r1, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af8:	4313      	orrs	r3, r2
         );
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3724      	adds	r7, #36	; 0x24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b14:	d301      	bcc.n	8000b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b16:	2301      	movs	r3, #1
 8000b18:	e00f      	b.n	8000b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b1a:	4a0a      	ldr	r2, [pc, #40]	; (8000b44 <SysTick_Config+0x40>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b22:	210f      	movs	r1, #15
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	f7ff ff90 	bl	8000a4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b2c:	4b05      	ldr	r3, [pc, #20]	; (8000b44 <SysTick_Config+0x40>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b32:	4b04      	ldr	r3, [pc, #16]	; (8000b44 <SysTick_Config+0x40>)
 8000b34:	2207      	movs	r2, #7
 8000b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	e000e010 	.word	0xe000e010

08000b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f7ff ff2d 	bl	80009b0 <__NVIC_SetPriorityGrouping>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	4603      	mov	r3, r0
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
 8000b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b70:	f7ff ff42 	bl	80009f8 <__NVIC_GetPriorityGrouping>
 8000b74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	68b9      	ldr	r1, [r7, #8]
 8000b7a:	6978      	ldr	r0, [r7, #20]
 8000b7c:	f7ff ff90 	bl	8000aa0 <NVIC_EncodePriority>
 8000b80:	4602      	mov	r2, r0
 8000b82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b86:	4611      	mov	r1, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff ff5f 	bl	8000a4c <__NVIC_SetPriority>
}
 8000b8e:	bf00      	nop
 8000b90:	3718      	adds	r7, #24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff ff35 	bl	8000a14 <__NVIC_EnableIRQ>
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff ffa2 	bl	8000b04 <SysTick_Config>
 8000bc0:	4603      	mov	r3, r0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b085      	sub	sp, #20
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d008      	beq.n	8000bf4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2204      	movs	r2, #4
 8000be6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e020      	b.n	8000c36 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f022 020e 	bic.w	r2, r2, #14
 8000c02:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f022 0201 	bic.w	r2, r2, #1
 8000c12:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c22:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2201      	movs	r2, #1
 8000c28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr

08000c40 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d005      	beq.n	8000c64 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2204      	movs	r2, #4
 8000c5c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	73fb      	strb	r3, [r7, #15]
 8000c62:	e051      	b.n	8000d08 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f022 020e 	bic.w	r2, r2, #14
 8000c72:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f022 0201 	bic.w	r2, r2, #1
 8000c82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a22      	ldr	r2, [pc, #136]	; (8000d14 <HAL_DMA_Abort_IT+0xd4>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d029      	beq.n	8000ce2 <HAL_DMA_Abort_IT+0xa2>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a21      	ldr	r2, [pc, #132]	; (8000d18 <HAL_DMA_Abort_IT+0xd8>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d022      	beq.n	8000cde <HAL_DMA_Abort_IT+0x9e>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a1f      	ldr	r2, [pc, #124]	; (8000d1c <HAL_DMA_Abort_IT+0xdc>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d01a      	beq.n	8000cd8 <HAL_DMA_Abort_IT+0x98>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a1e      	ldr	r2, [pc, #120]	; (8000d20 <HAL_DMA_Abort_IT+0xe0>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d012      	beq.n	8000cd2 <HAL_DMA_Abort_IT+0x92>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a1c      	ldr	r2, [pc, #112]	; (8000d24 <HAL_DMA_Abort_IT+0xe4>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d00a      	beq.n	8000ccc <HAL_DMA_Abort_IT+0x8c>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a1b      	ldr	r2, [pc, #108]	; (8000d28 <HAL_DMA_Abort_IT+0xe8>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d102      	bne.n	8000cc6 <HAL_DMA_Abort_IT+0x86>
 8000cc0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000cc4:	e00e      	b.n	8000ce4 <HAL_DMA_Abort_IT+0xa4>
 8000cc6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cca:	e00b      	b.n	8000ce4 <HAL_DMA_Abort_IT+0xa4>
 8000ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cd0:	e008      	b.n	8000ce4 <HAL_DMA_Abort_IT+0xa4>
 8000cd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd6:	e005      	b.n	8000ce4 <HAL_DMA_Abort_IT+0xa4>
 8000cd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cdc:	e002      	b.n	8000ce4 <HAL_DMA_Abort_IT+0xa4>
 8000cde:	2310      	movs	r3, #16
 8000ce0:	e000      	b.n	8000ce4 <HAL_DMA_Abort_IT+0xa4>
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	4a11      	ldr	r2, [pc, #68]	; (8000d2c <HAL_DMA_Abort_IT+0xec>)
 8000ce6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2201      	movs	r2, #1
 8000cec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d003      	beq.n	8000d08 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	4798      	blx	r3
    } 
  }
  return status;
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40020008 	.word	0x40020008
 8000d18:	4002001c 	.word	0x4002001c
 8000d1c:	40020030 	.word	0x40020030
 8000d20:	40020044 	.word	0x40020044
 8000d24:	40020058 	.word	0x40020058
 8000d28:	4002006c 	.word	0x4002006c
 8000d2c:	40020000 	.word	0x40020000

08000d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b08b      	sub	sp, #44	; 0x2c
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d42:	e169      	b.n	8001018 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d44:	2201      	movs	r2, #1
 8000d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	69fa      	ldr	r2, [r7, #28]
 8000d54:	4013      	ands	r3, r2
 8000d56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	f040 8158 	bne.w	8001012 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	4a9a      	ldr	r2, [pc, #616]	; (8000fd0 <HAL_GPIO_Init+0x2a0>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d05e      	beq.n	8000e2a <HAL_GPIO_Init+0xfa>
 8000d6c:	4a98      	ldr	r2, [pc, #608]	; (8000fd0 <HAL_GPIO_Init+0x2a0>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d875      	bhi.n	8000e5e <HAL_GPIO_Init+0x12e>
 8000d72:	4a98      	ldr	r2, [pc, #608]	; (8000fd4 <HAL_GPIO_Init+0x2a4>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d058      	beq.n	8000e2a <HAL_GPIO_Init+0xfa>
 8000d78:	4a96      	ldr	r2, [pc, #600]	; (8000fd4 <HAL_GPIO_Init+0x2a4>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d86f      	bhi.n	8000e5e <HAL_GPIO_Init+0x12e>
 8000d7e:	4a96      	ldr	r2, [pc, #600]	; (8000fd8 <HAL_GPIO_Init+0x2a8>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d052      	beq.n	8000e2a <HAL_GPIO_Init+0xfa>
 8000d84:	4a94      	ldr	r2, [pc, #592]	; (8000fd8 <HAL_GPIO_Init+0x2a8>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d869      	bhi.n	8000e5e <HAL_GPIO_Init+0x12e>
 8000d8a:	4a94      	ldr	r2, [pc, #592]	; (8000fdc <HAL_GPIO_Init+0x2ac>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d04c      	beq.n	8000e2a <HAL_GPIO_Init+0xfa>
 8000d90:	4a92      	ldr	r2, [pc, #584]	; (8000fdc <HAL_GPIO_Init+0x2ac>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d863      	bhi.n	8000e5e <HAL_GPIO_Init+0x12e>
 8000d96:	4a92      	ldr	r2, [pc, #584]	; (8000fe0 <HAL_GPIO_Init+0x2b0>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d046      	beq.n	8000e2a <HAL_GPIO_Init+0xfa>
 8000d9c:	4a90      	ldr	r2, [pc, #576]	; (8000fe0 <HAL_GPIO_Init+0x2b0>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d85d      	bhi.n	8000e5e <HAL_GPIO_Init+0x12e>
 8000da2:	2b12      	cmp	r3, #18
 8000da4:	d82a      	bhi.n	8000dfc <HAL_GPIO_Init+0xcc>
 8000da6:	2b12      	cmp	r3, #18
 8000da8:	d859      	bhi.n	8000e5e <HAL_GPIO_Init+0x12e>
 8000daa:	a201      	add	r2, pc, #4	; (adr r2, 8000db0 <HAL_GPIO_Init+0x80>)
 8000dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db0:	08000e2b 	.word	0x08000e2b
 8000db4:	08000e05 	.word	0x08000e05
 8000db8:	08000e17 	.word	0x08000e17
 8000dbc:	08000e59 	.word	0x08000e59
 8000dc0:	08000e5f 	.word	0x08000e5f
 8000dc4:	08000e5f 	.word	0x08000e5f
 8000dc8:	08000e5f 	.word	0x08000e5f
 8000dcc:	08000e5f 	.word	0x08000e5f
 8000dd0:	08000e5f 	.word	0x08000e5f
 8000dd4:	08000e5f 	.word	0x08000e5f
 8000dd8:	08000e5f 	.word	0x08000e5f
 8000ddc:	08000e5f 	.word	0x08000e5f
 8000de0:	08000e5f 	.word	0x08000e5f
 8000de4:	08000e5f 	.word	0x08000e5f
 8000de8:	08000e5f 	.word	0x08000e5f
 8000dec:	08000e5f 	.word	0x08000e5f
 8000df0:	08000e5f 	.word	0x08000e5f
 8000df4:	08000e0d 	.word	0x08000e0d
 8000df8:	08000e21 	.word	0x08000e21
 8000dfc:	4a79      	ldr	r2, [pc, #484]	; (8000fe4 <HAL_GPIO_Init+0x2b4>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d013      	beq.n	8000e2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e02:	e02c      	b.n	8000e5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	623b      	str	r3, [r7, #32]
          break;
 8000e0a:	e029      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	3304      	adds	r3, #4
 8000e12:	623b      	str	r3, [r7, #32]
          break;
 8000e14:	e024      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	3308      	adds	r3, #8
 8000e1c:	623b      	str	r3, [r7, #32]
          break;
 8000e1e:	e01f      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	330c      	adds	r3, #12
 8000e26:	623b      	str	r3, [r7, #32]
          break;
 8000e28:	e01a      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e32:	2304      	movs	r3, #4
 8000e34:	623b      	str	r3, [r7, #32]
          break;
 8000e36:	e013      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d105      	bne.n	8000e4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e40:	2308      	movs	r3, #8
 8000e42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	69fa      	ldr	r2, [r7, #28]
 8000e48:	611a      	str	r2, [r3, #16]
          break;
 8000e4a:	e009      	b.n	8000e60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e4c:	2308      	movs	r3, #8
 8000e4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	69fa      	ldr	r2, [r7, #28]
 8000e54:	615a      	str	r2, [r3, #20]
          break;
 8000e56:	e003      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	623b      	str	r3, [r7, #32]
          break;
 8000e5c:	e000      	b.n	8000e60 <HAL_GPIO_Init+0x130>
          break;
 8000e5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	2bff      	cmp	r3, #255	; 0xff
 8000e64:	d801      	bhi.n	8000e6a <HAL_GPIO_Init+0x13a>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	e001      	b.n	8000e6e <HAL_GPIO_Init+0x13e>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	2bff      	cmp	r3, #255	; 0xff
 8000e74:	d802      	bhi.n	8000e7c <HAL_GPIO_Init+0x14c>
 8000e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	e002      	b.n	8000e82 <HAL_GPIO_Init+0x152>
 8000e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7e:	3b08      	subs	r3, #8
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	210f      	movs	r1, #15
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e90:	43db      	mvns	r3, r3
 8000e92:	401a      	ands	r2, r3
 8000e94:	6a39      	ldr	r1, [r7, #32]
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f000 80b1 	beq.w	8001012 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000eb0:	4b4d      	ldr	r3, [pc, #308]	; (8000fe8 <HAL_GPIO_Init+0x2b8>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	4a4c      	ldr	r2, [pc, #304]	; (8000fe8 <HAL_GPIO_Init+0x2b8>)
 8000eb6:	f043 0301 	orr.w	r3, r3, #1
 8000eba:	6193      	str	r3, [r2, #24]
 8000ebc:	4b4a      	ldr	r3, [pc, #296]	; (8000fe8 <HAL_GPIO_Init+0x2b8>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ec8:	4a48      	ldr	r2, [pc, #288]	; (8000fec <HAL_GPIO_Init+0x2bc>)
 8000eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ecc:	089b      	lsrs	r3, r3, #2
 8000ece:	3302      	adds	r3, #2
 8000ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed8:	f003 0303 	and.w	r3, r3, #3
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	220f      	movs	r2, #15
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	68fa      	ldr	r2, [r7, #12]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a40      	ldr	r2, [pc, #256]	; (8000ff0 <HAL_GPIO_Init+0x2c0>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d013      	beq.n	8000f1c <HAL_GPIO_Init+0x1ec>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a3f      	ldr	r2, [pc, #252]	; (8000ff4 <HAL_GPIO_Init+0x2c4>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d00d      	beq.n	8000f18 <HAL_GPIO_Init+0x1e8>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a3e      	ldr	r2, [pc, #248]	; (8000ff8 <HAL_GPIO_Init+0x2c8>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d007      	beq.n	8000f14 <HAL_GPIO_Init+0x1e4>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a3d      	ldr	r2, [pc, #244]	; (8000ffc <HAL_GPIO_Init+0x2cc>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d101      	bne.n	8000f10 <HAL_GPIO_Init+0x1e0>
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	e006      	b.n	8000f1e <HAL_GPIO_Init+0x1ee>
 8000f10:	2304      	movs	r3, #4
 8000f12:	e004      	b.n	8000f1e <HAL_GPIO_Init+0x1ee>
 8000f14:	2302      	movs	r3, #2
 8000f16:	e002      	b.n	8000f1e <HAL_GPIO_Init+0x1ee>
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <HAL_GPIO_Init+0x1ee>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f20:	f002 0203 	and.w	r2, r2, #3
 8000f24:	0092      	lsls	r2, r2, #2
 8000f26:	4093      	lsls	r3, r2
 8000f28:	68fa      	ldr	r2, [r7, #12]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f2e:	492f      	ldr	r1, [pc, #188]	; (8000fec <HAL_GPIO_Init+0x2bc>)
 8000f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	3302      	adds	r3, #2
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d006      	beq.n	8000f56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f48:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	492c      	ldr	r1, [pc, #176]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	608b      	str	r3, [r1, #8]
 8000f54:	e006      	b.n	8000f64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f56:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f58:	689a      	ldr	r2, [r3, #8]
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	4928      	ldr	r1, [pc, #160]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f60:	4013      	ands	r3, r2
 8000f62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d006      	beq.n	8000f7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f70:	4b23      	ldr	r3, [pc, #140]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f72:	68da      	ldr	r2, [r3, #12]
 8000f74:	4922      	ldr	r1, [pc, #136]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	60cb      	str	r3, [r1, #12]
 8000f7c:	e006      	b.n	8000f8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f7e:	4b20      	ldr	r3, [pc, #128]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f80:	68da      	ldr	r2, [r3, #12]
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	43db      	mvns	r3, r3
 8000f86:	491e      	ldr	r1, [pc, #120]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d006      	beq.n	8000fa6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f98:	4b19      	ldr	r3, [pc, #100]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f9a:	685a      	ldr	r2, [r3, #4]
 8000f9c:	4918      	ldr	r1, [pc, #96]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	604b      	str	r3, [r1, #4]
 8000fa4:	e006      	b.n	8000fb4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fa6:	4b16      	ldr	r3, [pc, #88]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	4914      	ldr	r1, [pc, #80]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d021      	beq.n	8001004 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	490e      	ldr	r1, [pc, #56]	; (8001000 <HAL_GPIO_Init+0x2d0>)
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	600b      	str	r3, [r1, #0]
 8000fcc:	e021      	b.n	8001012 <HAL_GPIO_Init+0x2e2>
 8000fce:	bf00      	nop
 8000fd0:	10320000 	.word	0x10320000
 8000fd4:	10310000 	.word	0x10310000
 8000fd8:	10220000 	.word	0x10220000
 8000fdc:	10210000 	.word	0x10210000
 8000fe0:	10120000 	.word	0x10120000
 8000fe4:	10110000 	.word	0x10110000
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	40010000 	.word	0x40010000
 8000ff0:	40010800 	.word	0x40010800
 8000ff4:	40010c00 	.word	0x40010c00
 8000ff8:	40011000 	.word	0x40011000
 8000ffc:	40011400 	.word	0x40011400
 8001000:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <HAL_GPIO_Init+0x304>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	43db      	mvns	r3, r3
 800100c:	4909      	ldr	r1, [pc, #36]	; (8001034 <HAL_GPIO_Init+0x304>)
 800100e:	4013      	ands	r3, r2
 8001010:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001014:	3301      	adds	r3, #1
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101e:	fa22 f303 	lsr.w	r3, r2, r3
 8001022:	2b00      	cmp	r3, #0
 8001024:	f47f ae8e 	bne.w	8000d44 <HAL_GPIO_Init+0x14>
  }
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	372c      	adds	r7, #44	; 0x2c
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	40010400 	.word	0x40010400

08001038 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689a      	ldr	r2, [r3, #8]
 8001048:	887b      	ldrh	r3, [r7, #2]
 800104a:	4013      	ands	r3, r2
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001050:	2301      	movs	r3, #1
 8001052:	73fb      	strb	r3, [r7, #15]
 8001054:	e001      	b.n	800105a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001056:	2300      	movs	r3, #0
 8001058:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800105a:	7bfb      	ldrb	r3, [r7, #15]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr

08001066 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	460b      	mov	r3, r1
 8001070:	807b      	strh	r3, [r7, #2]
 8001072:	4613      	mov	r3, r2
 8001074:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001076:	787b      	ldrb	r3, [r7, #1]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d003      	beq.n	8001084 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800107c:	887a      	ldrh	r2, [r7, #2]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001082:	e003      	b.n	800108c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001084:	887b      	ldrh	r3, [r7, #2]
 8001086:	041a      	lsls	r2, r3, #16
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	611a      	str	r2, [r3, #16]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr

08001096 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001096:	b480      	push	{r7}
 8001098:	b085      	sub	sp, #20
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
 800109e:	460b      	mov	r3, r1
 80010a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010a8:	887a      	ldrh	r2, [r7, #2]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	4013      	ands	r3, r2
 80010ae:	041a      	lsls	r2, r3, #16
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	43d9      	mvns	r1, r3
 80010b4:	887b      	ldrh	r3, [r7, #2]
 80010b6:	400b      	ands	r3, r1
 80010b8:	431a      	orrs	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	611a      	str	r2, [r3, #16]
}
 80010be:	bf00      	nop
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr

080010c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d101      	bne.n	80010da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e26c      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f000 8087 	beq.w	80011f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010e8:	4b92      	ldr	r3, [pc, #584]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 030c 	and.w	r3, r3, #12
 80010f0:	2b04      	cmp	r3, #4
 80010f2:	d00c      	beq.n	800110e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010f4:	4b8f      	ldr	r3, [pc, #572]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 030c 	and.w	r3, r3, #12
 80010fc:	2b08      	cmp	r3, #8
 80010fe:	d112      	bne.n	8001126 <HAL_RCC_OscConfig+0x5e>
 8001100:	4b8c      	ldr	r3, [pc, #560]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800110c:	d10b      	bne.n	8001126 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110e:	4b89      	ldr	r3, [pc, #548]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d06c      	beq.n	80011f4 <HAL_RCC_OscConfig+0x12c>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d168      	bne.n	80011f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e246      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800112e:	d106      	bne.n	800113e <HAL_RCC_OscConfig+0x76>
 8001130:	4b80      	ldr	r3, [pc, #512]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a7f      	ldr	r2, [pc, #508]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	e02e      	b.n	800119c <HAL_RCC_OscConfig+0xd4>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10c      	bne.n	8001160 <HAL_RCC_OscConfig+0x98>
 8001146:	4b7b      	ldr	r3, [pc, #492]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a7a      	ldr	r2, [pc, #488]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800114c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001150:	6013      	str	r3, [r2, #0]
 8001152:	4b78      	ldr	r3, [pc, #480]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a77      	ldr	r2, [pc, #476]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001158:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	e01d      	b.n	800119c <HAL_RCC_OscConfig+0xd4>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001168:	d10c      	bne.n	8001184 <HAL_RCC_OscConfig+0xbc>
 800116a:	4b72      	ldr	r3, [pc, #456]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a71      	ldr	r2, [pc, #452]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	4b6f      	ldr	r3, [pc, #444]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a6e      	ldr	r2, [pc, #440]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800117c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001180:	6013      	str	r3, [r2, #0]
 8001182:	e00b      	b.n	800119c <HAL_RCC_OscConfig+0xd4>
 8001184:	4b6b      	ldr	r3, [pc, #428]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a6a      	ldr	r2, [pc, #424]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800118a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	4b68      	ldr	r3, [pc, #416]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a67      	ldr	r2, [pc, #412]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800119a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d013      	beq.n	80011cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a4:	f7ff fbd6 	bl	8000954 <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011ac:	f7ff fbd2 	bl	8000954 <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b64      	cmp	r3, #100	; 0x64
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e1fa      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011be:	4b5d      	ldr	r3, [pc, #372]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d0f0      	beq.n	80011ac <HAL_RCC_OscConfig+0xe4>
 80011ca:	e014      	b.n	80011f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011cc:	f7ff fbc2 	bl	8000954 <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d4:	f7ff fbbe 	bl	8000954 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e1e6      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011e6:	4b53      	ldr	r3, [pc, #332]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0x10c>
 80011f2:	e000      	b.n	80011f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d063      	beq.n	80012ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001202:	4b4c      	ldr	r3, [pc, #304]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 030c 	and.w	r3, r3, #12
 800120a:	2b00      	cmp	r3, #0
 800120c:	d00b      	beq.n	8001226 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800120e:	4b49      	ldr	r3, [pc, #292]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 030c 	and.w	r3, r3, #12
 8001216:	2b08      	cmp	r3, #8
 8001218:	d11c      	bne.n	8001254 <HAL_RCC_OscConfig+0x18c>
 800121a:	4b46      	ldr	r3, [pc, #280]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d116      	bne.n	8001254 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001226:	4b43      	ldr	r3, [pc, #268]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d005      	beq.n	800123e <HAL_RCC_OscConfig+0x176>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d001      	beq.n	800123e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e1ba      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800123e:	4b3d      	ldr	r3, [pc, #244]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	4939      	ldr	r1, [pc, #228]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800124e:	4313      	orrs	r3, r2
 8001250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001252:	e03a      	b.n	80012ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	691b      	ldr	r3, [r3, #16]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d020      	beq.n	800129e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800125c:	4b36      	ldr	r3, [pc, #216]	; (8001338 <HAL_RCC_OscConfig+0x270>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001262:	f7ff fb77 	bl	8000954 <HAL_GetTick>
 8001266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001268:	e008      	b.n	800127c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800126a:	f7ff fb73 	bl	8000954 <HAL_GetTick>
 800126e:	4602      	mov	r2, r0
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	2b02      	cmp	r3, #2
 8001276:	d901      	bls.n	800127c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e19b      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800127c:	4b2d      	ldr	r3, [pc, #180]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 0302 	and.w	r3, r3, #2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0f0      	beq.n	800126a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001288:	4b2a      	ldr	r3, [pc, #168]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	4927      	ldr	r1, [pc, #156]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001298:	4313      	orrs	r3, r2
 800129a:	600b      	str	r3, [r1, #0]
 800129c:	e015      	b.n	80012ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <HAL_RCC_OscConfig+0x270>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a4:	f7ff fb56 	bl	8000954 <HAL_GetTick>
 80012a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ac:	f7ff fb52 	bl	8000954 <HAL_GetTick>
 80012b0:	4602      	mov	r2, r0
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e17a      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012be:	4b1d      	ldr	r3, [pc, #116]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f0      	bne.n	80012ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d03a      	beq.n	800134c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d019      	beq.n	8001312 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012de:	4b17      	ldr	r3, [pc, #92]	; (800133c <HAL_RCC_OscConfig+0x274>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e4:	f7ff fb36 	bl	8000954 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ea:	e008      	b.n	80012fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012ec:	f7ff fb32 	bl	8000954 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e15a      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012fe:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <HAL_RCC_OscConfig+0x26c>)
 8001300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0f0      	beq.n	80012ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800130a:	2001      	movs	r0, #1
 800130c:	f000 facc 	bl	80018a8 <RCC_Delay>
 8001310:	e01c      	b.n	800134c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001312:	4b0a      	ldr	r3, [pc, #40]	; (800133c <HAL_RCC_OscConfig+0x274>)
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001318:	f7ff fb1c 	bl	8000954 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800131e:	e00f      	b.n	8001340 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001320:	f7ff fb18 	bl	8000954 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b02      	cmp	r3, #2
 800132c:	d908      	bls.n	8001340 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e140      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
 8001332:	bf00      	nop
 8001334:	40021000 	.word	0x40021000
 8001338:	42420000 	.word	0x42420000
 800133c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001340:	4b9e      	ldr	r3, [pc, #632]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001344:	f003 0302 	and.w	r3, r3, #2
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1e9      	bne.n	8001320 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80a6 	beq.w	80014a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800135a:	2300      	movs	r3, #0
 800135c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800135e:	4b97      	ldr	r3, [pc, #604]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001360:	69db      	ldr	r3, [r3, #28]
 8001362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10d      	bne.n	8001386 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800136a:	4b94      	ldr	r3, [pc, #592]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	4a93      	ldr	r2, [pc, #588]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001374:	61d3      	str	r3, [r2, #28]
 8001376:	4b91      	ldr	r3, [pc, #580]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001378:	69db      	ldr	r3, [r3, #28]
 800137a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001382:	2301      	movs	r3, #1
 8001384:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001386:	4b8e      	ldr	r3, [pc, #568]	; (80015c0 <HAL_RCC_OscConfig+0x4f8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800138e:	2b00      	cmp	r3, #0
 8001390:	d118      	bne.n	80013c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001392:	4b8b      	ldr	r3, [pc, #556]	; (80015c0 <HAL_RCC_OscConfig+0x4f8>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a8a      	ldr	r2, [pc, #552]	; (80015c0 <HAL_RCC_OscConfig+0x4f8>)
 8001398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800139c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800139e:	f7ff fad9 	bl	8000954 <HAL_GetTick>
 80013a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013a6:	f7ff fad5 	bl	8000954 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b64      	cmp	r3, #100	; 0x64
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e0fd      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b8:	4b81      	ldr	r3, [pc, #516]	; (80015c0 <HAL_RCC_OscConfig+0x4f8>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d0f0      	beq.n	80013a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d106      	bne.n	80013da <HAL_RCC_OscConfig+0x312>
 80013cc:	4b7b      	ldr	r3, [pc, #492]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80013ce:	6a1b      	ldr	r3, [r3, #32]
 80013d0:	4a7a      	ldr	r2, [pc, #488]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80013d2:	f043 0301 	orr.w	r3, r3, #1
 80013d6:	6213      	str	r3, [r2, #32]
 80013d8:	e02d      	b.n	8001436 <HAL_RCC_OscConfig+0x36e>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d10c      	bne.n	80013fc <HAL_RCC_OscConfig+0x334>
 80013e2:	4b76      	ldr	r3, [pc, #472]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80013e4:	6a1b      	ldr	r3, [r3, #32]
 80013e6:	4a75      	ldr	r2, [pc, #468]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80013e8:	f023 0301 	bic.w	r3, r3, #1
 80013ec:	6213      	str	r3, [r2, #32]
 80013ee:	4b73      	ldr	r3, [pc, #460]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	4a72      	ldr	r2, [pc, #456]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80013f4:	f023 0304 	bic.w	r3, r3, #4
 80013f8:	6213      	str	r3, [r2, #32]
 80013fa:	e01c      	b.n	8001436 <HAL_RCC_OscConfig+0x36e>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	2b05      	cmp	r3, #5
 8001402:	d10c      	bne.n	800141e <HAL_RCC_OscConfig+0x356>
 8001404:	4b6d      	ldr	r3, [pc, #436]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001406:	6a1b      	ldr	r3, [r3, #32]
 8001408:	4a6c      	ldr	r2, [pc, #432]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800140a:	f043 0304 	orr.w	r3, r3, #4
 800140e:	6213      	str	r3, [r2, #32]
 8001410:	4b6a      	ldr	r3, [pc, #424]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	4a69      	ldr	r2, [pc, #420]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	6213      	str	r3, [r2, #32]
 800141c:	e00b      	b.n	8001436 <HAL_RCC_OscConfig+0x36e>
 800141e:	4b67      	ldr	r3, [pc, #412]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	4a66      	ldr	r2, [pc, #408]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001424:	f023 0301 	bic.w	r3, r3, #1
 8001428:	6213      	str	r3, [r2, #32]
 800142a:	4b64      	ldr	r3, [pc, #400]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	4a63      	ldr	r2, [pc, #396]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001430:	f023 0304 	bic.w	r3, r3, #4
 8001434:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d015      	beq.n	800146a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143e:	f7ff fa89 	bl	8000954 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001444:	e00a      	b.n	800145c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001446:	f7ff fa85 	bl	8000954 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	f241 3288 	movw	r2, #5000	; 0x1388
 8001454:	4293      	cmp	r3, r2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e0ab      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800145c:	4b57      	ldr	r3, [pc, #348]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d0ee      	beq.n	8001446 <HAL_RCC_OscConfig+0x37e>
 8001468:	e014      	b.n	8001494 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146a:	f7ff fa73 	bl	8000954 <HAL_GetTick>
 800146e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001470:	e00a      	b.n	8001488 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001472:	f7ff fa6f 	bl	8000954 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001480:	4293      	cmp	r3, r2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e095      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001488:	4b4c      	ldr	r3, [pc, #304]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1ee      	bne.n	8001472 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001494:	7dfb      	ldrb	r3, [r7, #23]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d105      	bne.n	80014a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800149a:	4b48      	ldr	r3, [pc, #288]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	4a47      	ldr	r2, [pc, #284]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80014a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f000 8081 	beq.w	80015b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014b0:	4b42      	ldr	r3, [pc, #264]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f003 030c 	and.w	r3, r3, #12
 80014b8:	2b08      	cmp	r3, #8
 80014ba:	d061      	beq.n	8001580 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d146      	bne.n	8001552 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c4:	4b3f      	ldr	r3, [pc, #252]	; (80015c4 <HAL_RCC_OscConfig+0x4fc>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ca:	f7ff fa43 	bl	8000954 <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d2:	f7ff fa3f 	bl	8000954 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e067      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e4:	4b35      	ldr	r3, [pc, #212]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1f0      	bne.n	80014d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f8:	d108      	bne.n	800150c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014fa:	4b30      	ldr	r3, [pc, #192]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	492d      	ldr	r1, [pc, #180]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001508:	4313      	orrs	r3, r2
 800150a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800150c:	4b2b      	ldr	r3, [pc, #172]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a19      	ldr	r1, [r3, #32]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151c:	430b      	orrs	r3, r1
 800151e:	4927      	ldr	r1, [pc, #156]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001520:	4313      	orrs	r3, r2
 8001522:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001524:	4b27      	ldr	r3, [pc, #156]	; (80015c4 <HAL_RCC_OscConfig+0x4fc>)
 8001526:	2201      	movs	r2, #1
 8001528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152a:	f7ff fa13 	bl	8000954 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001532:	f7ff fa0f 	bl	8000954 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e037      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001544:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x46a>
 8001550:	e02f      	b.n	80015b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001552:	4b1c      	ldr	r3, [pc, #112]	; (80015c4 <HAL_RCC_OscConfig+0x4fc>)
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7ff f9fc 	bl	8000954 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001560:	f7ff f9f8 	bl	8000954 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e020      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001572:	4b12      	ldr	r3, [pc, #72]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <HAL_RCC_OscConfig+0x498>
 800157e:	e018      	b.n	80015b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d101      	bne.n	800158c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e013      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <HAL_RCC_OscConfig+0x4f4>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	429a      	cmp	r2, r3
 800159e:	d106      	bne.n	80015ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d001      	beq.n	80015b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80015b2:	2300      	movs	r3, #0
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40021000 	.word	0x40021000
 80015c0:	40007000 	.word	0x40007000
 80015c4:	42420060 	.word	0x42420060

080015c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e0d0      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015dc:	4b6a      	ldr	r3, [pc, #424]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0307 	and.w	r3, r3, #7
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d910      	bls.n	800160c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ea:	4b67      	ldr	r3, [pc, #412]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 0207 	bic.w	r2, r3, #7
 80015f2:	4965      	ldr	r1, [pc, #404]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fa:	4b63      	ldr	r3, [pc, #396]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d001      	beq.n	800160c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e0b8      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0302 	and.w	r3, r3, #2
 8001614:	2b00      	cmp	r3, #0
 8001616:	d020      	beq.n	800165a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d005      	beq.n	8001630 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001624:	4b59      	ldr	r3, [pc, #356]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	4a58      	ldr	r2, [pc, #352]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800162a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800162e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	2b00      	cmp	r3, #0
 800163a:	d005      	beq.n	8001648 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800163c:	4b53      	ldr	r3, [pc, #332]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4a52      	ldr	r2, [pc, #328]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001642:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001646:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001648:	4b50      	ldr	r3, [pc, #320]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	494d      	ldr	r1, [pc, #308]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001656:	4313      	orrs	r3, r2
 8001658:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d040      	beq.n	80016e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d107      	bne.n	800167e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166e:	4b47      	ldr	r3, [pc, #284]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d115      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e07f      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d107      	bne.n	8001696 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001686:	4b41      	ldr	r3, [pc, #260]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d109      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e073      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001696:	4b3d      	ldr	r3, [pc, #244]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e06b      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016a6:	4b39      	ldr	r3, [pc, #228]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f023 0203 	bic.w	r2, r3, #3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	4936      	ldr	r1, [pc, #216]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b8:	f7ff f94c 	bl	8000954 <HAL_GetTick>
 80016bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016be:	e00a      	b.n	80016d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c0:	f7ff f948 	bl	8000954 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e053      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016d6:	4b2d      	ldr	r3, [pc, #180]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 020c 	and.w	r2, r3, #12
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d1eb      	bne.n	80016c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016e8:	4b27      	ldr	r3, [pc, #156]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d210      	bcs.n	8001718 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f6:	4b24      	ldr	r3, [pc, #144]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f023 0207 	bic.w	r2, r3, #7
 80016fe:	4922      	ldr	r1, [pc, #136]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	4313      	orrs	r3, r2
 8001704:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001706:	4b20      	ldr	r3, [pc, #128]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	683a      	ldr	r2, [r7, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d001      	beq.n	8001718 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e032      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d008      	beq.n	8001736 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001724:	4b19      	ldr	r3, [pc, #100]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	4916      	ldr	r1, [pc, #88]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001732:	4313      	orrs	r3, r2
 8001734:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0308 	and.w	r3, r3, #8
 800173e:	2b00      	cmp	r3, #0
 8001740:	d009      	beq.n	8001756 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001742:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	490e      	ldr	r1, [pc, #56]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001756:	f000 f821 	bl	800179c <HAL_RCC_GetSysClockFreq>
 800175a:	4602      	mov	r2, r0
 800175c:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	091b      	lsrs	r3, r3, #4
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	490a      	ldr	r1, [pc, #40]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001768:	5ccb      	ldrb	r3, [r1, r3]
 800176a:	fa22 f303 	lsr.w	r3, r2, r3
 800176e:	4a09      	ldr	r2, [pc, #36]	; (8001794 <HAL_RCC_ClockConfig+0x1cc>)
 8001770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <HAL_RCC_ClockConfig+0x1d0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff f8aa 	bl	80008d0 <HAL_InitTick>

  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40022000 	.word	0x40022000
 800178c:	40021000 	.word	0x40021000
 8001790:	080033e0 	.word	0x080033e0
 8001794:	20000000 	.word	0x20000000
 8001798:	20000004 	.word	0x20000004

0800179c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800179c:	b480      	push	{r7}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	2300      	movs	r3, #0
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80017b6:	4b1e      	ldr	r3, [pc, #120]	; (8001830 <HAL_RCC_GetSysClockFreq+0x94>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 030c 	and.w	r3, r3, #12
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	d002      	beq.n	80017cc <HAL_RCC_GetSysClockFreq+0x30>
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d003      	beq.n	80017d2 <HAL_RCC_GetSysClockFreq+0x36>
 80017ca:	e027      	b.n	800181c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017cc:	4b19      	ldr	r3, [pc, #100]	; (8001834 <HAL_RCC_GetSysClockFreq+0x98>)
 80017ce:	613b      	str	r3, [r7, #16]
      break;
 80017d0:	e027      	b.n	8001822 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	0c9b      	lsrs	r3, r3, #18
 80017d6:	f003 030f 	and.w	r3, r3, #15
 80017da:	4a17      	ldr	r2, [pc, #92]	; (8001838 <HAL_RCC_GetSysClockFreq+0x9c>)
 80017dc:	5cd3      	ldrb	r3, [r2, r3]
 80017de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d010      	beq.n	800180c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <HAL_RCC_GetSysClockFreq+0x94>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	0c5b      	lsrs	r3, r3, #17
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	4a11      	ldr	r2, [pc, #68]	; (800183c <HAL_RCC_GetSysClockFreq+0xa0>)
 80017f6:	5cd3      	ldrb	r3, [r2, r3]
 80017f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a0d      	ldr	r2, [pc, #52]	; (8001834 <HAL_RCC_GetSysClockFreq+0x98>)
 80017fe:	fb02 f203 	mul.w	r2, r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	fbb2 f3f3 	udiv	r3, r2, r3
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	e004      	b.n	8001816 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a0c      	ldr	r2, [pc, #48]	; (8001840 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001810:	fb02 f303 	mul.w	r3, r2, r3
 8001814:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	613b      	str	r3, [r7, #16]
      break;
 800181a:	e002      	b.n	8001822 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <HAL_RCC_GetSysClockFreq+0x98>)
 800181e:	613b      	str	r3, [r7, #16]
      break;
 8001820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001822:	693b      	ldr	r3, [r7, #16]
}
 8001824:	4618      	mov	r0, r3
 8001826:	371c      	adds	r7, #28
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	007a1200 	.word	0x007a1200
 8001838:	080033f8 	.word	0x080033f8
 800183c:	08003408 	.word	0x08003408
 8001840:	003d0900 	.word	0x003d0900

08001844 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001848:	4b02      	ldr	r3, [pc, #8]	; (8001854 <HAL_RCC_GetHCLKFreq+0x10>)
 800184a:	681b      	ldr	r3, [r3, #0]
}
 800184c:	4618      	mov	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr
 8001854:	20000000 	.word	0x20000000

08001858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800185c:	f7ff fff2 	bl	8001844 <HAL_RCC_GetHCLKFreq>
 8001860:	4602      	mov	r2, r0
 8001862:	4b05      	ldr	r3, [pc, #20]	; (8001878 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	0a1b      	lsrs	r3, r3, #8
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	4903      	ldr	r1, [pc, #12]	; (800187c <HAL_RCC_GetPCLK1Freq+0x24>)
 800186e:	5ccb      	ldrb	r3, [r1, r3]
 8001870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001874:	4618      	mov	r0, r3
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000
 800187c:	080033f0 	.word	0x080033f0

08001880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001884:	f7ff ffde 	bl	8001844 <HAL_RCC_GetHCLKFreq>
 8001888:	4602      	mov	r2, r0
 800188a:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	0adb      	lsrs	r3, r3, #11
 8001890:	f003 0307 	and.w	r3, r3, #7
 8001894:	4903      	ldr	r1, [pc, #12]	; (80018a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001896:	5ccb      	ldrb	r3, [r1, r3]
 8001898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800189c:	4618      	mov	r0, r3
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40021000 	.word	0x40021000
 80018a4:	080033f0 	.word	0x080033f0

080018a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018b0:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <RCC_Delay+0x34>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <RCC_Delay+0x38>)
 80018b6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ba:	0a5b      	lsrs	r3, r3, #9
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80018c4:	bf00      	nop
  }
  while (Delay --);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1e5a      	subs	r2, r3, #1
 80018ca:	60fa      	str	r2, [r7, #12]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1f9      	bne.n	80018c4 <RCC_Delay+0x1c>
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr
 80018dc:	20000000 	.word	0x20000000
 80018e0:	10624dd3 	.word	0x10624dd3

080018e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e041      	b.n	800197a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d106      	bne.n	8001910 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f7fe fec4 	bl	8000698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2202      	movs	r2, #2
 8001914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3304      	adds	r3, #4
 8001920:	4619      	mov	r1, r3
 8001922:	4610      	mov	r0, r2
 8001924:	f000 f940 	bl	8001ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2201      	movs	r2, #1
 8001934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2201      	movs	r2, #1
 800196c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001992:	b2db      	uxtb	r3, r3
 8001994:	2b01      	cmp	r3, #1
 8001996:	d001      	beq.n	800199c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e032      	b.n	8001a02 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2202      	movs	r2, #2
 80019a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a18      	ldr	r2, [pc, #96]	; (8001a0c <HAL_TIM_Base_Start+0x88>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d00e      	beq.n	80019cc <HAL_TIM_Base_Start+0x48>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019b6:	d009      	beq.n	80019cc <HAL_TIM_Base_Start+0x48>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a14      	ldr	r2, [pc, #80]	; (8001a10 <HAL_TIM_Base_Start+0x8c>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d004      	beq.n	80019cc <HAL_TIM_Base_Start+0x48>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a13      	ldr	r2, [pc, #76]	; (8001a14 <HAL_TIM_Base_Start+0x90>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d111      	bne.n	80019f0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d010      	beq.n	8001a00 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f042 0201 	orr.w	r2, r2, #1
 80019ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019ee:	e007      	b.n	8001a00 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	40012c00 	.word	0x40012c00
 8001a10:	40000400 	.word	0x40000400
 8001a14:	40000800 	.word	0x40000800

08001a18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d101      	bne.n	8001a34 <HAL_TIM_ConfigClockSource+0x1c>
 8001a30:	2302      	movs	r3, #2
 8001a32:	e0b4      	b.n	8001b9e <HAL_TIM_ConfigClockSource+0x186>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2202      	movs	r2, #2
 8001a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001a52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68ba      	ldr	r2, [r7, #8]
 8001a62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a6c:	d03e      	beq.n	8001aec <HAL_TIM_ConfigClockSource+0xd4>
 8001a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a72:	f200 8087 	bhi.w	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a7a:	f000 8086 	beq.w	8001b8a <HAL_TIM_ConfigClockSource+0x172>
 8001a7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a82:	d87f      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001a84:	2b70      	cmp	r3, #112	; 0x70
 8001a86:	d01a      	beq.n	8001abe <HAL_TIM_ConfigClockSource+0xa6>
 8001a88:	2b70      	cmp	r3, #112	; 0x70
 8001a8a:	d87b      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001a8c:	2b60      	cmp	r3, #96	; 0x60
 8001a8e:	d050      	beq.n	8001b32 <HAL_TIM_ConfigClockSource+0x11a>
 8001a90:	2b60      	cmp	r3, #96	; 0x60
 8001a92:	d877      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001a94:	2b50      	cmp	r3, #80	; 0x50
 8001a96:	d03c      	beq.n	8001b12 <HAL_TIM_ConfigClockSource+0xfa>
 8001a98:	2b50      	cmp	r3, #80	; 0x50
 8001a9a:	d873      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001a9c:	2b40      	cmp	r3, #64	; 0x40
 8001a9e:	d058      	beq.n	8001b52 <HAL_TIM_ConfigClockSource+0x13a>
 8001aa0:	2b40      	cmp	r3, #64	; 0x40
 8001aa2:	d86f      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001aa4:	2b30      	cmp	r3, #48	; 0x30
 8001aa6:	d064      	beq.n	8001b72 <HAL_TIM_ConfigClockSource+0x15a>
 8001aa8:	2b30      	cmp	r3, #48	; 0x30
 8001aaa:	d86b      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001aac:	2b20      	cmp	r3, #32
 8001aae:	d060      	beq.n	8001b72 <HAL_TIM_ConfigClockSource+0x15a>
 8001ab0:	2b20      	cmp	r3, #32
 8001ab2:	d867      	bhi.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d05c      	beq.n	8001b72 <HAL_TIM_ConfigClockSource+0x15a>
 8001ab8:	2b10      	cmp	r3, #16
 8001aba:	d05a      	beq.n	8001b72 <HAL_TIM_ConfigClockSource+0x15a>
 8001abc:	e062      	b.n	8001b84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6818      	ldr	r0, [r3, #0]
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	6899      	ldr	r1, [r3, #8]
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	f000 f950 	bl	8001d72 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ae0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	609a      	str	r2, [r3, #8]
      break;
 8001aea:	e04f      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	6899      	ldr	r1, [r3, #8]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f000 f939 	bl	8001d72 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b0e:	609a      	str	r2, [r3, #8]
      break;
 8001b10:	e03c      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6818      	ldr	r0, [r3, #0]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	6859      	ldr	r1, [r3, #4]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f000 f8b0 	bl	8001c84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2150      	movs	r1, #80	; 0x50
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f000 f907 	bl	8001d3e <TIM_ITRx_SetConfig>
      break;
 8001b30:	e02c      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6818      	ldr	r0, [r3, #0]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	6859      	ldr	r1, [r3, #4]
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	f000 f8ce 	bl	8001ce0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2160      	movs	r1, #96	; 0x60
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 f8f7 	bl	8001d3e <TIM_ITRx_SetConfig>
      break;
 8001b50:	e01c      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6818      	ldr	r0, [r3, #0]
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	6859      	ldr	r1, [r3, #4]
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	f000 f890 	bl	8001c84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2140      	movs	r1, #64	; 0x40
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f000 f8e7 	bl	8001d3e <TIM_ITRx_SetConfig>
      break;
 8001b70:	e00c      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	f000 f8de 	bl	8001d3e <TIM_ITRx_SetConfig>
      break;
 8001b82:	e003      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	73fb      	strb	r3, [r7, #15]
      break;
 8001b88:	e000      	b.n	8001b8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001b8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
	...

08001ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a2f      	ldr	r2, [pc, #188]	; (8001c78 <TIM_Base_SetConfig+0xd0>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d00b      	beq.n	8001bd8 <TIM_Base_SetConfig+0x30>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc6:	d007      	beq.n	8001bd8 <TIM_Base_SetConfig+0x30>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a2c      	ldr	r2, [pc, #176]	; (8001c7c <TIM_Base_SetConfig+0xd4>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d003      	beq.n	8001bd8 <TIM_Base_SetConfig+0x30>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a2b      	ldr	r2, [pc, #172]	; (8001c80 <TIM_Base_SetConfig+0xd8>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d108      	bne.n	8001bea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a22      	ldr	r2, [pc, #136]	; (8001c78 <TIM_Base_SetConfig+0xd0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00b      	beq.n	8001c0a <TIM_Base_SetConfig+0x62>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bf8:	d007      	beq.n	8001c0a <TIM_Base_SetConfig+0x62>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a1f      	ldr	r2, [pc, #124]	; (8001c7c <TIM_Base_SetConfig+0xd4>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d003      	beq.n	8001c0a <TIM_Base_SetConfig+0x62>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a1e      	ldr	r2, [pc, #120]	; (8001c80 <TIM_Base_SetConfig+0xd8>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d108      	bne.n	8001c1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a0d      	ldr	r2, [pc, #52]	; (8001c78 <TIM_Base_SetConfig+0xd0>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d103      	bne.n	8001c50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d005      	beq.n	8001c6e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	f023 0201 	bic.w	r2, r3, #1
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	611a      	str	r2, [r3, #16]
  }
}
 8001c6e:	bf00      	nop
 8001c70:	3714      	adds	r7, #20
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr
 8001c78:	40012c00 	.word	0x40012c00
 8001c7c:	40000400 	.word	0x40000400
 8001c80:	40000800 	.word	0x40000800

08001c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b087      	sub	sp, #28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6a1b      	ldr	r3, [r3, #32]
 8001c9a:	f023 0201 	bic.w	r2, r3, #1
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	011b      	lsls	r3, r3, #4
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f023 030a 	bic.w	r3, r3, #10
 8001cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	621a      	str	r2, [r3, #32]
}
 8001cd6:	bf00      	nop
 8001cd8:	371c      	adds	r7, #28
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b087      	sub	sp, #28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	f023 0210 	bic.w	r2, r3, #16
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	031b      	lsls	r3, r3, #12
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	011b      	lsls	r3, r3, #4
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	621a      	str	r2, [r3, #32]
}
 8001d34:	bf00      	nop
 8001d36:	371c      	adds	r7, #28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b085      	sub	sp, #20
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	f043 0307 	orr.w	r3, r3, #7
 8001d60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	609a      	str	r2, [r3, #8]
}
 8001d68:	bf00      	nop
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr

08001d72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b087      	sub	sp, #28
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
 8001d7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	021a      	lsls	r2, r3, #8
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	431a      	orrs	r2, r3
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	609a      	str	r2, [r3, #8]
}
 8001da6:	bf00      	nop
 8001da8:	371c      	adds	r7, #28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr

08001db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d101      	bne.n	8001dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	e046      	b.n	8001e56 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a16      	ldr	r2, [pc, #88]	; (8001e60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d00e      	beq.n	8001e2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e14:	d009      	beq.n	8001e2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a12      	ldr	r2, [pc, #72]	; (8001e64 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d004      	beq.n	8001e2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a10      	ldr	r2, [pc, #64]	; (8001e68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d10c      	bne.n	8001e44 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	68ba      	ldr	r2, [r7, #8]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	40012c00 	.word	0x40012c00
 8001e64:	40000400 	.word	0x40000400
 8001e68:	40000800 	.word	0x40000800

08001e6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e042      	b.n	8001f04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d106      	bne.n	8001e98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe fc1e 	bl	80006d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2224      	movs	r2, #36	; 0x24
 8001e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001eae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 fd63 	bl	800297c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ec4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	695a      	ldr	r2, [r3, #20]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ed4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ee4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2220      	movs	r2, #32
 8001ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2220      	movs	r2, #32
 8001ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	; 0x28
 8001f10:	af02      	add	r7, sp, #8
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b20      	cmp	r3, #32
 8001f2a:	d175      	bne.n	8002018 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d002      	beq.n	8001f38 <HAL_UART_Transmit+0x2c>
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e06e      	b.n	800201a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2221      	movs	r2, #33	; 0x21
 8001f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f4a:	f7fe fd03 	bl	8000954 <HAL_GetTick>
 8001f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	88fa      	ldrh	r2, [r7, #6]
 8001f54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	88fa      	ldrh	r2, [r7, #6]
 8001f5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f64:	d108      	bne.n	8001f78 <HAL_UART_Transmit+0x6c>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d104      	bne.n	8001f78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	e003      	b.n	8001f80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f80:	e02e      	b.n	8001fe0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2180      	movs	r1, #128	; 0x80
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f000 fb01 	bl	8002594 <UART_WaitOnFlagUntilTimeout>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e03a      	b.n	800201a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10b      	bne.n	8001fc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	3302      	adds	r3, #2
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	e007      	b.n	8001fd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1cb      	bne.n	8001f82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2140      	movs	r1, #64	; 0x40
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 facd 	bl	8002594 <UART_WaitOnFlagUntilTimeout>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2220      	movs	r2, #32
 8002004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e006      	b.n	800201a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2220      	movs	r2, #32
 8002010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	e000      	b.n	800201a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002018:	2302      	movs	r3, #2
  }
}
 800201a:	4618      	mov	r0, r3
 800201c:	3720      	adds	r7, #32
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b0ba      	sub	sp, #232	; 0xe8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002050:	2300      	movs	r3, #0
 8002052:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002062:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10f      	bne.n	800208a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800206a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b00      	cmp	r3, #0
 8002074:	d009      	beq.n	800208a <HAL_UART_IRQHandler+0x66>
 8002076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800207a:	f003 0320 	and.w	r3, r3, #32
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 fbbc 	bl	8002800 <UART_Receive_IT>
      return;
 8002088:	e25b      	b.n	8002542 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800208a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 80de 	beq.w	8002250 <HAL_UART_IRQHandler+0x22c>
 8002094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	2b00      	cmp	r3, #0
 800209e:	d106      	bne.n	80020ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80020a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020a4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f000 80d1 	beq.w	8002250 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00b      	beq.n	80020d2 <HAL_UART_IRQHandler+0xae>
 80020ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d005      	beq.n	80020d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ca:	f043 0201 	orr.w	r2, r3, #1
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00b      	beq.n	80020f6 <HAL_UART_IRQHandler+0xd2>
 80020de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	f043 0202 	orr.w	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00b      	beq.n	800211a <HAL_UART_IRQHandler+0xf6>
 8002102:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f043 0204 	orr.w	r2, r3, #4
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800211a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800211e:	f003 0308 	and.w	r3, r3, #8
 8002122:	2b00      	cmp	r3, #0
 8002124:	d011      	beq.n	800214a <HAL_UART_IRQHandler+0x126>
 8002126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800212a:	f003 0320 	and.w	r3, r3, #32
 800212e:	2b00      	cmp	r3, #0
 8002130:	d105      	bne.n	800213e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d005      	beq.n	800214a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002142:	f043 0208 	orr.w	r2, r3, #8
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214e:	2b00      	cmp	r3, #0
 8002150:	f000 81f2 	beq.w	8002538 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002158:	f003 0320 	and.w	r3, r3, #32
 800215c:	2b00      	cmp	r3, #0
 800215e:	d008      	beq.n	8002172 <HAL_UART_IRQHandler+0x14e>
 8002160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002164:	f003 0320 	and.w	r3, r3, #32
 8002168:	2b00      	cmp	r3, #0
 800216a:	d002      	beq.n	8002172 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 fb47 	bl	8002800 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217c:	2b00      	cmp	r3, #0
 800217e:	bf14      	ite	ne
 8002180:	2301      	movne	r3, #1
 8002182:	2300      	moveq	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218e:	f003 0308 	and.w	r3, r3, #8
 8002192:	2b00      	cmp	r3, #0
 8002194:	d103      	bne.n	800219e <HAL_UART_IRQHandler+0x17a>
 8002196:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800219a:	2b00      	cmp	r3, #0
 800219c:	d04f      	beq.n	800223e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 fa51 	bl	8002646 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d041      	beq.n	8002236 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	3314      	adds	r3, #20
 80021b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021c0:	e853 3f00 	ldrex	r3, [r3]
 80021c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80021c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	3314      	adds	r3, #20
 80021da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80021de:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80021e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80021ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80021ee:	e841 2300 	strex	r3, r2, [r1]
 80021f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80021f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1d9      	bne.n	80021b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002202:	2b00      	cmp	r3, #0
 8002204:	d013      	beq.n	800222e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800220a:	4a7e      	ldr	r2, [pc, #504]	; (8002404 <HAL_UART_IRQHandler+0x3e0>)
 800220c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe fd14 	bl	8000c40 <HAL_DMA_Abort_IT>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d016      	beq.n	800224c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002228:	4610      	mov	r0, r2
 800222a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800222c:	e00e      	b.n	800224c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f99c 	bl	800256c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002234:	e00a      	b.n	800224c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 f998 	bl	800256c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800223c:	e006      	b.n	800224c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f994 	bl	800256c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800224a:	e175      	b.n	8002538 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800224c:	bf00      	nop
    return;
 800224e:	e173      	b.n	8002538 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	2b01      	cmp	r3, #1
 8002256:	f040 814f 	bne.w	80024f8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800225a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	f000 8148 	beq.w	80024f8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800226c:	f003 0310 	and.w	r3, r3, #16
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 8141 	beq.w	80024f8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	60bb      	str	r3, [r7, #8]
 800228a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002296:	2b00      	cmp	r3, #0
 8002298:	f000 80b6 	beq.w	8002408 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80022a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 8145 	beq.w	800253c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022ba:	429a      	cmp	r2, r3
 80022bc:	f080 813e 	bcs.w	800253c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022c6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	f000 8088 	beq.w	80023e4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	330c      	adds	r3, #12
 80022da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022e2:	e853 3f00 	ldrex	r3, [r3]
 80022e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80022ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	330c      	adds	r3, #12
 80022fc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002300:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002304:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002308:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800230c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002310:	e841 2300 	strex	r3, r2, [r1]
 8002314:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002318:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1d9      	bne.n	80022d4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	3314      	adds	r3, #20
 8002326:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002328:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800232a:	e853 3f00 	ldrex	r3, [r3]
 800232e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002330:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002332:	f023 0301 	bic.w	r3, r3, #1
 8002336:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3314      	adds	r3, #20
 8002340:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002344:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002348:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800234a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800234c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002350:	e841 2300 	strex	r3, r2, [r1]
 8002354:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002356:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1e1      	bne.n	8002320 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3314      	adds	r3, #20
 8002362:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002364:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002366:	e853 3f00 	ldrex	r3, [r3]
 800236a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800236c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800236e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002372:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3314      	adds	r3, #20
 800237c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002380:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002382:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002384:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002386:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002388:	e841 2300 	strex	r3, r2, [r1]
 800238c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800238e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e3      	bne.n	800235c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2220      	movs	r2, #32
 8002398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	330c      	adds	r3, #12
 80023a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023ac:	e853 3f00 	ldrex	r3, [r3]
 80023b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80023b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023b4:	f023 0310 	bic.w	r3, r3, #16
 80023b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	330c      	adds	r3, #12
 80023c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80023c6:	65ba      	str	r2, [r7, #88]	; 0x58
 80023c8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80023cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023ce:	e841 2300 	strex	r3, r2, [r1]
 80023d2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80023d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1e3      	bne.n	80023a2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe fbf3 	bl	8000bca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2202      	movs	r2, #2
 80023e8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	4619      	mov	r1, r3
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f8bf 	bl	800257e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002400:	e09c      	b.n	800253c <HAL_UART_IRQHandler+0x518>
 8002402:	bf00      	nop
 8002404:	0800270b 	.word	0x0800270b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002410:	b29b      	uxth	r3, r3
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800241c:	b29b      	uxth	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 808e 	beq.w	8002540 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002424:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 8089 	beq.w	8002540 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	330c      	adds	r3, #12
 8002434:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002438:	e853 3f00 	ldrex	r3, [r3]
 800243c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800243e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002440:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002444:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	330c      	adds	r3, #12
 800244e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002452:	647a      	str	r2, [r7, #68]	; 0x44
 8002454:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002456:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002458:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800245a:	e841 2300 	strex	r3, r2, [r1]
 800245e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1e3      	bne.n	800242e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	3314      	adds	r3, #20
 800246c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	e853 3f00 	ldrex	r3, [r3]
 8002474:	623b      	str	r3, [r7, #32]
   return(result);
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	f023 0301 	bic.w	r3, r3, #1
 800247c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	3314      	adds	r3, #20
 8002486:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800248a:	633a      	str	r2, [r7, #48]	; 0x30
 800248c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800248e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002492:	e841 2300 	strex	r3, r2, [r1]
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1e3      	bne.n	8002466 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2220      	movs	r2, #32
 80024a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	330c      	adds	r3, #12
 80024b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	e853 3f00 	ldrex	r3, [r3]
 80024ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f023 0310 	bic.w	r3, r3, #16
 80024c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	330c      	adds	r3, #12
 80024cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80024d0:	61fa      	str	r2, [r7, #28]
 80024d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024d4:	69b9      	ldr	r1, [r7, #24]
 80024d6:	69fa      	ldr	r2, [r7, #28]
 80024d8:	e841 2300 	strex	r3, r2, [r1]
 80024dc:	617b      	str	r3, [r7, #20]
   return(result);
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1e3      	bne.n	80024ac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2202      	movs	r2, #2
 80024e8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80024ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80024ee:	4619      	mov	r1, r3
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f844 	bl	800257e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80024f6:	e023      	b.n	8002540 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80024f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002500:	2b00      	cmp	r3, #0
 8002502:	d009      	beq.n	8002518 <HAL_UART_IRQHandler+0x4f4>
 8002504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 f90e 	bl	8002732 <UART_Transmit_IT>
    return;
 8002516:	e014      	b.n	8002542 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800251c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00e      	beq.n	8002542 <HAL_UART_IRQHandler+0x51e>
 8002524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252c:	2b00      	cmp	r3, #0
 800252e:	d008      	beq.n	8002542 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 f94d 	bl	80027d0 <UART_EndTransmit_IT>
    return;
 8002536:	e004      	b.n	8002542 <HAL_UART_IRQHandler+0x51e>
    return;
 8002538:	bf00      	nop
 800253a:	e002      	b.n	8002542 <HAL_UART_IRQHandler+0x51e>
      return;
 800253c:	bf00      	nop
 800253e:	e000      	b.n	8002542 <HAL_UART_IRQHandler+0x51e>
      return;
 8002540:	bf00      	nop
  }
}
 8002542:	37e8      	adds	r7, #232	; 0xe8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	460b      	mov	r3, r1
 8002588:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	4613      	mov	r3, r2
 80025a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a4:	e03b      	b.n	800261e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d037      	beq.n	800261e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025ae:	f7fe f9d1 	bl	8000954 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	6a3a      	ldr	r2, [r7, #32]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d302      	bcc.n	80025c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80025be:	6a3b      	ldr	r3, [r7, #32]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e03a      	b.n	800263e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d023      	beq.n	800261e <UART_WaitOnFlagUntilTimeout+0x8a>
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	2b80      	cmp	r3, #128	; 0x80
 80025da:	d020      	beq.n	800261e <UART_WaitOnFlagUntilTimeout+0x8a>
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	2b40      	cmp	r3, #64	; 0x40
 80025e0:	d01d      	beq.n	800261e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d116      	bne.n	800261e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f81d 	bl	8002646 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2208      	movs	r2, #8
 8002610:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e00f      	b.n	800263e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4013      	ands	r3, r2
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	429a      	cmp	r2, r3
 800262c:	bf0c      	ite	eq
 800262e:	2301      	moveq	r3, #1
 8002630:	2300      	movne	r3, #0
 8002632:	b2db      	uxtb	r3, r3
 8002634:	461a      	mov	r2, r3
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	429a      	cmp	r2, r3
 800263a:	d0b4      	beq.n	80025a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002646:	b480      	push	{r7}
 8002648:	b095      	sub	sp, #84	; 0x54
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	330c      	adds	r3, #12
 8002654:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002658:	e853 3f00 	ldrex	r3, [r3]
 800265c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800265e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002660:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002664:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	330c      	adds	r3, #12
 800266c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800266e:	643a      	str	r2, [r7, #64]	; 0x40
 8002670:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002672:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002674:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002676:	e841 2300 	strex	r3, r2, [r1]
 800267a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800267c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1e5      	bne.n	800264e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	3314      	adds	r3, #20
 8002688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	e853 3f00 	ldrex	r3, [r3]
 8002690:	61fb      	str	r3, [r7, #28]
   return(result);
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	f023 0301 	bic.w	r3, r3, #1
 8002698:	64bb      	str	r3, [r7, #72]	; 0x48
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	3314      	adds	r3, #20
 80026a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026aa:	e841 2300 	strex	r3, r2, [r1]
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80026b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1e5      	bne.n	8002682 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d119      	bne.n	80026f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	330c      	adds	r3, #12
 80026c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	e853 3f00 	ldrex	r3, [r3]
 80026cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	f023 0310 	bic.w	r3, r3, #16
 80026d4:	647b      	str	r3, [r7, #68]	; 0x44
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	330c      	adds	r3, #12
 80026dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80026de:	61ba      	str	r2, [r7, #24]
 80026e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e2:	6979      	ldr	r1, [r7, #20]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	e841 2300 	strex	r3, r2, [r1]
 80026ea:	613b      	str	r3, [r7, #16]
   return(result);
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1e5      	bne.n	80026be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2220      	movs	r2, #32
 80026f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002700:	bf00      	nop
 8002702:	3754      	adds	r7, #84	; 0x54
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b084      	sub	sp, #16
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002716:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f7ff ff21 	bl	800256c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002732:	b480      	push	{r7}
 8002734:	b085      	sub	sp, #20
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b21      	cmp	r3, #33	; 0x21
 8002744:	d13e      	bne.n	80027c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800274e:	d114      	bne.n	800277a <UART_Transmit_IT+0x48>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d110      	bne.n	800277a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800276c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	1c9a      	adds	r2, r3, #2
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	621a      	str	r2, [r3, #32]
 8002778:	e008      	b.n	800278c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
 800277e:	1c59      	adds	r1, r3, #1
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6211      	str	r1, [r2, #32]
 8002784:	781a      	ldrb	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002790:	b29b      	uxth	r3, r3
 8002792:	3b01      	subs	r3, #1
 8002794:	b29b      	uxth	r3, r3
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	4619      	mov	r1, r3
 800279a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800279c:	2b00      	cmp	r3, #0
 800279e:	d10f      	bne.n	80027c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	e000      	b.n	80027c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80027c4:	2302      	movs	r3, #2
  }
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff fea9 	bl	8002548 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b08c      	sub	sp, #48	; 0x30
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b22      	cmp	r3, #34	; 0x22
 8002812:	f040 80ae 	bne.w	8002972 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800281e:	d117      	bne.n	8002850 <UART_Receive_IT+0x50>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d113      	bne.n	8002850 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002828:	2300      	movs	r3, #0
 800282a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002830:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	b29b      	uxth	r3, r3
 800283a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800283e:	b29a      	uxth	r2, r3
 8002840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002842:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	1c9a      	adds	r2, r3, #2
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	629a      	str	r2, [r3, #40]	; 0x28
 800284e:	e026      	b.n	800289e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002856:	2300      	movs	r3, #0
 8002858:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002862:	d007      	beq.n	8002874 <UART_Receive_IT+0x74>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d10a      	bne.n	8002882 <UART_Receive_IT+0x82>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d106      	bne.n	8002882 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800287e:	701a      	strb	r2, [r3, #0]
 8002880:	e008      	b.n	8002894 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800288e:	b2da      	uxtb	r2, r3
 8002890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002892:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	1c5a      	adds	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	3b01      	subs	r3, #1
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	4619      	mov	r1, r3
 80028ac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d15d      	bne.n	800296e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 0220 	bic.w	r2, r2, #32
 80028c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	695a      	ldr	r2, [r3, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d135      	bne.n	8002964 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	330c      	adds	r3, #12
 8002904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	e853 3f00 	ldrex	r3, [r3]
 800290c:	613b      	str	r3, [r7, #16]
   return(result);
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	f023 0310 	bic.w	r3, r3, #16
 8002914:	627b      	str	r3, [r7, #36]	; 0x24
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	330c      	adds	r3, #12
 800291c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800291e:	623a      	str	r2, [r7, #32]
 8002920:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002922:	69f9      	ldr	r1, [r7, #28]
 8002924:	6a3a      	ldr	r2, [r7, #32]
 8002926:	e841 2300 	strex	r3, r2, [r1]
 800292a:	61bb      	str	r3, [r7, #24]
   return(result);
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1e5      	bne.n	80028fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0310 	and.w	r3, r3, #16
 800293c:	2b10      	cmp	r3, #16
 800293e:	d10a      	bne.n	8002956 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002940:	2300      	movs	r3, #0
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800295a:	4619      	mov	r1, r3
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff fe0e 	bl	800257e <HAL_UARTEx_RxEventCallback>
 8002962:	e002      	b.n	800296a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff fdf8 	bl	800255a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800296a:	2300      	movs	r3, #0
 800296c:	e002      	b.n	8002974 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002972:	2302      	movs	r3, #2
  }
}
 8002974:	4618      	mov	r0, r3
 8002976:	3730      	adds	r7, #48	; 0x30
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	431a      	orrs	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80029b6:	f023 030c 	bic.w	r3, r3, #12
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	68b9      	ldr	r1, [r7, #8]
 80029c0:	430b      	orrs	r3, r1
 80029c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	699a      	ldr	r2, [r3, #24]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a2c      	ldr	r2, [pc, #176]	; (8002a90 <UART_SetConfig+0x114>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d103      	bne.n	80029ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80029e4:	f7fe ff4c 	bl	8001880 <HAL_RCC_GetPCLK2Freq>
 80029e8:	60f8      	str	r0, [r7, #12]
 80029ea:	e002      	b.n	80029f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80029ec:	f7fe ff34 	bl	8001858 <HAL_RCC_GetPCLK1Freq>
 80029f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	4613      	mov	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	009a      	lsls	r2, r3, #2
 80029fc:	441a      	add	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a08:	4a22      	ldr	r2, [pc, #136]	; (8002a94 <UART_SetConfig+0x118>)
 8002a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0e:	095b      	lsrs	r3, r3, #5
 8002a10:	0119      	lsls	r1, r3, #4
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4613      	mov	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	009a      	lsls	r2, r3, #2
 8002a1c:	441a      	add	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a28:	4b1a      	ldr	r3, [pc, #104]	; (8002a94 <UART_SetConfig+0x118>)
 8002a2a:	fba3 0302 	umull	r0, r3, r3, r2
 8002a2e:	095b      	lsrs	r3, r3, #5
 8002a30:	2064      	movs	r0, #100	; 0x64
 8002a32:	fb00 f303 	mul.w	r3, r0, r3
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	3332      	adds	r3, #50	; 0x32
 8002a3c:	4a15      	ldr	r2, [pc, #84]	; (8002a94 <UART_SetConfig+0x118>)
 8002a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a42:	095b      	lsrs	r3, r3, #5
 8002a44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a48:	4419      	add	r1, r3
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	009a      	lsls	r2, r3, #2
 8002a54:	441a      	add	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a60:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <UART_SetConfig+0x118>)
 8002a62:	fba3 0302 	umull	r0, r3, r3, r2
 8002a66:	095b      	lsrs	r3, r3, #5
 8002a68:	2064      	movs	r0, #100	; 0x64
 8002a6a:	fb00 f303 	mul.w	r3, r0, r3
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	3332      	adds	r3, #50	; 0x32
 8002a74:	4a07      	ldr	r2, [pc, #28]	; (8002a94 <UART_SetConfig+0x118>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	095b      	lsrs	r3, r3, #5
 8002a7c:	f003 020f 	and.w	r2, r3, #15
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	440a      	add	r2, r1
 8002a86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a88:	bf00      	nop
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40013800 	.word	0x40013800
 8002a94:	51eb851f 	.word	0x51eb851f

08002a98 <__errno>:
 8002a98:	4b01      	ldr	r3, [pc, #4]	; (8002aa0 <__errno+0x8>)
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	2000000c 	.word	0x2000000c

08002aa4 <__libc_init_array>:
 8002aa4:	b570      	push	{r4, r5, r6, lr}
 8002aa6:	2600      	movs	r6, #0
 8002aa8:	4d0c      	ldr	r5, [pc, #48]	; (8002adc <__libc_init_array+0x38>)
 8002aaa:	4c0d      	ldr	r4, [pc, #52]	; (8002ae0 <__libc_init_array+0x3c>)
 8002aac:	1b64      	subs	r4, r4, r5
 8002aae:	10a4      	asrs	r4, r4, #2
 8002ab0:	42a6      	cmp	r6, r4
 8002ab2:	d109      	bne.n	8002ac8 <__libc_init_array+0x24>
 8002ab4:	f000 fc5c 	bl	8003370 <_init>
 8002ab8:	2600      	movs	r6, #0
 8002aba:	4d0a      	ldr	r5, [pc, #40]	; (8002ae4 <__libc_init_array+0x40>)
 8002abc:	4c0a      	ldr	r4, [pc, #40]	; (8002ae8 <__libc_init_array+0x44>)
 8002abe:	1b64      	subs	r4, r4, r5
 8002ac0:	10a4      	asrs	r4, r4, #2
 8002ac2:	42a6      	cmp	r6, r4
 8002ac4:	d105      	bne.n	8002ad2 <__libc_init_array+0x2e>
 8002ac6:	bd70      	pop	{r4, r5, r6, pc}
 8002ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002acc:	4798      	blx	r3
 8002ace:	3601      	adds	r6, #1
 8002ad0:	e7ee      	b.n	8002ab0 <__libc_init_array+0xc>
 8002ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad6:	4798      	blx	r3
 8002ad8:	3601      	adds	r6, #1
 8002ada:	e7f2      	b.n	8002ac2 <__libc_init_array+0x1e>
 8002adc:	08003440 	.word	0x08003440
 8002ae0:	08003440 	.word	0x08003440
 8002ae4:	08003440 	.word	0x08003440
 8002ae8:	08003444 	.word	0x08003444

08002aec <memset>:
 8002aec:	4603      	mov	r3, r0
 8002aee:	4402      	add	r2, r0
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d100      	bne.n	8002af6 <memset+0xa>
 8002af4:	4770      	bx	lr
 8002af6:	f803 1b01 	strb.w	r1, [r3], #1
 8002afa:	e7f9      	b.n	8002af0 <memset+0x4>

08002afc <siprintf>:
 8002afc:	b40e      	push	{r1, r2, r3}
 8002afe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002b02:	b500      	push	{lr}
 8002b04:	b09c      	sub	sp, #112	; 0x70
 8002b06:	ab1d      	add	r3, sp, #116	; 0x74
 8002b08:	9002      	str	r0, [sp, #8]
 8002b0a:	9006      	str	r0, [sp, #24]
 8002b0c:	9107      	str	r1, [sp, #28]
 8002b0e:	9104      	str	r1, [sp, #16]
 8002b10:	4808      	ldr	r0, [pc, #32]	; (8002b34 <siprintf+0x38>)
 8002b12:	4909      	ldr	r1, [pc, #36]	; (8002b38 <siprintf+0x3c>)
 8002b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b18:	9105      	str	r1, [sp, #20]
 8002b1a:	6800      	ldr	r0, [r0, #0]
 8002b1c:	a902      	add	r1, sp, #8
 8002b1e:	9301      	str	r3, [sp, #4]
 8002b20:	f000 f868 	bl	8002bf4 <_svfiprintf_r>
 8002b24:	2200      	movs	r2, #0
 8002b26:	9b02      	ldr	r3, [sp, #8]
 8002b28:	701a      	strb	r2, [r3, #0]
 8002b2a:	b01c      	add	sp, #112	; 0x70
 8002b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b30:	b003      	add	sp, #12
 8002b32:	4770      	bx	lr
 8002b34:	2000000c 	.word	0x2000000c
 8002b38:	ffff0208 	.word	0xffff0208

08002b3c <__ssputs_r>:
 8002b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b40:	688e      	ldr	r6, [r1, #8]
 8002b42:	4682      	mov	sl, r0
 8002b44:	429e      	cmp	r6, r3
 8002b46:	460c      	mov	r4, r1
 8002b48:	4690      	mov	r8, r2
 8002b4a:	461f      	mov	r7, r3
 8002b4c:	d838      	bhi.n	8002bc0 <__ssputs_r+0x84>
 8002b4e:	898a      	ldrh	r2, [r1, #12]
 8002b50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b54:	d032      	beq.n	8002bbc <__ssputs_r+0x80>
 8002b56:	6825      	ldr	r5, [r4, #0]
 8002b58:	6909      	ldr	r1, [r1, #16]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	eba5 0901 	sub.w	r9, r5, r1
 8002b60:	6965      	ldr	r5, [r4, #20]
 8002b62:	444b      	add	r3, r9
 8002b64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b6c:	106d      	asrs	r5, r5, #1
 8002b6e:	429d      	cmp	r5, r3
 8002b70:	bf38      	it	cc
 8002b72:	461d      	movcc	r5, r3
 8002b74:	0553      	lsls	r3, r2, #21
 8002b76:	d531      	bpl.n	8002bdc <__ssputs_r+0xa0>
 8002b78:	4629      	mov	r1, r5
 8002b7a:	f000 fb53 	bl	8003224 <_malloc_r>
 8002b7e:	4606      	mov	r6, r0
 8002b80:	b950      	cbnz	r0, 8002b98 <__ssputs_r+0x5c>
 8002b82:	230c      	movs	r3, #12
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f8ca 3000 	str.w	r3, [sl]
 8002b8c:	89a3      	ldrh	r3, [r4, #12]
 8002b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b92:	81a3      	strh	r3, [r4, #12]
 8002b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b98:	464a      	mov	r2, r9
 8002b9a:	6921      	ldr	r1, [r4, #16]
 8002b9c:	f000 face 	bl	800313c <memcpy>
 8002ba0:	89a3      	ldrh	r3, [r4, #12]
 8002ba2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002baa:	81a3      	strh	r3, [r4, #12]
 8002bac:	6126      	str	r6, [r4, #16]
 8002bae:	444e      	add	r6, r9
 8002bb0:	6026      	str	r6, [r4, #0]
 8002bb2:	463e      	mov	r6, r7
 8002bb4:	6165      	str	r5, [r4, #20]
 8002bb6:	eba5 0509 	sub.w	r5, r5, r9
 8002bba:	60a5      	str	r5, [r4, #8]
 8002bbc:	42be      	cmp	r6, r7
 8002bbe:	d900      	bls.n	8002bc2 <__ssputs_r+0x86>
 8002bc0:	463e      	mov	r6, r7
 8002bc2:	4632      	mov	r2, r6
 8002bc4:	4641      	mov	r1, r8
 8002bc6:	6820      	ldr	r0, [r4, #0]
 8002bc8:	f000 fac6 	bl	8003158 <memmove>
 8002bcc:	68a3      	ldr	r3, [r4, #8]
 8002bce:	6822      	ldr	r2, [r4, #0]
 8002bd0:	1b9b      	subs	r3, r3, r6
 8002bd2:	4432      	add	r2, r6
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	60a3      	str	r3, [r4, #8]
 8002bd8:	6022      	str	r2, [r4, #0]
 8002bda:	e7db      	b.n	8002b94 <__ssputs_r+0x58>
 8002bdc:	462a      	mov	r2, r5
 8002bde:	f000 fb7b 	bl	80032d8 <_realloc_r>
 8002be2:	4606      	mov	r6, r0
 8002be4:	2800      	cmp	r0, #0
 8002be6:	d1e1      	bne.n	8002bac <__ssputs_r+0x70>
 8002be8:	4650      	mov	r0, sl
 8002bea:	6921      	ldr	r1, [r4, #16]
 8002bec:	f000 face 	bl	800318c <_free_r>
 8002bf0:	e7c7      	b.n	8002b82 <__ssputs_r+0x46>
	...

08002bf4 <_svfiprintf_r>:
 8002bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf8:	4698      	mov	r8, r3
 8002bfa:	898b      	ldrh	r3, [r1, #12]
 8002bfc:	4607      	mov	r7, r0
 8002bfe:	061b      	lsls	r3, r3, #24
 8002c00:	460d      	mov	r5, r1
 8002c02:	4614      	mov	r4, r2
 8002c04:	b09d      	sub	sp, #116	; 0x74
 8002c06:	d50e      	bpl.n	8002c26 <_svfiprintf_r+0x32>
 8002c08:	690b      	ldr	r3, [r1, #16]
 8002c0a:	b963      	cbnz	r3, 8002c26 <_svfiprintf_r+0x32>
 8002c0c:	2140      	movs	r1, #64	; 0x40
 8002c0e:	f000 fb09 	bl	8003224 <_malloc_r>
 8002c12:	6028      	str	r0, [r5, #0]
 8002c14:	6128      	str	r0, [r5, #16]
 8002c16:	b920      	cbnz	r0, 8002c22 <_svfiprintf_r+0x2e>
 8002c18:	230c      	movs	r3, #12
 8002c1a:	603b      	str	r3, [r7, #0]
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	e0d1      	b.n	8002dc6 <_svfiprintf_r+0x1d2>
 8002c22:	2340      	movs	r3, #64	; 0x40
 8002c24:	616b      	str	r3, [r5, #20]
 8002c26:	2300      	movs	r3, #0
 8002c28:	9309      	str	r3, [sp, #36]	; 0x24
 8002c2a:	2320      	movs	r3, #32
 8002c2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c30:	2330      	movs	r3, #48	; 0x30
 8002c32:	f04f 0901 	mov.w	r9, #1
 8002c36:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c3a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002de0 <_svfiprintf_r+0x1ec>
 8002c3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c42:	4623      	mov	r3, r4
 8002c44:	469a      	mov	sl, r3
 8002c46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c4a:	b10a      	cbz	r2, 8002c50 <_svfiprintf_r+0x5c>
 8002c4c:	2a25      	cmp	r2, #37	; 0x25
 8002c4e:	d1f9      	bne.n	8002c44 <_svfiprintf_r+0x50>
 8002c50:	ebba 0b04 	subs.w	fp, sl, r4
 8002c54:	d00b      	beq.n	8002c6e <_svfiprintf_r+0x7a>
 8002c56:	465b      	mov	r3, fp
 8002c58:	4622      	mov	r2, r4
 8002c5a:	4629      	mov	r1, r5
 8002c5c:	4638      	mov	r0, r7
 8002c5e:	f7ff ff6d 	bl	8002b3c <__ssputs_r>
 8002c62:	3001      	adds	r0, #1
 8002c64:	f000 80aa 	beq.w	8002dbc <_svfiprintf_r+0x1c8>
 8002c68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c6a:	445a      	add	r2, fp
 8002c6c:	9209      	str	r2, [sp, #36]	; 0x24
 8002c6e:	f89a 3000 	ldrb.w	r3, [sl]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80a2 	beq.w	8002dbc <_svfiprintf_r+0x1c8>
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c82:	f10a 0a01 	add.w	sl, sl, #1
 8002c86:	9304      	str	r3, [sp, #16]
 8002c88:	9307      	str	r3, [sp, #28]
 8002c8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c8e:	931a      	str	r3, [sp, #104]	; 0x68
 8002c90:	4654      	mov	r4, sl
 8002c92:	2205      	movs	r2, #5
 8002c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c98:	4851      	ldr	r0, [pc, #324]	; (8002de0 <_svfiprintf_r+0x1ec>)
 8002c9a:	f000 fa41 	bl	8003120 <memchr>
 8002c9e:	9a04      	ldr	r2, [sp, #16]
 8002ca0:	b9d8      	cbnz	r0, 8002cda <_svfiprintf_r+0xe6>
 8002ca2:	06d0      	lsls	r0, r2, #27
 8002ca4:	bf44      	itt	mi
 8002ca6:	2320      	movmi	r3, #32
 8002ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cac:	0711      	lsls	r1, r2, #28
 8002cae:	bf44      	itt	mi
 8002cb0:	232b      	movmi	r3, #43	; 0x2b
 8002cb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cb6:	f89a 3000 	ldrb.w	r3, [sl]
 8002cba:	2b2a      	cmp	r3, #42	; 0x2a
 8002cbc:	d015      	beq.n	8002cea <_svfiprintf_r+0xf6>
 8002cbe:	4654      	mov	r4, sl
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	f04f 0c0a 	mov.w	ip, #10
 8002cc6:	9a07      	ldr	r2, [sp, #28]
 8002cc8:	4621      	mov	r1, r4
 8002cca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002cce:	3b30      	subs	r3, #48	; 0x30
 8002cd0:	2b09      	cmp	r3, #9
 8002cd2:	d94e      	bls.n	8002d72 <_svfiprintf_r+0x17e>
 8002cd4:	b1b0      	cbz	r0, 8002d04 <_svfiprintf_r+0x110>
 8002cd6:	9207      	str	r2, [sp, #28]
 8002cd8:	e014      	b.n	8002d04 <_svfiprintf_r+0x110>
 8002cda:	eba0 0308 	sub.w	r3, r0, r8
 8002cde:	fa09 f303 	lsl.w	r3, r9, r3
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	46a2      	mov	sl, r4
 8002ce6:	9304      	str	r3, [sp, #16]
 8002ce8:	e7d2      	b.n	8002c90 <_svfiprintf_r+0x9c>
 8002cea:	9b03      	ldr	r3, [sp, #12]
 8002cec:	1d19      	adds	r1, r3, #4
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	9103      	str	r1, [sp, #12]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	bfbb      	ittet	lt
 8002cf6:	425b      	neglt	r3, r3
 8002cf8:	f042 0202 	orrlt.w	r2, r2, #2
 8002cfc:	9307      	strge	r3, [sp, #28]
 8002cfe:	9307      	strlt	r3, [sp, #28]
 8002d00:	bfb8      	it	lt
 8002d02:	9204      	strlt	r2, [sp, #16]
 8002d04:	7823      	ldrb	r3, [r4, #0]
 8002d06:	2b2e      	cmp	r3, #46	; 0x2e
 8002d08:	d10c      	bne.n	8002d24 <_svfiprintf_r+0x130>
 8002d0a:	7863      	ldrb	r3, [r4, #1]
 8002d0c:	2b2a      	cmp	r3, #42	; 0x2a
 8002d0e:	d135      	bne.n	8002d7c <_svfiprintf_r+0x188>
 8002d10:	9b03      	ldr	r3, [sp, #12]
 8002d12:	3402      	adds	r4, #2
 8002d14:	1d1a      	adds	r2, r3, #4
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	9203      	str	r2, [sp, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	bfb8      	it	lt
 8002d1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d22:	9305      	str	r3, [sp, #20]
 8002d24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002df0 <_svfiprintf_r+0x1fc>
 8002d28:	2203      	movs	r2, #3
 8002d2a:	4650      	mov	r0, sl
 8002d2c:	7821      	ldrb	r1, [r4, #0]
 8002d2e:	f000 f9f7 	bl	8003120 <memchr>
 8002d32:	b140      	cbz	r0, 8002d46 <_svfiprintf_r+0x152>
 8002d34:	2340      	movs	r3, #64	; 0x40
 8002d36:	eba0 000a 	sub.w	r0, r0, sl
 8002d3a:	fa03 f000 	lsl.w	r0, r3, r0
 8002d3e:	9b04      	ldr	r3, [sp, #16]
 8002d40:	3401      	adds	r4, #1
 8002d42:	4303      	orrs	r3, r0
 8002d44:	9304      	str	r3, [sp, #16]
 8002d46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d4a:	2206      	movs	r2, #6
 8002d4c:	4825      	ldr	r0, [pc, #148]	; (8002de4 <_svfiprintf_r+0x1f0>)
 8002d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d52:	f000 f9e5 	bl	8003120 <memchr>
 8002d56:	2800      	cmp	r0, #0
 8002d58:	d038      	beq.n	8002dcc <_svfiprintf_r+0x1d8>
 8002d5a:	4b23      	ldr	r3, [pc, #140]	; (8002de8 <_svfiprintf_r+0x1f4>)
 8002d5c:	bb1b      	cbnz	r3, 8002da6 <_svfiprintf_r+0x1b2>
 8002d5e:	9b03      	ldr	r3, [sp, #12]
 8002d60:	3307      	adds	r3, #7
 8002d62:	f023 0307 	bic.w	r3, r3, #7
 8002d66:	3308      	adds	r3, #8
 8002d68:	9303      	str	r3, [sp, #12]
 8002d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d6c:	4433      	add	r3, r6
 8002d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8002d70:	e767      	b.n	8002c42 <_svfiprintf_r+0x4e>
 8002d72:	460c      	mov	r4, r1
 8002d74:	2001      	movs	r0, #1
 8002d76:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d7a:	e7a5      	b.n	8002cc8 <_svfiprintf_r+0xd4>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f04f 0c0a 	mov.w	ip, #10
 8002d82:	4619      	mov	r1, r3
 8002d84:	3401      	adds	r4, #1
 8002d86:	9305      	str	r3, [sp, #20]
 8002d88:	4620      	mov	r0, r4
 8002d8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d8e:	3a30      	subs	r2, #48	; 0x30
 8002d90:	2a09      	cmp	r2, #9
 8002d92:	d903      	bls.n	8002d9c <_svfiprintf_r+0x1a8>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0c5      	beq.n	8002d24 <_svfiprintf_r+0x130>
 8002d98:	9105      	str	r1, [sp, #20]
 8002d9a:	e7c3      	b.n	8002d24 <_svfiprintf_r+0x130>
 8002d9c:	4604      	mov	r4, r0
 8002d9e:	2301      	movs	r3, #1
 8002da0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002da4:	e7f0      	b.n	8002d88 <_svfiprintf_r+0x194>
 8002da6:	ab03      	add	r3, sp, #12
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	462a      	mov	r2, r5
 8002dac:	4638      	mov	r0, r7
 8002dae:	4b0f      	ldr	r3, [pc, #60]	; (8002dec <_svfiprintf_r+0x1f8>)
 8002db0:	a904      	add	r1, sp, #16
 8002db2:	f3af 8000 	nop.w
 8002db6:	1c42      	adds	r2, r0, #1
 8002db8:	4606      	mov	r6, r0
 8002dba:	d1d6      	bne.n	8002d6a <_svfiprintf_r+0x176>
 8002dbc:	89ab      	ldrh	r3, [r5, #12]
 8002dbe:	065b      	lsls	r3, r3, #25
 8002dc0:	f53f af2c 	bmi.w	8002c1c <_svfiprintf_r+0x28>
 8002dc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dc6:	b01d      	add	sp, #116	; 0x74
 8002dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dcc:	ab03      	add	r3, sp, #12
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	462a      	mov	r2, r5
 8002dd2:	4638      	mov	r0, r7
 8002dd4:	4b05      	ldr	r3, [pc, #20]	; (8002dec <_svfiprintf_r+0x1f8>)
 8002dd6:	a904      	add	r1, sp, #16
 8002dd8:	f000 f87c 	bl	8002ed4 <_printf_i>
 8002ddc:	e7eb      	b.n	8002db6 <_svfiprintf_r+0x1c2>
 8002dde:	bf00      	nop
 8002de0:	0800340a 	.word	0x0800340a
 8002de4:	08003414 	.word	0x08003414
 8002de8:	00000000 	.word	0x00000000
 8002dec:	08002b3d 	.word	0x08002b3d
 8002df0:	08003410 	.word	0x08003410

08002df4 <_printf_common>:
 8002df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002df8:	4616      	mov	r6, r2
 8002dfa:	4699      	mov	r9, r3
 8002dfc:	688a      	ldr	r2, [r1, #8]
 8002dfe:	690b      	ldr	r3, [r1, #16]
 8002e00:	4607      	mov	r7, r0
 8002e02:	4293      	cmp	r3, r2
 8002e04:	bfb8      	it	lt
 8002e06:	4613      	movlt	r3, r2
 8002e08:	6033      	str	r3, [r6, #0]
 8002e0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e0e:	460c      	mov	r4, r1
 8002e10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e14:	b10a      	cbz	r2, 8002e1a <_printf_common+0x26>
 8002e16:	3301      	adds	r3, #1
 8002e18:	6033      	str	r3, [r6, #0]
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	0699      	lsls	r1, r3, #26
 8002e1e:	bf42      	ittt	mi
 8002e20:	6833      	ldrmi	r3, [r6, #0]
 8002e22:	3302      	addmi	r3, #2
 8002e24:	6033      	strmi	r3, [r6, #0]
 8002e26:	6825      	ldr	r5, [r4, #0]
 8002e28:	f015 0506 	ands.w	r5, r5, #6
 8002e2c:	d106      	bne.n	8002e3c <_printf_common+0x48>
 8002e2e:	f104 0a19 	add.w	sl, r4, #25
 8002e32:	68e3      	ldr	r3, [r4, #12]
 8002e34:	6832      	ldr	r2, [r6, #0]
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	42ab      	cmp	r3, r5
 8002e3a:	dc28      	bgt.n	8002e8e <_printf_common+0x9a>
 8002e3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e40:	1e13      	subs	r3, r2, #0
 8002e42:	6822      	ldr	r2, [r4, #0]
 8002e44:	bf18      	it	ne
 8002e46:	2301      	movne	r3, #1
 8002e48:	0692      	lsls	r2, r2, #26
 8002e4a:	d42d      	bmi.n	8002ea8 <_printf_common+0xb4>
 8002e4c:	4649      	mov	r1, r9
 8002e4e:	4638      	mov	r0, r7
 8002e50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e54:	47c0      	blx	r8
 8002e56:	3001      	adds	r0, #1
 8002e58:	d020      	beq.n	8002e9c <_printf_common+0xa8>
 8002e5a:	6823      	ldr	r3, [r4, #0]
 8002e5c:	68e5      	ldr	r5, [r4, #12]
 8002e5e:	f003 0306 	and.w	r3, r3, #6
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	bf18      	it	ne
 8002e66:	2500      	movne	r5, #0
 8002e68:	6832      	ldr	r2, [r6, #0]
 8002e6a:	f04f 0600 	mov.w	r6, #0
 8002e6e:	68a3      	ldr	r3, [r4, #8]
 8002e70:	bf08      	it	eq
 8002e72:	1aad      	subeq	r5, r5, r2
 8002e74:	6922      	ldr	r2, [r4, #16]
 8002e76:	bf08      	it	eq
 8002e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	bfc4      	itt	gt
 8002e80:	1a9b      	subgt	r3, r3, r2
 8002e82:	18ed      	addgt	r5, r5, r3
 8002e84:	341a      	adds	r4, #26
 8002e86:	42b5      	cmp	r5, r6
 8002e88:	d11a      	bne.n	8002ec0 <_printf_common+0xcc>
 8002e8a:	2000      	movs	r0, #0
 8002e8c:	e008      	b.n	8002ea0 <_printf_common+0xac>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	4652      	mov	r2, sl
 8002e92:	4649      	mov	r1, r9
 8002e94:	4638      	mov	r0, r7
 8002e96:	47c0      	blx	r8
 8002e98:	3001      	adds	r0, #1
 8002e9a:	d103      	bne.n	8002ea4 <_printf_common+0xb0>
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ea4:	3501      	adds	r5, #1
 8002ea6:	e7c4      	b.n	8002e32 <_printf_common+0x3e>
 8002ea8:	2030      	movs	r0, #48	; 0x30
 8002eaa:	18e1      	adds	r1, r4, r3
 8002eac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002eb6:	4422      	add	r2, r4
 8002eb8:	3302      	adds	r3, #2
 8002eba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ebe:	e7c5      	b.n	8002e4c <_printf_common+0x58>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	4622      	mov	r2, r4
 8002ec4:	4649      	mov	r1, r9
 8002ec6:	4638      	mov	r0, r7
 8002ec8:	47c0      	blx	r8
 8002eca:	3001      	adds	r0, #1
 8002ecc:	d0e6      	beq.n	8002e9c <_printf_common+0xa8>
 8002ece:	3601      	adds	r6, #1
 8002ed0:	e7d9      	b.n	8002e86 <_printf_common+0x92>
	...

08002ed4 <_printf_i>:
 8002ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	460c      	mov	r4, r1
 8002eda:	7e27      	ldrb	r7, [r4, #24]
 8002edc:	4691      	mov	r9, r2
 8002ede:	2f78      	cmp	r7, #120	; 0x78
 8002ee0:	4680      	mov	r8, r0
 8002ee2:	469a      	mov	sl, r3
 8002ee4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002ee6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002eea:	d807      	bhi.n	8002efc <_printf_i+0x28>
 8002eec:	2f62      	cmp	r7, #98	; 0x62
 8002eee:	d80a      	bhi.n	8002f06 <_printf_i+0x32>
 8002ef0:	2f00      	cmp	r7, #0
 8002ef2:	f000 80d9 	beq.w	80030a8 <_printf_i+0x1d4>
 8002ef6:	2f58      	cmp	r7, #88	; 0x58
 8002ef8:	f000 80a4 	beq.w	8003044 <_printf_i+0x170>
 8002efc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f04:	e03a      	b.n	8002f7c <_printf_i+0xa8>
 8002f06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f0a:	2b15      	cmp	r3, #21
 8002f0c:	d8f6      	bhi.n	8002efc <_printf_i+0x28>
 8002f0e:	a001      	add	r0, pc, #4	; (adr r0, 8002f14 <_printf_i+0x40>)
 8002f10:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002f14:	08002f6d 	.word	0x08002f6d
 8002f18:	08002f81 	.word	0x08002f81
 8002f1c:	08002efd 	.word	0x08002efd
 8002f20:	08002efd 	.word	0x08002efd
 8002f24:	08002efd 	.word	0x08002efd
 8002f28:	08002efd 	.word	0x08002efd
 8002f2c:	08002f81 	.word	0x08002f81
 8002f30:	08002efd 	.word	0x08002efd
 8002f34:	08002efd 	.word	0x08002efd
 8002f38:	08002efd 	.word	0x08002efd
 8002f3c:	08002efd 	.word	0x08002efd
 8002f40:	0800308f 	.word	0x0800308f
 8002f44:	08002fb1 	.word	0x08002fb1
 8002f48:	08003071 	.word	0x08003071
 8002f4c:	08002efd 	.word	0x08002efd
 8002f50:	08002efd 	.word	0x08002efd
 8002f54:	080030b1 	.word	0x080030b1
 8002f58:	08002efd 	.word	0x08002efd
 8002f5c:	08002fb1 	.word	0x08002fb1
 8002f60:	08002efd 	.word	0x08002efd
 8002f64:	08002efd 	.word	0x08002efd
 8002f68:	08003079 	.word	0x08003079
 8002f6c:	680b      	ldr	r3, [r1, #0]
 8002f6e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f72:	1d1a      	adds	r2, r3, #4
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	600a      	str	r2, [r1, #0]
 8002f78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0a4      	b.n	80030ca <_printf_i+0x1f6>
 8002f80:	6825      	ldr	r5, [r4, #0]
 8002f82:	6808      	ldr	r0, [r1, #0]
 8002f84:	062e      	lsls	r6, r5, #24
 8002f86:	f100 0304 	add.w	r3, r0, #4
 8002f8a:	d50a      	bpl.n	8002fa2 <_printf_i+0xce>
 8002f8c:	6805      	ldr	r5, [r0, #0]
 8002f8e:	600b      	str	r3, [r1, #0]
 8002f90:	2d00      	cmp	r5, #0
 8002f92:	da03      	bge.n	8002f9c <_printf_i+0xc8>
 8002f94:	232d      	movs	r3, #45	; 0x2d
 8002f96:	426d      	negs	r5, r5
 8002f98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f9c:	230a      	movs	r3, #10
 8002f9e:	485e      	ldr	r0, [pc, #376]	; (8003118 <_printf_i+0x244>)
 8002fa0:	e019      	b.n	8002fd6 <_printf_i+0x102>
 8002fa2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002fa6:	6805      	ldr	r5, [r0, #0]
 8002fa8:	600b      	str	r3, [r1, #0]
 8002faa:	bf18      	it	ne
 8002fac:	b22d      	sxthne	r5, r5
 8002fae:	e7ef      	b.n	8002f90 <_printf_i+0xbc>
 8002fb0:	680b      	ldr	r3, [r1, #0]
 8002fb2:	6825      	ldr	r5, [r4, #0]
 8002fb4:	1d18      	adds	r0, r3, #4
 8002fb6:	6008      	str	r0, [r1, #0]
 8002fb8:	0628      	lsls	r0, r5, #24
 8002fba:	d501      	bpl.n	8002fc0 <_printf_i+0xec>
 8002fbc:	681d      	ldr	r5, [r3, #0]
 8002fbe:	e002      	b.n	8002fc6 <_printf_i+0xf2>
 8002fc0:	0669      	lsls	r1, r5, #25
 8002fc2:	d5fb      	bpl.n	8002fbc <_printf_i+0xe8>
 8002fc4:	881d      	ldrh	r5, [r3, #0]
 8002fc6:	2f6f      	cmp	r7, #111	; 0x6f
 8002fc8:	bf0c      	ite	eq
 8002fca:	2308      	moveq	r3, #8
 8002fcc:	230a      	movne	r3, #10
 8002fce:	4852      	ldr	r0, [pc, #328]	; (8003118 <_printf_i+0x244>)
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002fd6:	6866      	ldr	r6, [r4, #4]
 8002fd8:	2e00      	cmp	r6, #0
 8002fda:	bfa8      	it	ge
 8002fdc:	6821      	ldrge	r1, [r4, #0]
 8002fde:	60a6      	str	r6, [r4, #8]
 8002fe0:	bfa4      	itt	ge
 8002fe2:	f021 0104 	bicge.w	r1, r1, #4
 8002fe6:	6021      	strge	r1, [r4, #0]
 8002fe8:	b90d      	cbnz	r5, 8002fee <_printf_i+0x11a>
 8002fea:	2e00      	cmp	r6, #0
 8002fec:	d04d      	beq.n	800308a <_printf_i+0x1b6>
 8002fee:	4616      	mov	r6, r2
 8002ff0:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ff4:	fb03 5711 	mls	r7, r3, r1, r5
 8002ff8:	5dc7      	ldrb	r7, [r0, r7]
 8002ffa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ffe:	462f      	mov	r7, r5
 8003000:	42bb      	cmp	r3, r7
 8003002:	460d      	mov	r5, r1
 8003004:	d9f4      	bls.n	8002ff0 <_printf_i+0x11c>
 8003006:	2b08      	cmp	r3, #8
 8003008:	d10b      	bne.n	8003022 <_printf_i+0x14e>
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	07df      	lsls	r7, r3, #31
 800300e:	d508      	bpl.n	8003022 <_printf_i+0x14e>
 8003010:	6923      	ldr	r3, [r4, #16]
 8003012:	6861      	ldr	r1, [r4, #4]
 8003014:	4299      	cmp	r1, r3
 8003016:	bfde      	ittt	le
 8003018:	2330      	movle	r3, #48	; 0x30
 800301a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800301e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003022:	1b92      	subs	r2, r2, r6
 8003024:	6122      	str	r2, [r4, #16]
 8003026:	464b      	mov	r3, r9
 8003028:	4621      	mov	r1, r4
 800302a:	4640      	mov	r0, r8
 800302c:	f8cd a000 	str.w	sl, [sp]
 8003030:	aa03      	add	r2, sp, #12
 8003032:	f7ff fedf 	bl	8002df4 <_printf_common>
 8003036:	3001      	adds	r0, #1
 8003038:	d14c      	bne.n	80030d4 <_printf_i+0x200>
 800303a:	f04f 30ff 	mov.w	r0, #4294967295
 800303e:	b004      	add	sp, #16
 8003040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003044:	4834      	ldr	r0, [pc, #208]	; (8003118 <_printf_i+0x244>)
 8003046:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800304a:	680e      	ldr	r6, [r1, #0]
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003052:	061f      	lsls	r7, r3, #24
 8003054:	600e      	str	r6, [r1, #0]
 8003056:	d514      	bpl.n	8003082 <_printf_i+0x1ae>
 8003058:	07d9      	lsls	r1, r3, #31
 800305a:	bf44      	itt	mi
 800305c:	f043 0320 	orrmi.w	r3, r3, #32
 8003060:	6023      	strmi	r3, [r4, #0]
 8003062:	b91d      	cbnz	r5, 800306c <_printf_i+0x198>
 8003064:	6823      	ldr	r3, [r4, #0]
 8003066:	f023 0320 	bic.w	r3, r3, #32
 800306a:	6023      	str	r3, [r4, #0]
 800306c:	2310      	movs	r3, #16
 800306e:	e7af      	b.n	8002fd0 <_printf_i+0xfc>
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	f043 0320 	orr.w	r3, r3, #32
 8003076:	6023      	str	r3, [r4, #0]
 8003078:	2378      	movs	r3, #120	; 0x78
 800307a:	4828      	ldr	r0, [pc, #160]	; (800311c <_printf_i+0x248>)
 800307c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003080:	e7e3      	b.n	800304a <_printf_i+0x176>
 8003082:	065e      	lsls	r6, r3, #25
 8003084:	bf48      	it	mi
 8003086:	b2ad      	uxthmi	r5, r5
 8003088:	e7e6      	b.n	8003058 <_printf_i+0x184>
 800308a:	4616      	mov	r6, r2
 800308c:	e7bb      	b.n	8003006 <_printf_i+0x132>
 800308e:	680b      	ldr	r3, [r1, #0]
 8003090:	6826      	ldr	r6, [r4, #0]
 8003092:	1d1d      	adds	r5, r3, #4
 8003094:	6960      	ldr	r0, [r4, #20]
 8003096:	600d      	str	r5, [r1, #0]
 8003098:	0635      	lsls	r5, r6, #24
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	d501      	bpl.n	80030a2 <_printf_i+0x1ce>
 800309e:	6018      	str	r0, [r3, #0]
 80030a0:	e002      	b.n	80030a8 <_printf_i+0x1d4>
 80030a2:	0671      	lsls	r1, r6, #25
 80030a4:	d5fb      	bpl.n	800309e <_printf_i+0x1ca>
 80030a6:	8018      	strh	r0, [r3, #0]
 80030a8:	2300      	movs	r3, #0
 80030aa:	4616      	mov	r6, r2
 80030ac:	6123      	str	r3, [r4, #16]
 80030ae:	e7ba      	b.n	8003026 <_printf_i+0x152>
 80030b0:	680b      	ldr	r3, [r1, #0]
 80030b2:	1d1a      	adds	r2, r3, #4
 80030b4:	600a      	str	r2, [r1, #0]
 80030b6:	681e      	ldr	r6, [r3, #0]
 80030b8:	2100      	movs	r1, #0
 80030ba:	4630      	mov	r0, r6
 80030bc:	6862      	ldr	r2, [r4, #4]
 80030be:	f000 f82f 	bl	8003120 <memchr>
 80030c2:	b108      	cbz	r0, 80030c8 <_printf_i+0x1f4>
 80030c4:	1b80      	subs	r0, r0, r6
 80030c6:	6060      	str	r0, [r4, #4]
 80030c8:	6863      	ldr	r3, [r4, #4]
 80030ca:	6123      	str	r3, [r4, #16]
 80030cc:	2300      	movs	r3, #0
 80030ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030d2:	e7a8      	b.n	8003026 <_printf_i+0x152>
 80030d4:	4632      	mov	r2, r6
 80030d6:	4649      	mov	r1, r9
 80030d8:	4640      	mov	r0, r8
 80030da:	6923      	ldr	r3, [r4, #16]
 80030dc:	47d0      	blx	sl
 80030de:	3001      	adds	r0, #1
 80030e0:	d0ab      	beq.n	800303a <_printf_i+0x166>
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	079b      	lsls	r3, r3, #30
 80030e6:	d413      	bmi.n	8003110 <_printf_i+0x23c>
 80030e8:	68e0      	ldr	r0, [r4, #12]
 80030ea:	9b03      	ldr	r3, [sp, #12]
 80030ec:	4298      	cmp	r0, r3
 80030ee:	bfb8      	it	lt
 80030f0:	4618      	movlt	r0, r3
 80030f2:	e7a4      	b.n	800303e <_printf_i+0x16a>
 80030f4:	2301      	movs	r3, #1
 80030f6:	4632      	mov	r2, r6
 80030f8:	4649      	mov	r1, r9
 80030fa:	4640      	mov	r0, r8
 80030fc:	47d0      	blx	sl
 80030fe:	3001      	adds	r0, #1
 8003100:	d09b      	beq.n	800303a <_printf_i+0x166>
 8003102:	3501      	adds	r5, #1
 8003104:	68e3      	ldr	r3, [r4, #12]
 8003106:	9903      	ldr	r1, [sp, #12]
 8003108:	1a5b      	subs	r3, r3, r1
 800310a:	42ab      	cmp	r3, r5
 800310c:	dcf2      	bgt.n	80030f4 <_printf_i+0x220>
 800310e:	e7eb      	b.n	80030e8 <_printf_i+0x214>
 8003110:	2500      	movs	r5, #0
 8003112:	f104 0619 	add.w	r6, r4, #25
 8003116:	e7f5      	b.n	8003104 <_printf_i+0x230>
 8003118:	0800341b 	.word	0x0800341b
 800311c:	0800342c 	.word	0x0800342c

08003120 <memchr>:
 8003120:	4603      	mov	r3, r0
 8003122:	b510      	push	{r4, lr}
 8003124:	b2c9      	uxtb	r1, r1
 8003126:	4402      	add	r2, r0
 8003128:	4293      	cmp	r3, r2
 800312a:	4618      	mov	r0, r3
 800312c:	d101      	bne.n	8003132 <memchr+0x12>
 800312e:	2000      	movs	r0, #0
 8003130:	e003      	b.n	800313a <memchr+0x1a>
 8003132:	7804      	ldrb	r4, [r0, #0]
 8003134:	3301      	adds	r3, #1
 8003136:	428c      	cmp	r4, r1
 8003138:	d1f6      	bne.n	8003128 <memchr+0x8>
 800313a:	bd10      	pop	{r4, pc}

0800313c <memcpy>:
 800313c:	440a      	add	r2, r1
 800313e:	4291      	cmp	r1, r2
 8003140:	f100 33ff 	add.w	r3, r0, #4294967295
 8003144:	d100      	bne.n	8003148 <memcpy+0xc>
 8003146:	4770      	bx	lr
 8003148:	b510      	push	{r4, lr}
 800314a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800314e:	4291      	cmp	r1, r2
 8003150:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003154:	d1f9      	bne.n	800314a <memcpy+0xe>
 8003156:	bd10      	pop	{r4, pc}

08003158 <memmove>:
 8003158:	4288      	cmp	r0, r1
 800315a:	b510      	push	{r4, lr}
 800315c:	eb01 0402 	add.w	r4, r1, r2
 8003160:	d902      	bls.n	8003168 <memmove+0x10>
 8003162:	4284      	cmp	r4, r0
 8003164:	4623      	mov	r3, r4
 8003166:	d807      	bhi.n	8003178 <memmove+0x20>
 8003168:	1e43      	subs	r3, r0, #1
 800316a:	42a1      	cmp	r1, r4
 800316c:	d008      	beq.n	8003180 <memmove+0x28>
 800316e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003172:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003176:	e7f8      	b.n	800316a <memmove+0x12>
 8003178:	4601      	mov	r1, r0
 800317a:	4402      	add	r2, r0
 800317c:	428a      	cmp	r2, r1
 800317e:	d100      	bne.n	8003182 <memmove+0x2a>
 8003180:	bd10      	pop	{r4, pc}
 8003182:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003186:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800318a:	e7f7      	b.n	800317c <memmove+0x24>

0800318c <_free_r>:
 800318c:	b538      	push	{r3, r4, r5, lr}
 800318e:	4605      	mov	r5, r0
 8003190:	2900      	cmp	r1, #0
 8003192:	d043      	beq.n	800321c <_free_r+0x90>
 8003194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003198:	1f0c      	subs	r4, r1, #4
 800319a:	2b00      	cmp	r3, #0
 800319c:	bfb8      	it	lt
 800319e:	18e4      	addlt	r4, r4, r3
 80031a0:	f000 f8d0 	bl	8003344 <__malloc_lock>
 80031a4:	4a1e      	ldr	r2, [pc, #120]	; (8003220 <_free_r+0x94>)
 80031a6:	6813      	ldr	r3, [r2, #0]
 80031a8:	4610      	mov	r0, r2
 80031aa:	b933      	cbnz	r3, 80031ba <_free_r+0x2e>
 80031ac:	6063      	str	r3, [r4, #4]
 80031ae:	6014      	str	r4, [r2, #0]
 80031b0:	4628      	mov	r0, r5
 80031b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031b6:	f000 b8cb 	b.w	8003350 <__malloc_unlock>
 80031ba:	42a3      	cmp	r3, r4
 80031bc:	d90a      	bls.n	80031d4 <_free_r+0x48>
 80031be:	6821      	ldr	r1, [r4, #0]
 80031c0:	1862      	adds	r2, r4, r1
 80031c2:	4293      	cmp	r3, r2
 80031c4:	bf01      	itttt	eq
 80031c6:	681a      	ldreq	r2, [r3, #0]
 80031c8:	685b      	ldreq	r3, [r3, #4]
 80031ca:	1852      	addeq	r2, r2, r1
 80031cc:	6022      	streq	r2, [r4, #0]
 80031ce:	6063      	str	r3, [r4, #4]
 80031d0:	6004      	str	r4, [r0, #0]
 80031d2:	e7ed      	b.n	80031b0 <_free_r+0x24>
 80031d4:	461a      	mov	r2, r3
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	b10b      	cbz	r3, 80031de <_free_r+0x52>
 80031da:	42a3      	cmp	r3, r4
 80031dc:	d9fa      	bls.n	80031d4 <_free_r+0x48>
 80031de:	6811      	ldr	r1, [r2, #0]
 80031e0:	1850      	adds	r0, r2, r1
 80031e2:	42a0      	cmp	r0, r4
 80031e4:	d10b      	bne.n	80031fe <_free_r+0x72>
 80031e6:	6820      	ldr	r0, [r4, #0]
 80031e8:	4401      	add	r1, r0
 80031ea:	1850      	adds	r0, r2, r1
 80031ec:	4283      	cmp	r3, r0
 80031ee:	6011      	str	r1, [r2, #0]
 80031f0:	d1de      	bne.n	80031b0 <_free_r+0x24>
 80031f2:	6818      	ldr	r0, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	4401      	add	r1, r0
 80031f8:	6011      	str	r1, [r2, #0]
 80031fa:	6053      	str	r3, [r2, #4]
 80031fc:	e7d8      	b.n	80031b0 <_free_r+0x24>
 80031fe:	d902      	bls.n	8003206 <_free_r+0x7a>
 8003200:	230c      	movs	r3, #12
 8003202:	602b      	str	r3, [r5, #0]
 8003204:	e7d4      	b.n	80031b0 <_free_r+0x24>
 8003206:	6820      	ldr	r0, [r4, #0]
 8003208:	1821      	adds	r1, r4, r0
 800320a:	428b      	cmp	r3, r1
 800320c:	bf01      	itttt	eq
 800320e:	6819      	ldreq	r1, [r3, #0]
 8003210:	685b      	ldreq	r3, [r3, #4]
 8003212:	1809      	addeq	r1, r1, r0
 8003214:	6021      	streq	r1, [r4, #0]
 8003216:	6063      	str	r3, [r4, #4]
 8003218:	6054      	str	r4, [r2, #4]
 800321a:	e7c9      	b.n	80031b0 <_free_r+0x24>
 800321c:	bd38      	pop	{r3, r4, r5, pc}
 800321e:	bf00      	nop
 8003220:	20000090 	.word	0x20000090

08003224 <_malloc_r>:
 8003224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003226:	1ccd      	adds	r5, r1, #3
 8003228:	f025 0503 	bic.w	r5, r5, #3
 800322c:	3508      	adds	r5, #8
 800322e:	2d0c      	cmp	r5, #12
 8003230:	bf38      	it	cc
 8003232:	250c      	movcc	r5, #12
 8003234:	2d00      	cmp	r5, #0
 8003236:	4606      	mov	r6, r0
 8003238:	db01      	blt.n	800323e <_malloc_r+0x1a>
 800323a:	42a9      	cmp	r1, r5
 800323c:	d903      	bls.n	8003246 <_malloc_r+0x22>
 800323e:	230c      	movs	r3, #12
 8003240:	6033      	str	r3, [r6, #0]
 8003242:	2000      	movs	r0, #0
 8003244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003246:	f000 f87d 	bl	8003344 <__malloc_lock>
 800324a:	4921      	ldr	r1, [pc, #132]	; (80032d0 <_malloc_r+0xac>)
 800324c:	680a      	ldr	r2, [r1, #0]
 800324e:	4614      	mov	r4, r2
 8003250:	b99c      	cbnz	r4, 800327a <_malloc_r+0x56>
 8003252:	4f20      	ldr	r7, [pc, #128]	; (80032d4 <_malloc_r+0xb0>)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	b923      	cbnz	r3, 8003262 <_malloc_r+0x3e>
 8003258:	4621      	mov	r1, r4
 800325a:	4630      	mov	r0, r6
 800325c:	f000 f862 	bl	8003324 <_sbrk_r>
 8003260:	6038      	str	r0, [r7, #0]
 8003262:	4629      	mov	r1, r5
 8003264:	4630      	mov	r0, r6
 8003266:	f000 f85d 	bl	8003324 <_sbrk_r>
 800326a:	1c43      	adds	r3, r0, #1
 800326c:	d123      	bne.n	80032b6 <_malloc_r+0x92>
 800326e:	230c      	movs	r3, #12
 8003270:	4630      	mov	r0, r6
 8003272:	6033      	str	r3, [r6, #0]
 8003274:	f000 f86c 	bl	8003350 <__malloc_unlock>
 8003278:	e7e3      	b.n	8003242 <_malloc_r+0x1e>
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	1b5b      	subs	r3, r3, r5
 800327e:	d417      	bmi.n	80032b0 <_malloc_r+0x8c>
 8003280:	2b0b      	cmp	r3, #11
 8003282:	d903      	bls.n	800328c <_malloc_r+0x68>
 8003284:	6023      	str	r3, [r4, #0]
 8003286:	441c      	add	r4, r3
 8003288:	6025      	str	r5, [r4, #0]
 800328a:	e004      	b.n	8003296 <_malloc_r+0x72>
 800328c:	6863      	ldr	r3, [r4, #4]
 800328e:	42a2      	cmp	r2, r4
 8003290:	bf0c      	ite	eq
 8003292:	600b      	streq	r3, [r1, #0]
 8003294:	6053      	strne	r3, [r2, #4]
 8003296:	4630      	mov	r0, r6
 8003298:	f000 f85a 	bl	8003350 <__malloc_unlock>
 800329c:	f104 000b 	add.w	r0, r4, #11
 80032a0:	1d23      	adds	r3, r4, #4
 80032a2:	f020 0007 	bic.w	r0, r0, #7
 80032a6:	1ac2      	subs	r2, r0, r3
 80032a8:	d0cc      	beq.n	8003244 <_malloc_r+0x20>
 80032aa:	1a1b      	subs	r3, r3, r0
 80032ac:	50a3      	str	r3, [r4, r2]
 80032ae:	e7c9      	b.n	8003244 <_malloc_r+0x20>
 80032b0:	4622      	mov	r2, r4
 80032b2:	6864      	ldr	r4, [r4, #4]
 80032b4:	e7cc      	b.n	8003250 <_malloc_r+0x2c>
 80032b6:	1cc4      	adds	r4, r0, #3
 80032b8:	f024 0403 	bic.w	r4, r4, #3
 80032bc:	42a0      	cmp	r0, r4
 80032be:	d0e3      	beq.n	8003288 <_malloc_r+0x64>
 80032c0:	1a21      	subs	r1, r4, r0
 80032c2:	4630      	mov	r0, r6
 80032c4:	f000 f82e 	bl	8003324 <_sbrk_r>
 80032c8:	3001      	adds	r0, #1
 80032ca:	d1dd      	bne.n	8003288 <_malloc_r+0x64>
 80032cc:	e7cf      	b.n	800326e <_malloc_r+0x4a>
 80032ce:	bf00      	nop
 80032d0:	20000090 	.word	0x20000090
 80032d4:	20000094 	.word	0x20000094

080032d8 <_realloc_r>:
 80032d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032da:	4607      	mov	r7, r0
 80032dc:	4614      	mov	r4, r2
 80032de:	460e      	mov	r6, r1
 80032e0:	b921      	cbnz	r1, 80032ec <_realloc_r+0x14>
 80032e2:	4611      	mov	r1, r2
 80032e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80032e8:	f7ff bf9c 	b.w	8003224 <_malloc_r>
 80032ec:	b922      	cbnz	r2, 80032f8 <_realloc_r+0x20>
 80032ee:	f7ff ff4d 	bl	800318c <_free_r>
 80032f2:	4625      	mov	r5, r4
 80032f4:	4628      	mov	r0, r5
 80032f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032f8:	f000 f830 	bl	800335c <_malloc_usable_size_r>
 80032fc:	42a0      	cmp	r0, r4
 80032fe:	d20f      	bcs.n	8003320 <_realloc_r+0x48>
 8003300:	4621      	mov	r1, r4
 8003302:	4638      	mov	r0, r7
 8003304:	f7ff ff8e 	bl	8003224 <_malloc_r>
 8003308:	4605      	mov	r5, r0
 800330a:	2800      	cmp	r0, #0
 800330c:	d0f2      	beq.n	80032f4 <_realloc_r+0x1c>
 800330e:	4631      	mov	r1, r6
 8003310:	4622      	mov	r2, r4
 8003312:	f7ff ff13 	bl	800313c <memcpy>
 8003316:	4631      	mov	r1, r6
 8003318:	4638      	mov	r0, r7
 800331a:	f7ff ff37 	bl	800318c <_free_r>
 800331e:	e7e9      	b.n	80032f4 <_realloc_r+0x1c>
 8003320:	4635      	mov	r5, r6
 8003322:	e7e7      	b.n	80032f4 <_realloc_r+0x1c>

08003324 <_sbrk_r>:
 8003324:	b538      	push	{r3, r4, r5, lr}
 8003326:	2300      	movs	r3, #0
 8003328:	4d05      	ldr	r5, [pc, #20]	; (8003340 <_sbrk_r+0x1c>)
 800332a:	4604      	mov	r4, r0
 800332c:	4608      	mov	r0, r1
 800332e:	602b      	str	r3, [r5, #0]
 8003330:	f7fd fa56 	bl	80007e0 <_sbrk>
 8003334:	1c43      	adds	r3, r0, #1
 8003336:	d102      	bne.n	800333e <_sbrk_r+0x1a>
 8003338:	682b      	ldr	r3, [r5, #0]
 800333a:	b103      	cbz	r3, 800333e <_sbrk_r+0x1a>
 800333c:	6023      	str	r3, [r4, #0]
 800333e:	bd38      	pop	{r3, r4, r5, pc}
 8003340:	200001b4 	.word	0x200001b4

08003344 <__malloc_lock>:
 8003344:	4801      	ldr	r0, [pc, #4]	; (800334c <__malloc_lock+0x8>)
 8003346:	f000 b811 	b.w	800336c <__retarget_lock_acquire_recursive>
 800334a:	bf00      	nop
 800334c:	200001bc 	.word	0x200001bc

08003350 <__malloc_unlock>:
 8003350:	4801      	ldr	r0, [pc, #4]	; (8003358 <__malloc_unlock+0x8>)
 8003352:	f000 b80c 	b.w	800336e <__retarget_lock_release_recursive>
 8003356:	bf00      	nop
 8003358:	200001bc 	.word	0x200001bc

0800335c <_malloc_usable_size_r>:
 800335c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003360:	1f18      	subs	r0, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	bfbc      	itt	lt
 8003366:	580b      	ldrlt	r3, [r1, r0]
 8003368:	18c0      	addlt	r0, r0, r3
 800336a:	4770      	bx	lr

0800336c <__retarget_lock_acquire_recursive>:
 800336c:	4770      	bx	lr

0800336e <__retarget_lock_release_recursive>:
 800336e:	4770      	bx	lr

08003370 <_init>:
 8003370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003372:	bf00      	nop
 8003374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003376:	bc08      	pop	{r3}
 8003378:	469e      	mov	lr, r3
 800337a:	4770      	bx	lr

0800337c <_fini>:
 800337c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337e:	bf00      	nop
 8003380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003382:	bc08      	pop	{r3}
 8003384:	469e      	mov	lr, r3
 8003386:	4770      	bx	lr
