// Seed: 1914039167
`define pp_9 0
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input logic id_8
);
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
  type_20(
      1'b0, id_10
  ); type_21(
      id_9 & id_0, id_7
  );
  assign id_1  = 1;
  assign id_12 = id_7;
endmodule
