#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: pksi_46_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_46_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_46_.clk[0] (.latch)                                         1.338     1.338
pksi_46_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8521].in[0] (.names)                                            1.338     2.800
[8521].out[0] (.names)                                           0.261     3.061
[1349].in[3] (.names)                                            1.338     4.398
[1349].out[0] (.names)                                           0.261     4.659
n_n2816.in[0] (.names)                                           1.338     5.997
n_n2816.out[0] (.names)                                          0.261     6.258
pksi_46_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_46_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 2
Startpoint: pksi_0_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_115_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_0_.clk[0] (.latch)                                          1.338     1.338
pksi_0_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7966].in[0] (.names)                                            1.338     2.800
[7966].out[0] (.names)                                           0.261     3.061
[2161].in[3] (.names)                                            1.338     4.398
[2161].out[0] (.names)                                           0.261     4.659
n_n2977.in[0] (.names)                                           1.338     5.997
n_n2977.out[0] (.names)                                          0.261     6.258
pksi_115_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_115_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 3
Startpoint: pksi_144_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_70_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_144_.clk[0] (.latch)                                        1.338     1.338
pksi_144_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8551].in[0] (.names)                                            1.338     2.800
[8551].out[0] (.names)                                           0.261     3.061
[1313].in[3] (.names)                                            1.338     4.398
[1313].out[0] (.names)                                           0.261     4.659
n_n2784.in[0] (.names)                                           1.338     5.997
n_n2784.out[0] (.names)                                          0.261     6.258
pksi_70_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_70_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 4
Startpoint: pksi_144_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_144_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_144_.clk[0] (.latch)                                        1.338     1.338
pksi_144_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8241].in[0] (.names)                                            1.338     2.800
[8241].out[0] (.names)                                           0.261     3.061
[1743].in[3] (.names)                                            1.338     4.398
[1743].out[0] (.names)                                           0.261     4.659
n_n2913.in[0] (.names)                                           1.338     5.997
n_n2913.out[0] (.names)                                          0.261     6.258
pksi_144_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_144_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 5
Startpoint: pksi_145_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_51_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_145_.clk[0] (.latch)                                        1.338     1.338
pksi_145_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8546].in[0] (.names)                                            1.338     2.800
[8546].out[0] (.names)                                           0.261     3.061
[1319].in[3] (.names)                                            1.338     4.398
[1319].out[0] (.names)                                           0.261     4.659
n_n2771.in[0] (.names)                                           1.338     5.997
n_n2771.out[0] (.names)                                          0.261     6.258
pksi_51_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_51_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 6
Startpoint: pksi_145_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_145_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_145_.clk[0] (.latch)                                        1.338     1.338
pksi_145_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8236].in[0] (.names)                                            1.338     2.800
[8236].out[0] (.names)                                           0.261     3.061
[1751].in[3] (.names)                                            1.338     4.398
[1751].out[0] (.names)                                           0.261     4.659
n_n2901.in[0] (.names)                                           1.338     5.997
n_n2901.out[0] (.names)                                          0.261     6.258
pksi_145_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_145_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 7
Startpoint: n_n2889.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_91_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2889.clk[0] (.latch)                                          1.338     1.338
n_n2889.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8541].in[0] (.names)                                            1.338     2.800
[8541].out[0] (.names)                                           0.261     3.061
[1325].in[3] (.names)                                            1.338     4.398
[1325].out[0] (.names)                                           0.261     4.659
n_n2759.in[0] (.names)                                           1.338     5.997
n_n2759.out[0] (.names)                                          0.261     6.258
pksi_91_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_91_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 8
Startpoint: n_n2889.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2889.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2889.clk[0] (.latch)                                          1.338     1.338
n_n2889.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7951].in[0] (.names)                                            1.338     2.800
[7951].out[0] (.names)                                           0.261     3.061
[2185].in[3] (.names)                                            1.338     4.398
[2185].out[0] (.names)                                           0.261     4.659
n_n2888.in[0] (.names)                                           1.338     5.997
n_n2888.out[0] (.names)                                          0.261     6.258
n_n2889.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2889.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 9
Startpoint: n_n2746.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2746.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2746.clk[0] (.latch)                                          1.338     1.338
n_n2746.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8536].in[0] (.names)                                            1.338     2.800
[8536].out[0] (.names)                                           0.261     3.061
[1331].in[3] (.names)                                            1.338     4.398
[1331].out[0] (.names)                                           0.261     4.659
n_n2745.in[0] (.names)                                           1.338     5.997
n_n2745.out[0] (.names)                                          0.261     6.258
n_n2746.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2746.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 10
Startpoint: n_n2746.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_186_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2746.clk[0] (.latch)                                          1.338     1.338
n_n2746.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7946].in[0] (.names)                                            1.338     2.800
[7946].out[0] (.names)                                           0.261     3.061
[2193].in[3] (.names)                                            1.338     4.398
[2193].out[0] (.names)                                           0.261     4.659
n_n2873.in[0] (.names)                                           1.338     5.997
n_n2873.out[0] (.names)                                          0.261     6.258
pksi_186_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_186_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 11
Startpoint: n_n2976.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_8_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2976.clk[0] (.latch)                                          1.338     1.338
n_n2976.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8531].in[0] (.names)                                            1.338     2.800
[8531].out[0] (.names)                                           0.261     3.061
[1337].in[3] (.names)                                            1.338     4.398
[1337].out[0] (.names)                                           0.261     4.659
n_n2846.in[0] (.names)                                           1.338     5.997
n_n2846.out[0] (.names)                                          0.261     6.258
pksi_8_.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_8_.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 12
Startpoint: n_n2976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2976.clk[0] (.latch)                                          1.338     1.338
n_n2976.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8376].in[0] (.names)                                            1.338     2.800
[8376].out[0] (.names)                                           0.261     3.061
[1539].in[3] (.names)                                            1.338     4.398
[1539].out[0] (.names)                                           0.261     4.659
n_n2975.in[0] (.names)                                           1.338     5.997
n_n2975.out[0] (.names)                                          0.261     6.258
n_n2976.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2976.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 13
Startpoint: n_n2438.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_39_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2438.clk[0] (.latch)                                          1.338     1.338
n_n2438.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8526].in[0] (.names)                                            1.338     2.800
[8526].out[0] (.names)                                           0.261     3.061
[1343].in[3] (.names)                                            1.338     4.398
[1343].out[0] (.names)                                           0.261     4.659
n_n2826.in[0] (.names)                                           1.338     5.997
n_n2826.out[0] (.names)                                          0.261     6.258
pksi_39_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_39_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 14
Startpoint: n_n2438.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2438.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2438.clk[0] (.latch)                                          1.338     1.338
n_n2438.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8421].in[0] (.names)                                            1.338     2.800
[8421].out[0] (.names)                                           0.261     3.061
[1469].in[3] (.names)                                            1.338     4.398
[1469].out[0] (.names)                                           0.261     4.659
n_n2957.in[0] (.names)                                           1.338     5.997
n_n2957.out[0] (.names)                                          0.261     6.258
n_n2438.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2438.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 15
Startpoint: pksi_0_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_0_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_0_.clk[0] (.latch)                                          1.338     1.338
pksi_0_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8556].in[0] (.names)                                            1.338     2.800
[8556].out[0] (.names)                                           0.261     3.061
[1307].in[3] (.names)                                            1.338     4.398
[1307].out[0] (.names)                                           0.261     4.659
n_n2847.in[0] (.names)                                           1.338     5.997
n_n2847.out[0] (.names)                                          0.261     6.258
pksi_0_.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_0_.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 16
Startpoint: pksi_46_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_120_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_46_.clk[0] (.latch)                                         1.338     1.338
pksi_46_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8416].in[0] (.names)                                            1.338     2.800
[8416].out[0] (.names)                                           0.261     3.061
[1477].in[3] (.names)                                            1.338     4.398
[1477].out[0] (.names)                                           0.261     4.659
n_n2946.in[0] (.names)                                           1.338     5.997
n_n2946.out[0] (.names)                                          0.261     6.258
pksi_120_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_120_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 17
Startpoint: n_n2806.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2806.clk[0] (.latch)                                          1.338     1.338
n_n2806.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8516].in[0] (.names)                                            1.338     2.800
[8516].out[0] (.names)                                           0.261     3.061
[1355].in[3] (.names)                                            1.338     4.398
[1355].out[0] (.names)                                           0.261     4.659
n_n2805.in[0] (.names)                                           1.338     5.997
n_n2805.out[0] (.names)                                          0.261     6.258
n_n2806.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2806.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 18
Startpoint: n_n2806.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_140_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2806.clk[0] (.latch)                                          1.338     1.338
n_n2806.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8411].in[0] (.names)                                            1.338     2.800
[8411].out[0] (.names)                                           0.261     3.061
[1485].in[3] (.names)                                            1.338     4.398
[1485].out[0] (.names)                                           0.261     4.659
n_n2935.in[0] (.names)                                           1.338     5.997
n_n2935.out[0] (.names)                                          0.261     6.258
pksi_140_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_140_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 19
Startpoint: pksi_146_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_54_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_146_.clk[0] (.latch)                                        1.338     1.338
pksi_146_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8511].in[0] (.names)                                            1.338     2.800
[8511].out[0] (.names)                                           0.261     3.061
[1361].in[3] (.names)                                            1.338     4.398
[1361].out[0] (.names)                                           0.261     4.659
n_n2795.in[0] (.names)                                           1.338     5.997
n_n2795.out[0] (.names)                                          0.261     6.258
pksi_54_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_54_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 20
Startpoint: pksi_146_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_146_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_146_.clk[0] (.latch)                                        1.338     1.338
pksi_146_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8406].in[0] (.names)                                            1.338     2.800
[8406].out[0] (.names)                                           0.261     3.061
[1493].in[3] (.names)                                            1.338     4.398
[1493].out[0] (.names)                                           0.261     4.659
n_n2925.in[0] (.names)                                           1.338     5.997
n_n2925.out[0] (.names)                                          0.261     6.258
pksi_146_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_146_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 21
Startpoint: pksi_79_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_79_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_79_.clk[0] (.latch)                                         1.338     1.338
pksi_79_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8506].in[0] (.names)                                            1.338     2.800
[8506].out[0] (.names)                                           0.261     3.061
[1367].in[3] (.names)                                            1.338     4.398
[1367].out[0] (.names)                                           0.261     4.659
n_n2733.in[0] (.names)                                           1.338     5.997
n_n2733.out[0] (.names)                                          0.261     6.258
pksi_79_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_79_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 22
Startpoint: pksi_79_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_183_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_79_.clk[0] (.latch)                                         1.338     1.338
pksi_79_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8051].in[0] (.names)                                            1.338     2.800
[8051].out[0] (.names)                                           0.261     3.061
[2035].in[3] (.names)                                            1.338     4.398
[2035].out[0] (.names)                                           0.261     4.659
n_n2862.in[0] (.names)                                           1.338     5.997
n_n2862.out[0] (.names)                                          0.261     6.258
pksi_183_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_183_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 23
Startpoint: pksi_18_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_18_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_18_.clk[0] (.latch)                                         1.338     1.338
pksi_18_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8501].in[0] (.names)                                            1.338     2.800
[8501].out[0] (.names)                                           0.261     3.061
[1373].in[3] (.names)                                            1.338     4.398
[1373].out[0] (.names)                                           0.261     4.659
n_n2845.in[0] (.names)                                           1.338     5.997
n_n2845.out[0] (.names)                                          0.261     6.258
pksi_18_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_18_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 24
Startpoint: pksi_18_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_108_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_18_.clk[0] (.latch)                                         1.338     1.338
pksi_18_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8321].in[0] (.names)                                            1.338     2.800
[8321].out[0] (.names)                                           0.261     3.061
[1623].in[3] (.names)                                            1.338     4.398
[1623].out[0] (.names)                                           0.261     4.659
n_n2974.in[0] (.names)                                           1.338     5.997
n_n2974.out[0] (.names)                                          0.261     6.258
pksi_108_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_108_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 25
Startpoint: pksi_30_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_30_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_30_.clk[0] (.latch)                                         1.338     1.338
pksi_30_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8496].in[0] (.names)                                            1.338     2.800
[8496].out[0] (.names)                                           0.261     3.061
[1379].in[3] (.names)                                            1.338     4.398
[1379].out[0] (.names)                                           0.261     4.659
n_n2827.in[0] (.names)                                           1.338     5.997
n_n2827.out[0] (.names)                                          0.261     6.258
pksi_30_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_30_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 26
Startpoint: pksi_30_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_122_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_30_.clk[0] (.latch)                                         1.338     1.338
pksi_30_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8371].in[0] (.names)                                            1.338     2.800
[8371].out[0] (.names)                                           0.261     3.061
[1547].in[3] (.names)                                            1.338     4.398
[1547].out[0] (.names)                                           0.261     4.659
n_n2958.in[0] (.names)                                           1.338     5.997
n_n2958.out[0] (.names)                                          0.261     6.258
pksi_122_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_122_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 27
Startpoint: n_n2945.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_24_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2945.clk[0] (.latch)                                          1.338     1.338
n_n2945.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8491].in[0] (.names)                                            1.338     2.800
[8491].out[0] (.names)                                           0.261     3.061
[1385].in[3] (.names)                                            1.338     4.398
[1385].out[0] (.names)                                           0.261     4.659
n_n2815.in[0] (.names)                                           1.338     5.997
n_n2815.out[0] (.names)                                          0.261     6.258
pksi_24_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_24_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 28
Startpoint: pksi_178_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_178_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_178_.clk[0] (.latch)                                        1.338     1.338
pksi_178_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[7861].in[0] (.names)                                            1.338     2.800
[7861].out[0] (.names)                                           0.261     3.061
[2325].in[3] (.names)                                            1.338     4.398
[2325].out[0] (.names)                                           0.261     4.659
n_n2891.in[0] (.names)                                           1.338     5.997
n_n2891.out[0] (.names)                                          0.261     6.258
pksi_178_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_178_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 29
Startpoint: pksi_156_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_156_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_156_.clk[0] (.latch)                                        1.338     1.338
pksi_156_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8196].in[0] (.names)                                            1.338     2.800
[8196].out[0] (.names)                                           0.261     3.061
[1809].in[3] (.names)                                            1.338     4.398
[1809].out[0] (.names)                                           0.261     4.659
n_n2910.in[0] (.names)                                           1.338     5.997
n_n2910.out[0] (.names)                                          0.261     6.258
pksi_156_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_156_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 30
Startpoint: n_n2770.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2770.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2770.clk[0] (.latch)                                          1.338     1.338
n_n2770.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8616].in[0] (.names)                                            1.338     2.800
[8616].out[0] (.names)                                           0.261     3.061
[1235].in[3] (.names)                                            1.338     4.398
[1235].out[0] (.names)                                           0.261     4.659
n_n2769.in[0] (.names)                                           1.338     5.997
n_n2769.out[0] (.names)                                          0.261     6.258
n_n2770.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2770.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 31
Startpoint: n_n2770.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_161_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2770.clk[0] (.latch)                                          1.338     1.338
n_n2770.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8191].in[0] (.names)                                            1.338     2.800
[8191].out[0] (.names)                                           0.261     3.061
[1817].in[3] (.names)                                            1.338     4.398
[1817].out[0] (.names)                                           0.261     4.659
n_n2900.in[0] (.names)                                           1.338     5.997
n_n2900.out[0] (.names)                                          0.261     6.258
pksi_161_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_161_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 32
Startpoint: pksi_184_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_81_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_184_.clk[0] (.latch)                                        1.338     1.338
pksi_184_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8611].in[0] (.names)                                            1.338     2.800
[8611].out[0] (.names)                                           0.261     3.061
[1241].in[3] (.names)                                            1.338     4.398
[1241].out[0] (.names)                                           0.261     4.659
n_n2760.in[0] (.names)                                           1.338     5.997
n_n2760.out[0] (.names)                                          0.261     6.258
pksi_81_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_81_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 33
Startpoint: pksi_184_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_184_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_184_.clk[0] (.latch)                                        1.338     1.338
pksi_184_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[7906].in[0] (.names)                                            1.338     2.800
[7906].out[0] (.names)                                           0.261     3.061
[2255].in[3] (.names)                                            1.338     4.398
[2255].out[0] (.names)                                           0.261     4.659
n_n2890.in[0] (.names)                                           1.338     5.997
n_n2890.out[0] (.names)                                          0.261     6.258
pksi_184_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_184_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 34
Startpoint: n_n2877.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_80_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2877.clk[0] (.latch)                                          1.338     1.338
n_n2877.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8606].in[0] (.names)                                            1.338     2.800
[8606].out[0] (.names)                                           0.261     3.061
[1247].in[3] (.names)                                            1.338     4.398
[1247].out[0] (.names)                                           0.261     4.659
n_n2750.in[0] (.names)                                           1.338     5.997
n_n2750.out[0] (.names)                                          0.261     6.258
pksi_80_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_80_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 35
Startpoint: n_n2877.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2877.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2877.clk[0] (.latch)                                          1.338     1.338
n_n2877.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7901].in[0] (.names)                                            1.338     2.800
[7901].out[0] (.names)                                           0.261     3.061
[2263].in[3] (.names)                                            1.338     4.398
[2263].out[0] (.names)                                           0.261     4.659
n_n2876.in[0] (.names)                                           1.338     5.997
n_n2876.out[0] (.names)                                          0.261     6.258
n_n2877.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2877.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 36
Startpoint: pksi_153_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_56_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_153_.clk[0] (.latch)                                        1.338     1.338
pksi_153_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8601].in[0] (.names)                                            1.338     2.800
[8601].out[0] (.names)                                           0.261     3.061
[1253].in[3] (.names)                                            1.338     4.398
[1253].out[0] (.names)                                           0.261     4.659
n_n2782.in[0] (.names)                                           1.338     5.997
n_n2782.out[0] (.names)                                          0.261     6.258
pksi_56_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_56_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 37
Startpoint: pksi_153_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_153_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_153_.clk[0] (.latch)                                        1.338     1.338
pksi_153_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8161].in[0] (.names)                                            1.338     2.800
[8161].out[0] (.names)                                           0.261     3.061
[1863].in[3] (.names)                                            1.338     4.398
[1863].out[0] (.names)                                           0.261     4.659
n_n2911.in[0] (.names)                                           1.338     5.997
n_n2911.out[0] (.names)                                          0.261     6.258
pksi_153_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_153_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 38
Startpoint: n_n2899.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_64_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2899.clk[0] (.latch)                                          1.338     1.338
n_n2899.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8596].in[0] (.names)                                            1.338     2.800
[8596].out[0] (.names)                                           0.261     3.061
[1259].in[3] (.names)                                            1.338     4.398
[1259].out[0] (.names)                                           0.261     4.659
n_n2768.in[0] (.names)                                           1.338     5.997
n_n2768.out[0] (.names)                                          0.261     6.258
pksi_64_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_64_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 39
Startpoint: n_n2899.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2899.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2899.clk[0] (.latch)                                          1.338     1.338
n_n2899.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8156].in[0] (.names)                                            1.338     2.800
[8156].out[0] (.names)                                           0.261     3.061
[1871].in[3] (.names)                                            1.338     4.398
[1871].out[0] (.names)                                           0.261     4.659
n_n2898.in[0] (.names)                                           1.338     5.997
n_n2898.out[0] (.names)                                          0.261     6.258
n_n2899.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2899.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 40
Startpoint: pksi_178_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_77_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_178_.clk[0] (.latch)                                        1.338     1.338
pksi_178_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8591].in[0] (.names)                                            1.338     2.800
[8591].out[0] (.names)                                           0.261     3.061
[1265].in[3] (.names)                                            1.338     4.398
[1265].out[0] (.names)                                           0.261     4.659
n_n2761.in[0] (.names)                                           1.338     5.997
n_n2761.out[0] (.names)                                          0.261     6.258
pksi_77_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_77_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 41
Startpoint: n_n2945.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2945.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2945.clk[0] (.latch)                                          1.338     1.338
n_n2945.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8366].in[0] (.names)                                            1.338     2.800
[8366].out[0] (.names)                                           0.261     3.061
[1555].in[3] (.names)                                            1.338     4.398
[1555].out[0] (.names)                                           0.261     4.659
n_n2944.in[0] (.names)                                           1.338     5.997
n_n2944.out[0] (.names)                                          0.261     6.258
n_n2945.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2945.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 42
Startpoint: n_n2749.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2749.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2749.clk[0] (.latch)                                          1.338     1.338
n_n2749.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8586].in[0] (.names)                                            1.338     2.800
[8586].out[0] (.names)                                           0.261     3.061
[1271].in[3] (.names)                                            1.338     4.398
[1271].out[0] (.names)                                           0.261     4.659
n_n2748.in[0] (.names)                                           1.338     5.997
n_n2748.out[0] (.names)                                          0.261     6.258
n_n2749.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2749.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 43
Startpoint: n_n2749.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_180_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2749.clk[0] (.latch)                                          1.338     1.338
n_n2749.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7856].in[0] (.names)                                            1.338     2.800
[7856].out[0] (.names)                                           0.261     3.061
[2333].in[3] (.names)                                            1.338     4.398
[2333].out[0] (.names)                                           0.261     4.659
n_n2875.in[0] (.names)                                           1.338     5.997
n_n2875.out[0] (.names)                                          0.261     6.258
pksi_180_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_180_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 44
Startpoint: pksi_22_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_22_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_22_.clk[0] (.latch)                                         1.338     1.338
pksi_22_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8581].in[0] (.names)                                            1.338     2.800
[8581].out[0] (.names)                                           0.261     3.061
[1277].in[3] (.names)                                            1.338     4.398
[1277].out[0] (.names)                                           0.261     4.659
n_n2848.in[0] (.names)                                           1.338     5.997
n_n2848.out[0] (.names)                                          0.261     6.258
pksi_22_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_22_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 45
Startpoint: pksi_22_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_96_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_22_.clk[0] (.latch)                                         1.338     1.338
pksi_22_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8071].in[0] (.names)                                            1.338     2.800
[8071].out[0] (.names)                                           0.261     3.061
[2005].in[3] (.names)                                            1.338     4.398
[2005].out[0] (.names)                                           0.261     4.659
n_n2978.in[0] (.names)                                           1.338     5.997
n_n2978.out[0] (.names)                                          0.261     6.258
pksi_96_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_96_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 46
Startpoint: pksi_48_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_48_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_48_.clk[0] (.latch)                                         1.338     1.338
pksi_48_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8576].in[0] (.names)                                            1.338     2.800
[8576].out[0] (.names)                                           0.261     3.061
[1283].in[3] (.names)                                            1.338     4.398
[1283].out[0] (.names)                                           0.261     4.659
n_n2783.in[0] (.names)                                           1.338     5.997
n_n2783.out[0] (.names)                                          0.261     6.258
pksi_48_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_48_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 47
Startpoint: pksi_48_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_163_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_48_.clk[0] (.latch)                                         1.338     1.338
pksi_48_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8296].in[0] (.names)                                            1.338     2.800
[8296].out[0] (.names)                                           0.261     3.061
[1663].in[3] (.names)                                            1.338     4.398
[1663].out[0] (.names)                                           0.261     4.659
n_n2912.in[0] (.names)                                           1.338     5.997
n_n2912.out[0] (.names)                                          0.261     6.258
pksi_163_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_163_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 48
Startpoint: pksi_152_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_60_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_152_.clk[0] (.latch)                                        1.338     1.338
pksi_152_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8571].in[0] (.names)                                            1.338     2.800
[8571].out[0] (.names)                                           0.261     3.061
[1289].in[3] (.names)                                            1.338     4.398
[1289].out[0] (.names)                                           0.261     4.659
n_n2772.in[0] (.names)                                           1.338     5.997
n_n2772.out[0] (.names)                                          0.261     6.258
pksi_60_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_60_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 49
Startpoint: pksi_152_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_152_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_152_.clk[0] (.latch)                                        1.338     1.338
pksi_152_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8291].in[0] (.names)                                            1.338     2.800
[8291].out[0] (.names)                                           0.261     3.061
[1671].in[3] (.names)                                            1.338     4.398
[1671].out[0] (.names)                                           0.261     4.659
n_n2902.in[0] (.names)                                           1.338     5.997
n_n2902.out[0] (.names)                                          0.261     6.258
pksi_152_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_152_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 50
Startpoint: pksi_89_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_89_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_89_.clk[0] (.latch)                                         1.338     1.338
pksi_89_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8566].in[0] (.names)                                            1.338     2.800
[8566].out[0] (.names)                                           0.261     3.061
[1295].in[3] (.names)                                            1.338     4.398
[1295].out[0] (.names)                                           0.261     4.659
n_n2758.in[0] (.names)                                           1.338     5.997
n_n2758.out[0] (.names)                                          0.261     6.258
pksi_89_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_89_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 51
Startpoint: pksi_89_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_189_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_89_.clk[0] (.latch)                                         1.338     1.338
pksi_89_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[7991].in[0] (.names)                                            1.338     2.800
[7991].out[0] (.names)                                           0.261     3.061
[2123].in[3] (.names)                                            1.338     4.398
[2123].out[0] (.names)                                           0.261     4.659
n_n2887.in[0] (.names)                                           1.338     5.997
n_n2887.out[0] (.names)                                          0.261     6.258
pksi_189_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_189_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 52
Startpoint: pksi_177_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_73_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_177_.clk[0] (.latch)                                        1.338     1.338
pksi_177_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8561].in[0] (.names)                                            1.338     2.800
[8561].out[0] (.names)                                           0.261     3.061
[1301].in[3] (.names)                                            1.338     4.398
[1301].out[0] (.names)                                           0.261     4.659
n_n2747.in[0] (.names)                                           1.338     5.997
n_n2747.out[0] (.names)                                          0.261     6.258
pksi_73_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_73_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 53
Startpoint: pksi_177_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_177_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_177_.clk[0] (.latch)                                        1.338     1.338
pksi_177_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[7986].in[0] (.names)                                            1.338     2.800
[7986].out[0] (.names)                                           0.261     3.061
[2131].in[3] (.names)                                            1.338     4.398
[2131].out[0] (.names)                                           0.261     4.659
n_n2874.in[0] (.names)                                           1.338     5.997
n_n2874.out[0] (.names)                                          0.261     6.258
pksi_177_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_177_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 54
Startpoint: pksi_9_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_9_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_9_.clk[0] (.latch)                                          1.338     1.338
pksi_9_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7846].in[0] (.names)                                            1.338     2.800
[7846].out[0] (.names)                                           0.261     3.061
[2349].in[3] (.names)                                            1.338     4.398
[2349].out[0] (.names)                                           0.261     4.659
n_n2856.in[0] (.names)                                           1.338     5.997
n_n2856.out[0] (.names)                                          0.261     6.258
pksi_9_.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_9_.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 55
Startpoint: pksi_169_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_75_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_169_.clk[0] (.latch)                                        1.338     1.338
pksi_169_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8381].in[0] (.names)                                            1.338     2.800
[8381].out[0] (.names)                                           0.261     3.061
[1533].in[3] (.names)                                            1.338     4.398
[1533].out[0] (.names)                                           0.261     4.659
n_n2738.in[0] (.names)                                           1.338     5.997
n_n2738.out[0] (.names)                                          0.261     6.258
pksi_75_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_75_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 56
Startpoint: pksi_169_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_169_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_169_.clk[0] (.latch)                                        1.338     1.338
pksi_169_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[7896].in[0] (.names)                                            1.338     2.800
[7896].out[0] (.names)                                           0.261     3.061
[2271].in[3] (.names)                                            1.338     4.398
[2271].out[0] (.names)                                           0.261     4.659
n_n2867.in[0] (.names)                                           1.338     5.997
n_n2867.out[0] (.names)                                          0.261     6.258
pksi_169_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_169_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 57
Startpoint: n_n2737.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2737.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2737.clk[0] (.latch)                                          1.338     1.338
n_n2737.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8331].in[0] (.names)                                            1.338     2.800
[8331].out[0] (.names)                                           0.261     3.061
[1611].in[3] (.names)                                            1.338     4.398
[1611].out[0] (.names)                                           0.261     4.659
n_n2736.in[0] (.names)                                           1.338     5.997
n_n2736.out[0] (.names)                                          0.261     6.258
n_n2737.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2737.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 58
Startpoint: n_n2737.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_185_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2737.clk[0] (.latch)                                          1.338     1.338
n_n2737.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7770].in[0] (.names)                                            1.338     2.800
[7770].out[0] (.names)                                           0.261     3.061
[2469].in[3] (.names)                                            1.338     4.398
[2469].out[0] (.names)                                           0.261     4.659
n_n2866.in[0] (.names)                                           1.338     5.997
n_n2866.out[0] (.names)                                          0.261     6.258
pksi_185_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_185_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 59
Startpoint: n_n2986.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2986.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2986.clk[0] (.latch)                                          1.338     1.338
n_n2986.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8326].in[0] (.names)                                            1.338     2.800
[8326].out[0] (.names)                                           0.261     3.061
[1617].in[3] (.names)                                            1.338     4.398
[1617].out[0] (.names)                                           0.261     4.659
n_n2985.in[0] (.names)                                           1.338     5.997
n_n2985.out[0] (.names)                                          0.261     6.258
n_n2986.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2986.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 60
Startpoint: n_n2986.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_19_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2986.clk[0] (.latch)                                          1.338     1.338
n_n2986.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7806].in[0] (.names)                                            1.338     2.800
[7806].out[0] (.names)                                           0.261     3.061
[2413].in[3] (.names)                                            1.338     4.398
[2413].out[0] (.names)                                           0.261     4.659
n_n2855.in[0] (.names)                                           1.338     5.997
n_n2855.out[0] (.names)                                          0.261     6.258
pksi_19_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_19_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 61
Startpoint: n_n2741.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_188_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2741.clk[0] (.latch)                                          1.338     1.338
n_n2741.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8286].in[0] (.names)                                            1.338     2.800
[8286].out[0] (.names)                                           0.261     3.061
[1679].in[3] (.names)                                            1.338     4.398
[1679].out[0] (.names)                                           0.261     4.659
n_n2869.in[0] (.names)                                           1.338     5.997
n_n2869.out[0] (.names)                                          0.261     6.258
pksi_188_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_188_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 62
Startpoint: n_n2741.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2741.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2741.clk[0] (.latch)                                          1.338     1.338
n_n2741.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8116].in[0] (.names)                                            1.338     2.800
[8116].out[0] (.names)                                           0.261     3.061
[1935].in[3] (.names)                                            1.338     4.398
[1935].out[0] (.names)                                           0.261     4.659
n_n2740.in[0] (.names)                                           1.338     5.997
n_n2740.out[0] (.names)                                          0.261     6.258
n_n2741.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2741.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 63
Startpoint: pksi_6_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_6_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_6_.clk[0] (.latch)                                          1.338     1.338
pksi_6_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8281].in[0] (.names)                                            1.338     2.800
[8281].out[0] (.names)                                           0.261     3.061
[1685].in[3] (.names)                                            1.338     4.398
[1685].out[0] (.names)                                           0.261     4.659
n_n2859.in[0] (.names)                                           1.338     5.997
n_n2859.out[0] (.names)                                          0.261     6.258
pksi_6_.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_6_.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 64
Startpoint: pksi_6_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_98_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_6_.clk[0] (.latch)                                          1.338     1.338
pksi_6_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7971].in[0] (.names)                                            1.338     2.800
[7971].out[0] (.names)                                           0.261     3.061
[2153].in[3] (.names)                                            1.338     4.398
[2153].out[0] (.names)                                           0.261     4.659
n_n2990.in[0] (.names)                                           1.338     5.997
n_n2990.out[0] (.names)                                          0.261     6.258
pksi_98_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_98_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 65
Startpoint: n_n2280.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2280.clk[0] (.latch)                                          1.338     1.338
n_n2280.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8276].in[0] (.names)                                            1.338     2.800
[8276].out[0] (.names)                                           0.261     3.061
[1691].in[3] (.names)                                            1.338     4.398
[1691].out[0] (.names)                                           0.261     4.659
n_n2735.in[0] (.names)                                           1.338     5.997
n_n2735.out[0] (.names)                                          0.261     6.258
n_n2280.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2280.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 66
Startpoint: n_n2280.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2280.clk[0] (.latch)                                          1.338     1.338
n_n2280.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7811].in[0] (.names)                                            1.338     2.800
[7811].out[0] (.names)                                           0.261     3.061
[2405].in[3] (.names)                                            1.338     4.398
[2405].out[0] (.names)                                           0.261     4.659
n_n2864.in[0] (.names)                                           1.338     5.997
n_n2864.out[0] (.names)                                          0.261     6.258
n_n2865.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2865.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 67
Startpoint: pksi_9_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_112_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_9_.clk[0] (.latch)                                          1.338     1.338
pksi_9_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8271].in[0] (.names)                                            1.338     2.800
[8271].out[0] (.names)                                           0.261     3.061
[1697].in[3] (.names)                                            1.338     4.398
[1697].out[0] (.names)                                           0.261     4.659
n_n2987.in[0] (.names)                                           1.338     5.997
n_n2987.out[0] (.names)                                          0.261     6.258
pksi_112_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_112_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 68
Startpoint: pksi_5_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_5_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_5_.clk[0] (.latch)                                          1.338     1.338
pksi_5_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7891].in[0] (.names)                                            1.338     2.800
[7891].out[0] (.names)                                           0.261     3.061
[2279].in[3] (.names)                                            1.338     4.398
[2279].out[0] (.names)                                           0.261     4.659
n_n2857.in[0] (.names)                                           1.338     5.997
n_n2857.out[0] (.names)                                          0.261     6.258
pksi_5_.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_5_.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 69
Startpoint: n_n2379.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2379.clk[0] (.latch)                                          1.338     1.338
n_n2379.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8231].in[0] (.names)                                            1.338     2.800
[8231].out[0] (.names)                                           0.261     3.061
[1759].in[3] (.names)                                            1.338     4.398
[1759].out[0] (.names)                                           0.261     4.659
n_n2870.in[0] (.names)                                           1.338     5.997
n_n2870.out[0] (.names)                                          0.261     6.258
n_n2379.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2379.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 70
Startpoint: n_n2379.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_82_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2379.clk[0] (.latch)                                          1.338     1.338
n_n2379.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8151].in[0] (.names)                                            1.338     2.800
[8151].out[0] (.names)                                           0.261     3.061
[1879].in[3] (.names)                                            1.338     4.398
[1879].out[0] (.names)                                           0.261     4.659
n_n2742.in[0] (.names)                                           1.338     5.997
n_n2742.out[0] (.names)                                          0.261     6.258
pksi_82_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_82_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 71
Startpoint: pksi_15_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_15_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_15_.clk[0] (.latch)                                         1.338     1.338
pksi_15_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8226].in[0] (.names)                                            1.338     2.800
[8226].out[0] (.names)                                           0.261     3.061
[1765].in[3] (.names)                                            1.338     4.398
[1765].out[0] (.names)                                           0.261     4.659
n_n2858.in[0] (.names)                                           1.338     5.997
n_n2858.out[0] (.names)                                          0.261     6.258
pksi_15_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_15_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 72
Startpoint: pksi_15_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_119_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_15_.clk[0] (.latch)                                         1.338     1.338
pksi_15_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8076].in[0] (.names)                                            1.338     2.800
[8076].out[0] (.names)                                           0.261     3.061
[1997].in[3] (.names)                                            1.338     4.398
[1997].out[0] (.names)                                           0.261     4.659
n_n2989.in[0] (.names)                                           1.338     5.997
n_n2989.out[0] (.names)                                          0.261     6.258
pksi_119_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_119_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 73
Startpoint: pksi_173_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_92_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_173_.clk[0] (.latch)                                        1.338     1.338
pksi_173_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8221].in[0] (.names)                                            1.338     2.800
[8221].out[0] (.names)                                           0.261     3.061
[1771].in[3] (.names)                                            1.338     4.398
[1771].out[0] (.names)                                           0.261     4.659
n_n2734.in[0] (.names)                                           1.338     5.997
n_n2734.out[0] (.names)                                          0.261     6.258
pksi_92_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_92_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 74
Startpoint: pksi_173_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_173_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_173_.clk[0] (.latch)                                        1.338     1.338
pksi_173_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8021].in[0] (.names)                                            1.338     2.800
[8021].out[0] (.names)                                           0.261     3.061
[2079].in[3] (.names)                                            1.338     4.398
[2079].out[0] (.names)                                           0.261     4.659
n_n2863.in[0] (.names)                                           1.338     5.997
n_n2863.out[0] (.names)                                          0.261     6.258
pksi_173_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_173_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 75
Startpoint: pksi_179_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_93_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_179_.clk[0] (.latch)                                        1.338     1.338
pksi_179_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8186].in[0] (.names)                                            1.338     2.800
[8186].out[0] (.names)                                           0.261     3.061
[1825].in[3] (.names)                                            1.338     4.398
[1825].out[0] (.names)                                           0.261     4.659
n_n2743.in[0] (.names)                                           1.338     5.997
n_n2743.out[0] (.names)                                          0.261     6.258
pksi_93_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_93_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 76
Startpoint: pksi_179_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_179_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_179_.clk[0] (.latch)                                        1.338     1.338
pksi_179_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8026].in[0] (.names)                                            1.338     2.800
[8026].out[0] (.names)                                           0.261     3.061
[2071].in[3] (.names)                                            1.338     4.398
[2071].out[0] (.names)                                           0.261     4.659
n_n2871.in[0] (.names)                                           1.338     5.997
n_n2871.out[0] (.names)                                          0.261     6.258
pksi_179_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_179_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 77
Startpoint: pksi_176_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_84_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_176_.clk[0] (.latch)                                        1.338     1.338
pksi_176_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8081].in[0] (.names)                                            1.338     2.800
[8081].out[0] (.names)                                           0.261     3.061
[1991].in[3] (.names)                                            1.338     4.398
[1991].out[0] (.names)                                           0.261     4.659
n_n2739.in[0] (.names)                                           1.338     5.997
n_n2739.out[0] (.names)                                          0.261     6.258
pksi_84_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_84_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 78
Startpoint: pksi_176_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_176_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_176_.clk[0] (.latch)                                        1.338     1.338
pksi_176_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[7851].in[0] (.names)                                            1.338     2.800
[7851].out[0] (.names)                                           0.261     3.061
[2341].in[3] (.names)                                            1.338     4.398
[2341].out[0] (.names)                                           0.261     4.659
n_n2868.in[0] (.names)                                           1.338     5.997
n_n2868.out[0] (.names)                                          0.261     6.258
pksi_176_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_176_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 79
Startpoint: pksi_172_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_172_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_172_.clk[0] (.latch)                                        1.338     1.338
pksi_172_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8056].in[0] (.names)                                            1.338     2.800
[8056].out[0] (.names)                                           0.261     3.061
[2029].in[3] (.names)                                            1.338     4.398
[2029].out[0] (.names)                                           0.261     4.659
n_n2872.in[0] (.names)                                           1.338     5.997
n_n2872.out[0] (.names)                                          0.261     6.258
pksi_172_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_172_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 80
Startpoint: pksi_172_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_85_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_172_.clk[0] (.latch)                                        1.338     1.338
pksi_172_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[7931].in[0] (.names)                                            1.338     2.800
[7931].out[0] (.names)                                           0.261     3.061
[2215].in[3] (.names)                                            1.338     4.398
[2215].out[0] (.names)                                           0.261     4.659
n_n2744.in[0] (.names)                                           1.338     5.997
n_n2744.out[0] (.names)                                          0.261     6.258
pksi_85_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_85_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 81
Startpoint: pksi_154_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_53_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_154_.clk[0] (.latch)                                        1.338     1.338
pksi_154_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8456].in[0] (.names)                                            1.338     2.800
[8456].out[0] (.names)                                           0.261     3.061
[1427].in[3] (.names)                                            1.338     4.398
[1427].out[0] (.names)                                           0.261     4.659
n_n2793.in[0] (.names)                                           1.338     5.997
n_n2793.out[0] (.names)                                          0.261     6.258
pksi_53_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_53_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 82
Startpoint: pksi_133_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_34_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_133_.clk[0] (.latch)                                        1.338     1.338
pksi_133_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8486].in[0] (.names)                                            1.338     2.800
[8486].out[0] (.names)                                           0.261     3.061
[1391].in[3] (.names)                                            1.338     4.398
[1391].out[0] (.names)                                           0.261     4.659
n_n2807.in[0] (.names)                                           1.338     5.997
n_n2807.out[0] (.names)                                          0.261     6.258
pksi_34_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_34_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 83
Startpoint: pksi_133_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_133_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_133_.clk[0] (.latch)                                        1.338     1.338
pksi_133_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8361].in[0] (.names)                                            1.338     2.800
[8361].out[0] (.names)                                           0.261     3.061
[1563].in[3] (.names)                                            1.338     4.398
[1563].out[0] (.names)                                           0.261     4.659
n_n2936.in[0] (.names)                                           1.338     5.997
n_n2936.out[0] (.names)                                          0.261     6.258
pksi_133_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_133_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 84
Startpoint: pksi_167_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_63_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_167_.clk[0] (.latch)                                        1.338     1.338
pksi_167_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8481].in[0] (.names)                                            1.338     2.800
[8481].out[0] (.names)                                           0.261     3.061
[1397].in[3] (.names)                                            1.338     4.398
[1397].out[0] (.names)                                           0.261     4.659
n_n2794.in[0] (.names)                                           1.338     5.997
n_n2794.out[0] (.names)                                          0.261     6.258
pksi_63_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_63_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 85
Startpoint: pksi_167_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_167_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_167_.clk[0] (.latch)                                        1.338     1.338
pksi_167_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8356].in[0] (.names)                                            1.338     2.800
[8356].out[0] (.names)                                           0.261     3.061
[1571].in[3] (.names)                                            1.338     4.398
[1571].out[0] (.names)                                           0.261     4.659
n_n2924.in[0] (.names)                                           1.338     5.997
n_n2924.out[0] (.names)                                          0.261     6.258
pksi_167_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_167_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 86
Startpoint: pksi_1_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_1_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_1_.clk[0] (.latch)                                          1.338     1.338
pksi_1_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8476].in[0] (.names)                                            1.338     2.800
[8476].out[0] (.names)                                           0.261     3.061
[1403].in[3] (.names)                                            1.338     4.398
[1403].out[0] (.names)                                           0.261     4.659
n_n2844.in[0] (.names)                                           1.338     5.997
n_n2844.out[0] (.names)                                          0.261     6.258
pksi_1_.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_1_.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 87
Startpoint: pksi_1_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_105_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_1_.clk[0] (.latch)                                          1.338     1.338
pksi_1_.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8266].in[0] (.names)                                            1.338     2.800
[8266].out[0] (.names)                                           0.261     3.061
[1703].in[3] (.names)                                            1.338     4.398
[1703].out[0] (.names)                                           0.261     4.659
n_n2973.in[0] (.names)                                           1.338     5.997
n_n2973.out[0] (.names)                                          0.261     6.258
pksi_105_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_105_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 88
Startpoint: pksi_47_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_47_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_47_.clk[0] (.latch)                                         1.338     1.338
pksi_47_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8471].in[0] (.names)                                            1.338     2.800
[8471].out[0] (.names)                                           0.261     3.061
[1409].in[3] (.names)                                            1.338     4.398
[1409].out[0] (.names)                                           0.261     4.659
n_n2828.in[0] (.names)                                           1.338     5.997
n_n2828.out[0] (.names)                                          0.261     6.258
pksi_47_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_47_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 89
Startpoint: pksi_47_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_126_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_47_.clk[0] (.latch)                                         1.338     1.338
pksi_47_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8146].in[0] (.names)                                            1.338     2.800
[8146].out[0] (.names)                                           0.261     3.061
[1887].in[3] (.names)                                            1.338     4.398
[1887].out[0] (.names)                                           0.261     4.659
n_n2959.in[0] (.names)                                           1.338     5.997
n_n2959.out[0] (.names)                                          0.261     6.258
pksi_126_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_126_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 90
Startpoint: pksi_134_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_26_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_134_.clk[0] (.latch)                                        1.338     1.338
pksi_134_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8466].in[0] (.names)                                            1.338     2.800
[8466].out[0] (.names)                                           0.261     3.061
[1415].in[3] (.names)                                            1.338     4.398
[1415].out[0] (.names)                                           0.261     4.659
n_n2818.in[0] (.names)                                           1.338     5.997
n_n2818.out[0] (.names)                                          0.261     6.258
pksi_26_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_26_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 91
Startpoint: pksi_134_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_134_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_134_.clk[0] (.latch)                                        1.338     1.338
pksi_134_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8141].in[0] (.names)                                            1.338     2.800
[8141].out[0] (.names)                                           0.261     3.061
[1895].in[3] (.names)                                            1.338     4.398
[1895].out[0] (.names)                                           0.261     4.659
n_n2948.in[0] (.names)                                           1.338     5.997
n_n2948.out[0] (.names)                                          0.261     6.258
pksi_134_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_134_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 92
Startpoint: pksi_121_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_27_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_121_.clk[0] (.latch)                                        1.338     1.338
pksi_121_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8461].in[0] (.names)                                            1.338     2.800
[8461].out[0] (.names)                                           0.261     3.061
[1421].in[3] (.names)                                            1.338     4.398
[1421].out[0] (.names)                                           0.261     4.659
n_n2803.in[0] (.names)                                           1.338     5.997
n_n2803.out[0] (.names)                                          0.261     6.258
pksi_27_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_27_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 93
Startpoint: pksi_121_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_121_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_121_.clk[0] (.latch)                                        1.338     1.338
pksi_121_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8136].in[0] (.names)                                            1.338     2.800
[8136].out[0] (.names)                                           0.261     3.061
[1903].in[3] (.names)                                            1.338     4.398
[1903].out[0] (.names)                                           0.261     4.659
n_n2933.in[0] (.names)                                           1.338     5.997
n_n2933.out[0] (.names)                                          0.261     6.258
pksi_121_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_121_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 94
Startpoint: pksi_156_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_66_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_156_.clk[0] (.latch)                                        1.338     1.338
pksi_156_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8621].in[0] (.names)                                            1.338     2.800
[8621].out[0] (.names)                                           0.261     3.061
[1229].in[3] (.names)                                            1.338     4.398
[1229].out[0] (.names)                                           0.261     4.659
n_n2781.in[0] (.names)                                           1.338     5.997
n_n2781.out[0] (.names)                                          0.261     6.258
pksi_66_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_66_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 95
Startpoint: pksi_154_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_154_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_154_.clk[0] (.latch)                                        1.338     1.338
pksi_154_.Q[0] (.latch) [clock-to-output]                        0.124     1.462
[8131].in[0] (.names)                                            1.338     2.800
[8131].out[0] (.names)                                           0.261     3.061
[1911].in[3] (.names)                                            1.338     4.398
[1911].out[0] (.names)                                           0.261     4.659
n_n2923.in[0] (.names)                                           1.338     5.997
n_n2923.out[0] (.names)                                          0.261     6.258
pksi_154_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_154_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 96
Startpoint: n_n2843.Q[0] (.latch clocked by pclk)
Endpoint  : n_n2843.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2843.clk[0] (.latch)                                          1.338     1.338
n_n2843.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[8451].in[0] (.names)                                            1.338     2.800
[8451].out[0] (.names)                                           0.261     3.061
[1433].in[3] (.names)                                            1.338     4.398
[1433].out[0] (.names)                                           0.261     4.659
n_n2842.in[0] (.names)                                           1.338     5.997
n_n2842.out[0] (.names)                                          0.261     6.258
n_n2843.D[0] (.latch)                                            1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2843.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 97
Startpoint: n_n2843.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_114_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n2843.clk[0] (.latch)                                          1.338     1.338
n_n2843.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7921].in[0] (.names)                                            1.338     2.800
[7921].out[0] (.names)                                           0.261     3.061
[2231].in[3] (.names)                                            1.338     4.398
[2231].out[0] (.names)                                           0.261     4.659
n_n2972.in[0] (.names)                                           1.338     5.997
n_n2972.out[0] (.names)                                          0.261     6.258
pksi_114_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_114_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 98
Startpoint: pksi_28_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_28_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_28_.clk[0] (.latch)                                         1.338     1.338
pksi_28_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8446].in[0] (.names)                                            1.338     2.800
[8446].out[0] (.names)                                           0.261     3.061
[1439].in[3] (.names)                                            1.338     4.398
[1439].out[0] (.names)                                           0.261     4.659
n_n2829.in[0] (.names)                                           1.338     5.997
n_n2829.out[0] (.names)                                          0.261     6.258
pksi_28_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_28_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 99
Startpoint: pksi_28_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_142_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_28_.clk[0] (.latch)                                         1.338     1.338
pksi_28_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8111].in[0] (.names)                                            1.338     2.800
[8111].out[0] (.names)                                           0.261     3.061
[1943].in[3] (.names)                                            1.338     4.398
[1943].out[0] (.names)                                           0.261     4.659
n_n2960.in[0] (.names)                                           1.338     5.997
n_n2960.out[0] (.names)                                          0.261     6.258
pksi_142_.D[0] (.latch)                                          1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_142_.clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#Path 100
Startpoint: pksi_38_.Q[0] (.latch clocked by pclk)
Endpoint  : pksi_38_.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_38_.clk[0] (.latch)                                         1.338     1.338
pksi_38_.Q[0] (.latch) [clock-to-output]                         0.124     1.462
[8441].in[0] (.names)                                            1.338     2.800
[8441].out[0] (.names)                                           0.261     3.061
[1445].in[3] (.names)                                            1.338     4.398
[1445].out[0] (.names)                                           0.261     4.659
n_n2817.in[0] (.names)                                           1.338     5.997
n_n2817.out[0] (.names)                                          0.261     6.258
pksi_38_.D[0] (.latch)                                           1.338     7.596
data arrival time                                                          7.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pksi_38_.clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.324


#End of timing report
