{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463399812945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463399812945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 06:56:52 2016 " "Processing started: Mon May 16 06:56:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463399812945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463399812945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Micro_and_Memories -c Micro_and_Memories " "Command: quartus_map --read_settings_files=on --write_settings_files=off Micro_and_Memories -c Micro_and_Memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463399812945 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463399814826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/micro_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/micro_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Micro_ARM-BEHAVIOURAL " "Found design unit 1: Micro_ARM-BEHAVIOURAL" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Micro_ARM " "Found entity 1: Micro_ARM" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/unidad de control/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/unidad de control/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de programa/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de programa/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_BLOCK-Behavioral " "Found design unit 1: ROM_BLOCK-Behavioral" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816106 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_BLOCK " "Found entity 1: ROM_BLOCK" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de datos/ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/memoria de datos/ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_BLOCK-RTL " "Found design unit 1: RAM_BLOCK-RTL" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816106 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_BLOCK " "Found entity 1: RAM_BLOCK" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/banco de registros/registersbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/banco de registros/registersbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registersBank-RTL " "Found design unit 1: registersBank-RTL" {  } { { "../Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816116 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "../Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/xor/xoroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/xor/xoroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORoperation-RTL " "Found design unit 1: XORoperation-RTL" {  } { { "../ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816126 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORoperation " "Found entity 1: XORoperation" {  } { { "../ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_carrylookahead/sumador_carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_carrylookahead/sumador_carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_CarryLookahead-RTL " "Found design unit 1: Sumador_CarryLookahead-RTL" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816146 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_CarryLookahead " "Found entity 1: Sumador_CarryLookahead" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_32b/sumador_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_32b/sumador_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_32b-RTL " "Found design unit 1: Sumador_32b-RTL" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816146 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_32b " "Found entity 1: Sumador_32b" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/ror/rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/ror/rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rotate-rtl " "Found design unit 1: Rotate-rtl" {  } { { "../ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816156 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotate " "Found entity 1: Rotate" {  } { { "../ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/rev/rev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/rev/rev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REV-rtl " "Found design unit 1: REV-rtl" {  } { { "../ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816166 ""} { "Info" "ISGN_ENTITY_NAME" "1 REV " "Found entity 1: REV" {  } { { "../ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/or/oroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/or/oroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORoperation-RTL " "Found design unit 1: ORoperation-RTL" {  } { { "../ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORoperation " "Found entity 1: ORoperation" {  } { { "../ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/multiplicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/multiplicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicacion-RTL " "Found design unit 1: Multiplicacion-RTL" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/iter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/iter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Iter-RTL " "Found design unit 1: Iter-RTL" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Iter " "Found entity 1: Iter" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/gen_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/multiplicacion/gen_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen_Vectores-RTL " "Found design unit 1: Gen_Vectores-RTL" {  } { { "../ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen_Vectores " "Found entity 1: Gen_Vectores" {  } { { "../ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsr/lsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsr/lsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSR-rtl " "Found design unit 1: LSR-rtl" {  } { { "../ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816276 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "../ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsl/lsl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/lsl/lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSL-rtl " "Found design unit 1: LSL-rtl" {  } { { "../ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816286 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "../ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/extension/extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/extension/extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extension-rtl " "Found design unit 1: extension-rtl" {  } { { "../ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extension " "Found entity 1: Extension" {  } { { "../ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/bitclear/bitclear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/bitclear/bitclear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitClear-RTL " "Found design unit 1: BitClear-RTL" {  } { { "../ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816306 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitClear " "Found entity 1: BitClear" {  } { { "../ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/asr/asr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/asr/asr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASR-rtl " "Found design unit 1: ASR-rtl" {  } { { "../ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "../ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/and/andoperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/and/andoperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDoperation-RTL " "Found design unit 1: ANDoperation-RTL" {  } { { "../ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816336 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation " "Found entity 1: ANDoperation" {  } { { "../ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816336 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_and_memories.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro_and_memories.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Micro_and_Memories-RTL " "Found design unit 1: Micro_and_Memories-RTL" {  } { { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Micro_and_Memories " "Found entity 1: Micro_and_Memories" {  } { { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/ztemp/ztemp_bidir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/ztemp/ztemp_bidir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZTEMP_BIDIR-Behavioral " "Found design unit 1: ZTEMP_BIDIR-Behavioral" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816356 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZTEMP_BIDIR " "Found entity 1: ZTEMP_BIDIR" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399816356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399816356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Micro_and_Memories " "Elaborating entity \"Micro_and_Memories\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463399816626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_BLOCK RAM_BLOCK:elemento_RAM " "Elaborating entity \"RAM_BLOCK\" for hierarchy \"RAM_BLOCK:elemento_RAM\"" {  } { { "Micro_and_Memories.vhd" "elemento_RAM" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_BLOCK ROM_BLOCK:elemento_ROM " "Elaborating entity \"ROM_BLOCK\" for hierarchy \"ROM_BLOCK:elemento_ROM\"" {  } { { "Micro_and_Memories.vhd" "elemento_ROM" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Micro_ARM Micro_ARM:elemento_micro " "Elaborating entity \"Micro_ARM\" for hierarchy \"Micro_ARM:elemento_micro\"" {  } { { "Micro_and_Memories.vhd" "elemento_micro" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816736 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[0\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[0\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[1\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[1\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[2\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[2\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[3\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[3\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[4\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[4\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[5\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[5\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[6\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[6\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816756 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[7\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[7\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816766 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[8\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[8\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816766 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[9\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[9\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816766 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[10\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[10\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816766 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[11\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[11\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816766 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[12\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[12\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816766 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[13\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[13\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[14\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[14\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[15\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[15\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[16\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[16\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[17\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[17\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[18\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[18\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[19\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[19\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[20\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[20\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816767 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[21\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[21\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[22\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[22\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[23\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[23\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[24\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[24\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[25\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[25\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[26\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[26\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[27\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[27\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816768 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[28\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[28\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[29\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[29\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[30\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[30\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTEMP_2\[31\] Micro_ARM.vhd(149) " "Inferred latch for \"ZTEMP_2\[31\]\" at Micro_ARM.vhd(149)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[0\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[0\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[1\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[1\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[2\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[2\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[3\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[3\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816769 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[4\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[4\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[5\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[5\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[6\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[6\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[7\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[7\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[8\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[8\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[9\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[9\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[10\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[10\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[11\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[11\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816770 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[12\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[12\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[13\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[13\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[14\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[14\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[15\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[15\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[16\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[16\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[17\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[17\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[18\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[18\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[19\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[19\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[20\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[20\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816771 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[21\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[21\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[22\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[22\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[23\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[23\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[24\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[24\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[25\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[25\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[26\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[26\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[27\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[27\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[28\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[28\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[29\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[29\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[30\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[30\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AR\[31\] Micro_ARM.vhd(142) " "Inferred latch for \"AR\[31\]\" at Micro_ARM.vhd(142)" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816772 "|Micro_and_Memories|Micro_ARM:elemento_micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Micro_ARM:elemento_micro\|ALU:elemento_ALU " "Elaborating entity \"ALU\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\"" {  } { { "../Micro_ARM.vhd" "elemento_ALU" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816776 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANDout ALU.vhd(176) " "VHDL Process Statement warning at ALU.vhd(176): signal \"ANDout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(178) " "VHDL Process Statement warning at ALU.vhd(178): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORout ALU.vhd(180) " "VHDL Process Statement warning at ALU.vhd(180): signal \"ORout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(181) " "VHDL Process Statement warning at ALU.vhd(181): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(182) " "VHDL Process Statement warning at ALU.vhd(182): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XORout ALU.vhd(184) " "VHDL Process Statement warning at ALU.vhd(184): signal \"XORout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(185) " "VHDL Process Statement warning at ALU.vhd(185): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(186) " "VHDL Process Statement warning at ALU.vhd(186): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCout ALU.vhd(188) " "VHDL Process Statement warning at ALU.vhd(188): signal \"BCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(190) " "VHDL Process Statement warning at ALU.vhd(190): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(192) " "VHDL Process Statement warning at ALU.vhd(192): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumCout ALU.vhd(193) " "VHDL Process Statement warning at ALU.vhd(193): signal \"SumCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(194) " "VHDL Process Statement warning at ALU.vhd(194): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(194) " "VHDL Process Statement warning at ALU.vhd(194): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(194) " "VHDL Process Statement warning at ALU.vhd(194): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumCout ALU.vhd(201) " "VHDL Process Statement warning at ALU.vhd(201): signal \"SumCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(203) " "VHDL Process Statement warning at ALU.vhd(203): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(203) " "VHDL Process Statement warning at ALU.vhd(203): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(203) " "VHDL Process Statement warning at ALU.vhd(203): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLout ALU.vhd(209) " "VHDL Process Statement warning at ALU.vhd(209): signal \"LSLout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLCout ALU.vhd(210) " "VHDL Process Statement warning at ALU.vhd(210): signal \"LSLCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(211) " "VHDL Process Statement warning at ALU.vhd(211): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSRout ALU.vhd(213) " "VHDL Process Statement warning at ALU.vhd(213): signal \"LSRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSRCout ALU.vhd(214) " "VHDL Process Statement warning at ALU.vhd(214): signal \"LSRCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(215) " "VHDL Process Statement warning at ALU.vhd(215): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(218) " "VHDL Process Statement warning at ALU.vhd(218): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(219) " "VHDL Process Statement warning at ALU.vhd(219): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(220) " "VHDL Process Statement warning at ALU.vhd(220): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(222) " "VHDL Process Statement warning at ALU.vhd(222): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(223) " "VHDL Process Statement warning at ALU.vhd(223): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(224) " "VHDL Process Statement warning at ALU.vhd(224): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASRout ALU.vhd(226) " "VHDL Process Statement warning at ALU.vhd(226): signal \"ASRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASRCout ALU.vhd(227) " "VHDL Process Statement warning at ALU.vhd(227): signal \"ASRCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(228) " "VHDL Process Statement warning at ALU.vhd(228): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816776 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rotateout ALU.vhd(230) " "VHDL Process Statement warning at ALU.vhd(230): signal \"Rotateout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RotateCout ALU.vhd(231) " "VHDL Process Statement warning at ALU.vhd(231): signal \"RotateCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(232) " "VHDL Process Statement warning at ALU.vhd(232): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MULout ALU.vhd(234) " "VHDL Process Statement warning at ALU.vhd(234): signal \"MULout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(235) " "VHDL Process Statement warning at ALU.vhd(235): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(236) " "VHDL Process Statement warning at ALU.vhd(236): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(238) " "VHDL Process Statement warning at ALU.vhd(238): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(239) " "VHDL Process Statement warning at ALU.vhd(239): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(240) " "VHDL Process Statement warning at ALU.vhd(240): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(242) " "VHDL Process Statement warning at ALU.vhd(242): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(243) " "VHDL Process Statement warning at ALU.vhd(243): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(244) " "VHDL Process Statement warning at ALU.vhd(244): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(246) " "VHDL Process Statement warning at ALU.vhd(246): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(247) " "VHDL Process Statement warning at ALU.vhd(247): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(248) " "VHDL Process Statement warning at ALU.vhd(248): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(250) " "VHDL Process Statement warning at ALU.vhd(250): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(259) " "VHDL Process Statement warning at ALU.vhd(259): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAGS ALU.vhd(261) " "VHDL Process Statement warning at ALU.vhd(261): signal \"FLAGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(262) " "VHDL Process Statement warning at ALU.vhd(262): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(268) " "VHDL Process Statement warning at ALU.vhd(268): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carrytemp ALU.vhd(274) " "VHDL Process Statement warning at ALU.vhd(274): signal \"Carrytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflowtemp ALU.vhd(275) " "VHDL Process Statement warning at ALU.vhd(275): signal \"Overflowtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(277) " "VHDL Process Statement warning at ALU.vhd(277): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carrytemp ALU.vhd(174) " "VHDL Process Statement warning at ALU.vhd(174): inferring latch(es) for signal or variable \"Carrytemp\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflowtemp ALU.vhd(174) " "VHDL Process Statement warning at ALU.vhd(174): inferring latch(es) for signal or variable \"Overflowtemp\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflowtemp ALU.vhd(174) " "Inferred latch for \"Overflowtemp\" at ALU.vhd(174)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carrytemp ALU.vhd(174) " "Inferred latch for \"Carrytemp\" at ALU.vhd(174)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399816786 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDoperation Micro_ARM:elemento_micro\|ALU:elemento_ALU\|ANDoperation:elemento_1 " "Elaborating entity \"ANDoperation\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|ANDoperation:elemento_1\"" {  } { { "../ALU/ALU.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORoperation Micro_ARM:elemento_micro\|ALU:elemento_ALU\|ORoperation:elemento_2 " "Elaborating entity \"ORoperation\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|ORoperation:elemento_2\"" {  } { { "../ALU/ALU.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORoperation Micro_ARM:elemento_micro\|ALU:elemento_ALU\|XORoperation:elemento_3 " "Elaborating entity \"XORoperation\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|XORoperation:elemento_3\"" {  } { { "../ALU/ALU.vhd" "elemento_3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitClear Micro_ARM:elemento_micro\|ALU:elemento_ALU\|BitClear:elemento_4 " "Elaborating entity \"BitClear\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|BitClear:elemento_4\"" {  } { { "../ALU/ALU.vhd" "elemento_4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_32b Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Sumador_32b:elemento_5 " "Elaborating entity \"Sumador_32b\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Sumador_32b:elemento_5\"" {  } { { "../ALU/ALU.vhd" "elemento_5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_CarryLookahead Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1 " "Elaborating entity \"Sumador_CarryLookahead\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1\"" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 Sumador_CarryLookahead.vhd(41) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(41): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 Sumador_CarryLookahead.vhd(42) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(42): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 Sumador_CarryLookahead.vhd(43) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(43): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816846 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL Micro_ARM:elemento_micro\|ALU:elemento_ALU\|LSL:elemento_6 " "Elaborating entity \"LSL\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|LSL:elemento_6\"" {  } { { "../ALU/ALU.vhd" "elemento_6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR Micro_ARM:elemento_micro\|ALU:elemento_ALU\|LSR:elemento_7 " "Elaborating entity \"LSR\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|LSR:elemento_7\"" {  } { { "../ALU/ALU.vhd" "elemento_7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR Micro_ARM:elemento_micro\|ALU:elemento_ALU\|ASR:elemento_8 " "Elaborating entity \"ASR\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|ASR:elemento_8\"" {  } { { "../ALU/ALU.vhd" "elemento_8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotate Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Rotate:elemento_9 " "Elaborating entity \"Rotate\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Rotate:elemento_9\"" {  } { { "../ALU/ALU.vhd" "elemento_9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extension Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Extension:elemento_10 " "Elaborating entity \"Extension\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Extension:elemento_10\"" {  } { { "../ALU/ALU.vhd" "elemento_10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REV Micro_ARM:elemento_micro\|ALU:elemento_ALU\|REV:elemento_11 " "Elaborating entity \"REV\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|REV:elemento_11\"" {  } { { "../ALU/ALU.vhd" "elemento_11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Multiplicacion:elemento_12 " "Elaborating entity \"Multiplicacion\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Multiplicacion:elemento_12\"" {  } { { "../ALU/ALU.vhd" "elemento_12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Av17 Multiplicacion.vhd(60) " "Verilog HDL or VHDL warning at Multiplicacion.vhd(60): object \"Av17\" assigned a value but never read" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463399816956 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sv17 Multiplicacion.vhd(60) " "Verilog HDL or VHDL warning at Multiplicacion.vhd(60): object \"Sv17\" assigned a value but never read" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463399816956 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Vectores Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Multiplicacion:elemento_12\|Gen_Vectores:elemento_1 " "Elaborating entity \"Gen_Vectores\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Multiplicacion:elemento_12\|Gen_Vectores:elemento_1\"" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Iter Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2 " "Elaborating entity \"Iter\" for hierarchy \"Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\"" {  } { { "../ALU/multiplicacion/Multiplicacion.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399816976 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(43) " "VHDL Process Statement warning at ITER.vhd(43): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816976 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(44) " "VHDL Process Statement warning at ITER.vhd(44): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816976 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(45) " "VHDL Process Statement warning at ITER.vhd(45): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816976 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(46) " "VHDL Process Statement warning at ITER.vhd(46): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816976 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(47) " "VHDL Process Statement warning at ITER.vhd(47): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816976 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(48) " "VHDL Process Statement warning at ITER.vhd(48): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399816976 "|Micro_and_Memories|Micro_ARM:elemento_micro|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\"" {  } { { "../Micro_ARM.vhd" "elemento_RegistersBank" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399817036 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero RegistersBank.vhd(37) " "VHDL Signal Declaration warning at RegistersBank.vhd(37): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "../Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1463399817086 "|Micro_and_Memories|Micro_ARM:elemento_micro|RegistersBank:elemento_RegistersBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Micro_ARM:elemento_micro\|ControlUnit:elemento_UC " "Elaborating entity \"ControlUnit\" for hierarchy \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\"" {  } { { "../Micro_ARM.vhd" "elemento_UC" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399817116 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BLX1 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"BLX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BLX2 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"BLX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(824) " "VHDL Process Statement warning at ControlUnit.vhd(824): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(824) " "VHDL Process Statement warning at ControlUnit.vhd(824): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(824) " "VHDL Process Statement warning at ControlUnit.vhd(824): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(824) " "VHDL Process Statement warning at ControlUnit.vhd(824): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(824) " "VHDL Process Statement warning at ControlUnit.vhd(824): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(842) " "VHDL Process Statement warning at ControlUnit.vhd(842): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(842) " "VHDL Process Statement warning at ControlUnit.vhd(842): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(842) " "VHDL Process Statement warning at ControlUnit.vhd(842): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(842) " "VHDL Process Statement warning at ControlUnit.vhd(842): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(842) " "VHDL Process Statement warning at ControlUnit.vhd(842): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(859) " "VHDL Process Statement warning at ControlUnit.vhd(859): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(859) " "VHDL Process Statement warning at ControlUnit.vhd(859): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(859) " "VHDL Process Statement warning at ControlUnit.vhd(859): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(859) " "VHDL Process Statement warning at ControlUnit.vhd(859): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(859) " "VHDL Process Statement warning at ControlUnit.vhd(859): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(876) " "VHDL Process Statement warning at ControlUnit.vhd(876): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(876) " "VHDL Process Statement warning at ControlUnit.vhd(876): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(876) " "VHDL Process Statement warning at ControlUnit.vhd(876): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(876) " "VHDL Process Statement warning at ControlUnit.vhd(876): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD2 ControlUnit.vhd(876) " "VHDL Process Statement warning at ControlUnit.vhd(876): signal \"LOAD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(902) " "VHDL Process Statement warning at ControlUnit.vhd(902): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(902) " "VHDL Process Statement warning at ControlUnit.vhd(902): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(902) " "VHDL Process Statement warning at ControlUnit.vhd(902): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(902) " "VHDL Process Statement warning at ControlUnit.vhd(902): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD2 ControlUnit.vhd(902) " "VHDL Process Statement warning at ControlUnit.vhd(902): signal \"LOAD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(919) " "VHDL Process Statement warning at ControlUnit.vhd(919): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(919) " "VHDL Process Statement warning at ControlUnit.vhd(919): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(919) " "VHDL Process Statement warning at ControlUnit.vhd(919): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(919) " "VHDL Process Statement warning at ControlUnit.vhd(919): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD2 ControlUnit.vhd(919) " "VHDL Process Statement warning at ControlUnit.vhd(919): signal \"LOAD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(936) " "VHDL Process Statement warning at ControlUnit.vhd(936): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(936) " "VHDL Process Statement warning at ControlUnit.vhd(936): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(936) " "VHDL Process Statement warning at ControlUnit.vhd(936): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(936) " "VHDL Process Statement warning at ControlUnit.vhd(936): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD2 ControlUnit.vhd(936) " "VHDL Process Statement warning at ControlUnit.vhd(936): signal \"LOAD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(961) " "VHDL Process Statement warning at ControlUnit.vhd(961): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(961) " "VHDL Process Statement warning at ControlUnit.vhd(961): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(961) " "VHDL Process Statement warning at ControlUnit.vhd(961): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(961) " "VHDL Process Statement warning at ControlUnit.vhd(961): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(961) " "VHDL Process Statement warning at ControlUnit.vhd(961): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(990) " "VHDL Process Statement warning at ControlUnit.vhd(990): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(990) " "VHDL Process Statement warning at ControlUnit.vhd(990): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(990) " "VHDL Process Statement warning at ControlUnit.vhd(990): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(990) " "VHDL Process Statement warning at ControlUnit.vhd(990): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(990) " "VHDL Process Statement warning at ControlUnit.vhd(990): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1009) " "VHDL Process Statement warning at ControlUnit.vhd(1009): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1009 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1009) " "VHDL Process Statement warning at ControlUnit.vhd(1009): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1009 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1009) " "VHDL Process Statement warning at ControlUnit.vhd(1009): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1009 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(1009) " "VHDL Process Statement warning at ControlUnit.vhd(1009): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1009 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD2 ControlUnit.vhd(1009) " "VHDL Process Statement warning at ControlUnit.vhd(1009): signal \"LOAD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1009 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1036) " "VHDL Process Statement warning at ControlUnit.vhd(1036): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1036) " "VHDL Process Statement warning at ControlUnit.vhd(1036): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1036) " "VHDL Process Statement warning at ControlUnit.vhd(1036): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(1036) " "VHDL Process Statement warning at ControlUnit.vhd(1036): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(1036) " "VHDL Process Statement warning at ControlUnit.vhd(1036): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1055) " "VHDL Process Statement warning at ControlUnit.vhd(1055): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1055) " "VHDL Process Statement warning at ControlUnit.vhd(1055): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1055) " "VHDL Process Statement warning at ControlUnit.vhd(1055): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(1055) " "VHDL Process Statement warning at ControlUnit.vhd(1055): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD2 ControlUnit.vhd(1055) " "VHDL Process Statement warning at ControlUnit.vhd(1055): signal \"LOAD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1074) " "VHDL Process Statement warning at ControlUnit.vhd(1074): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1074) " "VHDL Process Statement warning at ControlUnit.vhd(1074): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1074) " "VHDL Process Statement warning at ControlUnit.vhd(1074): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(1074) " "VHDL Process Statement warning at ControlUnit.vhd(1074): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR2 ControlUnit.vhd(1074) " "VHDL Process Statement warning at ControlUnit.vhd(1074): signal \"STR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH1 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"PUSH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH2 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"PUSH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH6 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"PUSH6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH7 ControlUnit.vhd(1203) " "VHDL Process Statement warning at ControlUnit.vhd(1203): signal \"PUSH7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH11 ControlUnit.vhd(1204) " "VHDL Process Statement warning at ControlUnit.vhd(1204): signal \"PUSH11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH12 ControlUnit.vhd(1204) " "VHDL Process Statement warning at ControlUnit.vhd(1204): signal \"PUSH12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH16 ControlUnit.vhd(1204) " "VHDL Process Statement warning at ControlUnit.vhd(1204): signal \"PUSH16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH17 ControlUnit.vhd(1204) " "VHDL Process Statement warning at ControlUnit.vhd(1204): signal \"PUSH17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH21 ControlUnit.vhd(1204) " "VHDL Process Statement warning at ControlUnit.vhd(1204): signal \"PUSH21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH22 ControlUnit.vhd(1204) " "VHDL Process Statement warning at ControlUnit.vhd(1204): signal \"PUSH22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH26 ControlUnit.vhd(1205) " "VHDL Process Statement warning at ControlUnit.vhd(1205): signal \"PUSH26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH27 ControlUnit.vhd(1205) " "VHDL Process Statement warning at ControlUnit.vhd(1205): signal \"PUSH27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH31 ControlUnit.vhd(1205) " "VHDL Process Statement warning at ControlUnit.vhd(1205): signal \"PUSH31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH32 ControlUnit.vhd(1205) " "VHDL Process Statement warning at ControlUnit.vhd(1205): signal \"PUSH32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817206 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH36 ControlUnit.vhd(1205) " "VHDL Process Statement warning at ControlUnit.vhd(1205): signal \"PUSH36\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH37 ControlUnit.vhd(1205) " "VHDL Process Statement warning at ControlUnit.vhd(1205): signal \"PUSH37\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH41 ControlUnit.vhd(1206) " "VHDL Process Statement warning at ControlUnit.vhd(1206): signal \"PUSH41\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH42 ControlUnit.vhd(1206) " "VHDL Process Statement warning at ControlUnit.vhd(1206): signal \"PUSH42\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH3 ControlUnit.vhd(1211) " "VHDL Process Statement warning at ControlUnit.vhd(1211): signal \"PUSH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH4 ControlUnit.vhd(1211) " "VHDL Process Statement warning at ControlUnit.vhd(1211): signal \"PUSH4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH5 ControlUnit.vhd(1211) " "VHDL Process Statement warning at ControlUnit.vhd(1211): signal \"PUSH5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH8 ControlUnit.vhd(1216) " "VHDL Process Statement warning at ControlUnit.vhd(1216): signal \"PUSH8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH9 ControlUnit.vhd(1216) " "VHDL Process Statement warning at ControlUnit.vhd(1216): signal \"PUSH9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH10 ControlUnit.vhd(1216) " "VHDL Process Statement warning at ControlUnit.vhd(1216): signal \"PUSH10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH13 ControlUnit.vhd(1221) " "VHDL Process Statement warning at ControlUnit.vhd(1221): signal \"PUSH13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH14 ControlUnit.vhd(1221) " "VHDL Process Statement warning at ControlUnit.vhd(1221): signal \"PUSH14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH15 ControlUnit.vhd(1221) " "VHDL Process Statement warning at ControlUnit.vhd(1221): signal \"PUSH15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH18 ControlUnit.vhd(1226) " "VHDL Process Statement warning at ControlUnit.vhd(1226): signal \"PUSH18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH19 ControlUnit.vhd(1226) " "VHDL Process Statement warning at ControlUnit.vhd(1226): signal \"PUSH19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH20 ControlUnit.vhd(1226) " "VHDL Process Statement warning at ControlUnit.vhd(1226): signal \"PUSH20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH23 ControlUnit.vhd(1231) " "VHDL Process Statement warning at ControlUnit.vhd(1231): signal \"PUSH23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH24 ControlUnit.vhd(1231) " "VHDL Process Statement warning at ControlUnit.vhd(1231): signal \"PUSH24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH25 ControlUnit.vhd(1231) " "VHDL Process Statement warning at ControlUnit.vhd(1231): signal \"PUSH25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH28 ControlUnit.vhd(1236) " "VHDL Process Statement warning at ControlUnit.vhd(1236): signal \"PUSH28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH29 ControlUnit.vhd(1236) " "VHDL Process Statement warning at ControlUnit.vhd(1236): signal \"PUSH29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH30 ControlUnit.vhd(1236) " "VHDL Process Statement warning at ControlUnit.vhd(1236): signal \"PUSH30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH33 ControlUnit.vhd(1241) " "VHDL Process Statement warning at ControlUnit.vhd(1241): signal \"PUSH33\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH34 ControlUnit.vhd(1241) " "VHDL Process Statement warning at ControlUnit.vhd(1241): signal \"PUSH34\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH35 ControlUnit.vhd(1241) " "VHDL Process Statement warning at ControlUnit.vhd(1241): signal \"PUSH35\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH38 ControlUnit.vhd(1246) " "VHDL Process Statement warning at ControlUnit.vhd(1246): signal \"PUSH38\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH39 ControlUnit.vhd(1246) " "VHDL Process Statement warning at ControlUnit.vhd(1246): signal \"PUSH39\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH40 ControlUnit.vhd(1246) " "VHDL Process Statement warning at ControlUnit.vhd(1246): signal \"PUSH40\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH43 ControlUnit.vhd(1251) " "VHDL Process Statement warning at ControlUnit.vhd(1251): signal \"PUSH43\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH44 ControlUnit.vhd(1251) " "VHDL Process Statement warning at ControlUnit.vhd(1251): signal \"PUSH44\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PUSH45 ControlUnit.vhd(1251) " "VHDL Process Statement warning at ControlUnit.vhd(1251): signal \"PUSH45\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1297) " "VHDL Process Statement warning at ControlUnit.vhd(1297): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1297) " "VHDL Process Statement warning at ControlUnit.vhd(1297): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1297) " "VHDL Process Statement warning at ControlUnit.vhd(1297): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP1 ControlUnit.vhd(1297) " "VHDL Process Statement warning at ControlUnit.vhd(1297): signal \"POP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP2 ControlUnit.vhd(1297) " "VHDL Process Statement warning at ControlUnit.vhd(1297): signal \"POP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP3 ControlUnit.vhd(1303) " "VHDL Process Statement warning at ControlUnit.vhd(1303): signal \"POP3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP4 ControlUnit.vhd(1303) " "VHDL Process Statement warning at ControlUnit.vhd(1303): signal \"POP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP7 ControlUnit.vhd(1303) " "VHDL Process Statement warning at ControlUnit.vhd(1303): signal \"POP7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP8 ControlUnit.vhd(1303) " "VHDL Process Statement warning at ControlUnit.vhd(1303): signal \"POP8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP11 ControlUnit.vhd(1303) " "VHDL Process Statement warning at ControlUnit.vhd(1303): signal \"POP11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP12 ControlUnit.vhd(1303) " "VHDL Process Statement warning at ControlUnit.vhd(1303): signal \"POP12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP15 ControlUnit.vhd(1304) " "VHDL Process Statement warning at ControlUnit.vhd(1304): signal \"POP15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP16 ControlUnit.vhd(1304) " "VHDL Process Statement warning at ControlUnit.vhd(1304): signal \"POP16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP19 ControlUnit.vhd(1304) " "VHDL Process Statement warning at ControlUnit.vhd(1304): signal \"POP19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP20 ControlUnit.vhd(1304) " "VHDL Process Statement warning at ControlUnit.vhd(1304): signal \"POP20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP23 ControlUnit.vhd(1304) " "VHDL Process Statement warning at ControlUnit.vhd(1304): signal \"POP23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP24 ControlUnit.vhd(1304) " "VHDL Process Statement warning at ControlUnit.vhd(1304): signal \"POP24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP27 ControlUnit.vhd(1305) " "VHDL Process Statement warning at ControlUnit.vhd(1305): signal \"POP27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP28 ControlUnit.vhd(1305) " "VHDL Process Statement warning at ControlUnit.vhd(1305): signal \"POP28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP31 ControlUnit.vhd(1305) " "VHDL Process Statement warning at ControlUnit.vhd(1305): signal \"POP31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP32 ControlUnit.vhd(1305) " "VHDL Process Statement warning at ControlUnit.vhd(1305): signal \"POP32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP35 ControlUnit.vhd(1305) " "VHDL Process Statement warning at ControlUnit.vhd(1305): signal \"POP35\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP36 ControlUnit.vhd(1305) " "VHDL Process Statement warning at ControlUnit.vhd(1305): signal \"POP36\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP5 ControlUnit.vhd(1310) " "VHDL Process Statement warning at ControlUnit.vhd(1310): signal \"POP5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP6 ControlUnit.vhd(1310) " "VHDL Process Statement warning at ControlUnit.vhd(1310): signal \"POP6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP9 ControlUnit.vhd(1315) " "VHDL Process Statement warning at ControlUnit.vhd(1315): signal \"POP9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP10 ControlUnit.vhd(1315) " "VHDL Process Statement warning at ControlUnit.vhd(1315): signal \"POP10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP13 ControlUnit.vhd(1320) " "VHDL Process Statement warning at ControlUnit.vhd(1320): signal \"POP13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP14 ControlUnit.vhd(1320) " "VHDL Process Statement warning at ControlUnit.vhd(1320): signal \"POP14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP17 ControlUnit.vhd(1325) " "VHDL Process Statement warning at ControlUnit.vhd(1325): signal \"POP17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP18 ControlUnit.vhd(1325) " "VHDL Process Statement warning at ControlUnit.vhd(1325): signal \"POP18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP21 ControlUnit.vhd(1330) " "VHDL Process Statement warning at ControlUnit.vhd(1330): signal \"POP21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP22 ControlUnit.vhd(1330) " "VHDL Process Statement warning at ControlUnit.vhd(1330): signal \"POP22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP25 ControlUnit.vhd(1335) " "VHDL Process Statement warning at ControlUnit.vhd(1335): signal \"POP25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP26 ControlUnit.vhd(1335) " "VHDL Process Statement warning at ControlUnit.vhd(1335): signal \"POP26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP29 ControlUnit.vhd(1340) " "VHDL Process Statement warning at ControlUnit.vhd(1340): signal \"POP29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP30 ControlUnit.vhd(1340) " "VHDL Process Statement warning at ControlUnit.vhd(1340): signal \"POP30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP33 ControlUnit.vhd(1345) " "VHDL Process Statement warning at ControlUnit.vhd(1345): signal \"POP33\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP34 ControlUnit.vhd(1345) " "VHDL Process Statement warning at ControlUnit.vhd(1345): signal \"POP34\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP37 ControlUnit.vhd(1350) " "VHDL Process Statement warning at ControlUnit.vhd(1350): signal \"POP37\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POP38 ControlUnit.vhd(1350) " "VHDL Process Statement warning at ControlUnit.vhd(1350): signal \"POP38\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(1429) " "VHDL Process Statement warning at ControlUnit.vhd(1429): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(1429) " "VHDL Process Statement warning at ControlUnit.vhd(1429): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(1429) " "VHDL Process Statement warning at ControlUnit.vhd(1429): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BL1 ControlUnit.vhd(1429) " "VHDL Process Statement warning at ControlUnit.vhd(1429): signal \"BL1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BL2 ControlUnit.vhd(1429) " "VHDL Process Statement warning at ControlUnit.vhd(1429): signal \"BL2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR2 ControlUnit.vhd(1435) " "VHDL Process Statement warning at ControlUnit.vhd(1435): signal \"IR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 1435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"SEL\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"MUX_SEL\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RmAdd ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"RmAdd\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RnAdd ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"RnAdd\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdAdd ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"RdAdd\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAGS ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"FLAGS\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarryEn ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"CarryEn\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BIFURCATION ControlUnit.vhd(450) " "VHDL Process Statement warning at ControlUnit.vhd(450): inferring latch(es) for signal or variable \"BIFURCATION\", which holds its previous value in one or more paths through the process" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[0\] ControlUnit.vhd(450) " "Inferred latch for \"BIFURCATION\[0\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[1\] ControlUnit.vhd(450) " "Inferred latch for \"BIFURCATION\[1\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[2\] ControlUnit.vhd(450) " "Inferred latch for \"BIFURCATION\[2\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[3\] ControlUnit.vhd(450) " "Inferred latch for \"BIFURCATION\[3\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarryEn ControlUnit.vhd(450) " "Inferred latch for \"CarryEn\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS ControlUnit.vhd(450) " "Inferred latch for \"FLAGS\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[0\] ControlUnit.vhd(450) " "Inferred latch for \"RdAdd\[0\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[1\] ControlUnit.vhd(450) " "Inferred latch for \"RdAdd\[1\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[2\] ControlUnit.vhd(450) " "Inferred latch for \"RdAdd\[2\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[3\] ControlUnit.vhd(450) " "Inferred latch for \"RdAdd\[3\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[0\] ControlUnit.vhd(450) " "Inferred latch for \"RnAdd\[0\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[1\] ControlUnit.vhd(450) " "Inferred latch for \"RnAdd\[1\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[2\] ControlUnit.vhd(450) " "Inferred latch for \"RnAdd\[2\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[3\] ControlUnit.vhd(450) " "Inferred latch for \"RnAdd\[3\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[0\] ControlUnit.vhd(450) " "Inferred latch for \"RmAdd\[0\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[1\] ControlUnit.vhd(450) " "Inferred latch for \"RmAdd\[1\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[2\] ControlUnit.vhd(450) " "Inferred latch for \"RmAdd\[2\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[3\] ControlUnit.vhd(450) " "Inferred latch for \"RmAdd\[3\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL ControlUnit.vhd(450) " "Inferred latch for \"MUX_SEL\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[0\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[0\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[1\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[1\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[2\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[2\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[3\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[3\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817216 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[4\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[4\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[5\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[5\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[6\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[6\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[7\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[7\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[8\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[8\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[9\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[9\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[10\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[10\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[11\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[11\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[12\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[13\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[14\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[15\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[16\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[16\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[17\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[17\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[18\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[18\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[19\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[19\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[20\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[20\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[21\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[21\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[22\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[22\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[23\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[23\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[24\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[24\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[25\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[25\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[26\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[26\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[27\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[27\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[28\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[28\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[29\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[29\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[30\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[30\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[31\] ControlUnit.vhd(450) " "Inferred latch for \"IMM\[31\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[0\] ControlUnit.vhd(450) " "Inferred latch for \"SEL\[0\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[1\] ControlUnit.vhd(450) " "Inferred latch for \"SEL\[1\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[2\] ControlUnit.vhd(450) " "Inferred latch for \"SEL\[2\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[3\] ControlUnit.vhd(450) " "Inferred latch for \"SEL\[3\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[4\] ControlUnit.vhd(450) " "Inferred latch for \"SEL\[4\]\" at ControlUnit.vhd(450)" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463399817226 "|Micro_and_Memories|Micro_ARM:elemento_micro|ControlUnit:elemento_UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZTEMP_BIDIR Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir " "Elaborating entity \"ZTEMP_BIDIR\" for hierarchy \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\"" {  } { { "../Micro_ARM.vhd" "elemento_bidir" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399817226 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\] " "Converted tri-state buffer \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\" feeding internal logic into a wire" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1463399819917 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[1\] " "Converted tri-state buffer \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[1\]\" feeding internal logic into a wire" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1463399819917 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[2\] " "Converted tri-state buffer \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[2\]\" feeding internal logic into a wire" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1463399819917 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[3\] " "Converted tri-state buffer \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[3\]\" feeding internal logic into a wire" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1463399819917 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[4\] " "Converted tri-state buffer \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[4\]\" feeding internal logic into a wire" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1463399819917 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1463399819917 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM_BLOCK:elemento_ROM\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM_BLOCK:elemento_ROM\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 72 " "Parameter NUMWORDS_A set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Micro_and_Memories.ram0_ROM_BLOCK_204a77b9.hdl.mif " "Parameter INIT_FILE set to db/Micro_and_Memories.ram0_ROM_BLOCK_204a77b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_BLOCK:elemento_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_BLOCK:elemento_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 101 " "Parameter NUMWORDS_A set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 101 " "Parameter NUMWORDS_B set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1463399841684 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1463399841684 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1463399841684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_BLOCK:elemento_ROM\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ROM_BLOCK:elemento_ROM\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399842184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_BLOCK:elemento_ROM\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ROM_BLOCK:elemento_ROM\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 72 " "Parameter \"NUMWORDS_A\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Micro_and_Memories.ram0_ROM_BLOCK_204a77b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Micro_and_Memories.ram0_ROM_BLOCK_204a77b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842224 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463399842224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i281 " "Found entity 1: altsyncram_i281" {  } { { "db/altsyncram_i281.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/db/altsyncram_i281.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399842535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399842535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 101 " "Parameter \"NUMWORDS_A\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 101 " "Parameter \"NUMWORDS_B\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463399842605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463399842605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqg1 " "Found entity 1: altsyncram_qqg1" {  } { { "db/altsyncram_qqg1.tdf" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/db/altsyncram_qqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463399842855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463399842855 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[0\] Micro_ARM:elemento_micro\|int_BUS\[0\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[0\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[0\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[1\] Micro_ARM:elemento_micro\|int_BUS\[1\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[1\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[1\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[2\] Micro_ARM:elemento_micro\|int_BUS\[2\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[2\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[2\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[3\] Micro_ARM:elemento_micro\|int_BUS\[3\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[3\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[3\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[4\] Micro_ARM:elemento_micro\|int_BUS\[4\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[4\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[4\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[5\] Micro_ARM:elemento_micro\|int_BUS\[5\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[5\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[5\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[6\] Micro_ARM:elemento_micro\|int_BUS\[6\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[6\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[6\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[7\] Micro_ARM:elemento_micro\|int_BUS\[7\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[7\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[7\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[8\] Micro_ARM:elemento_micro\|int_BUS\[8\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[8\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[8\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[9\] Micro_ARM:elemento_micro\|int_BUS\[9\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[9\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[9\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[10\] Micro_ARM:elemento_micro\|int_BUS\[10\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[10\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[10\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[11\] Micro_ARM:elemento_micro\|int_BUS\[11\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[11\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[11\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[12\] Micro_ARM:elemento_micro\|int_BUS\[12\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[12\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[12\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[13\] Micro_ARM:elemento_micro\|int_BUS\[13\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[13\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[13\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[14\] Micro_ARM:elemento_micro\|int_BUS\[14\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[14\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[14\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[15\] Micro_ARM:elemento_micro\|int_BUS\[15\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[15\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[15\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[16\] Micro_ARM:elemento_micro\|int_BUS\[16\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[16\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[16\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[17\] Micro_ARM:elemento_micro\|int_BUS\[17\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[17\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[17\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[18\] Micro_ARM:elemento_micro\|int_BUS\[18\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[18\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[18\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[19\] Micro_ARM:elemento_micro\|int_BUS\[19\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[19\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[19\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[20\] Micro_ARM:elemento_micro\|int_BUS\[20\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[20\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[20\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[21\] Micro_ARM:elemento_micro\|int_BUS\[21\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[21\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[21\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[22\] Micro_ARM:elemento_micro\|int_BUS\[22\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[22\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[22\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[23\] Micro_ARM:elemento_micro\|int_BUS\[23\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[23\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[23\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[24\] Micro_ARM:elemento_micro\|int_BUS\[24\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[24\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[24\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[25\] Micro_ARM:elemento_micro\|int_BUS\[25\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[25\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[25\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[26\] Micro_ARM:elemento_micro\|int_BUS\[26\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[26\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[26\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[27\] Micro_ARM:elemento_micro\|int_BUS\[27\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[27\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[27\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[28\] Micro_ARM:elemento_micro\|int_BUS\[28\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[28\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[28\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[29\] Micro_ARM:elemento_micro\|int_BUS\[29\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[29\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[29\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[30\] Micro_ARM:elemento_micro\|int_BUS\[30\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[30\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[30\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[31\] Micro_ARM:elemento_micro\|int_BUS\[31\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|ZTEMP_BIDIR:elemento_bidir\|OUT_PORT\[31\]\" to the node \"Micro_ARM:elemento_micro\|int_BUS\[31\]\" into an OR gate" {  } { { "../ztemp/ZTEMP_BIDIR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ztemp/ZTEMP_BIDIR.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[0\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[0\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[0\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[0\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[1\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[1\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[1\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[1\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[2\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[2\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[2\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[2\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[3\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[3\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[3\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[3\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[4\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[4\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[4\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[4\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[5\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[5\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[5\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[5\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[6\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[6\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[6\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[6\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[7\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[7\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[7\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[7\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[8\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[8\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[9\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[9\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[10\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[10\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[11\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[11\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[11\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[11\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[12\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[12\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[13\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[13\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[13\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[13\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[14\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[14\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM_BLOCK:elemento_ROM\|data\[15\] Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Converted the fan-out from the tri-state buffer \"ROM_BLOCK:elemento_ROM\|data\[15\]\" to the node \"Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]\" into an OR gate" {  } { { "../Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 111 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[0\] Micro_ARM:elemento_micro\|ZTEMP_2\[0\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[0\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[0\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[1\] Micro_ARM:elemento_micro\|ZTEMP_2\[1\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[1\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[1\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[2\] Micro_ARM:elemento_micro\|ZTEMP_2\[2\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[2\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[2\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[3\] Micro_ARM:elemento_micro\|ZTEMP_2\[3\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[3\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[3\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[4\] Micro_ARM:elemento_micro\|ZTEMP_2\[4\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[4\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[4\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[5\] Micro_ARM:elemento_micro\|ZTEMP_2\[5\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[5\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[5\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[6\] Micro_ARM:elemento_micro\|ZTEMP_2\[6\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[6\]\" to the node \"Micro_ARM:elemento_micro\|ZTEMP_2\[6\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[7\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[7\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[7\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[7\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[8\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[8\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[8\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[8\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[9\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[9\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[9\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[9\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[10\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[10\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[10\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[10\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[11\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[11\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[11\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[11\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[12\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[12\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[12\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[12\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[13\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[13\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[13\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[13\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[14\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[14\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[14\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[14\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[15\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[15\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[15\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[15\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[16\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[16\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[16\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[16\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[17\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[17\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[17\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[17\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[18\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[18\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[18\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[18\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[19\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[19\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[19\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[19\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[20\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[20\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[20\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[20\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[21\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[21\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[21\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[21\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[22\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[22\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[22\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[22\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[23\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[23\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[23\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[23\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[24\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[24\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[24\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[24\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[25\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[25\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[25\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[25\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[26\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[26\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[26\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[26\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[27\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[27\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[27\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[27\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[28\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[28\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[28\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[28\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[29\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[29\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[29\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[29\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[30\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[30\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[30\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[30\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Micro_ARM:elemento_micro\|int_BUS\[31\] Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[31\] " "Converted the fan-out from the tri-state buffer \"Micro_ARM:elemento_micro\|int_BUS\[31\]\" to the node \"Micro_ARM:elemento_micro\|RegistersBank:elemento_RegistersBank\|registers\[0\]\[31\]\" into an OR gate" {  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845087 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1463399845087 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[0\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[0\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[1\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a1 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[1\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[2\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a2 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[2\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[3\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a3 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[3\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[4\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a4 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[4\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[5\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a5 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[5\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[6\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a6 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[6\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[7\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a7 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[7\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[8\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a8 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[8\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a8\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[9\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a9 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[9\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a9\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[10\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a10 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[10\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a10\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[11\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a11 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[11\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a11\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[12\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a12 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[12\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a12\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[13\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a13 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[13\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a13\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[14\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a14 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[14\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a14\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[15\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a15 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[15\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a15\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[16\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a16 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[16\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a16\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[17\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a17 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[17\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a17\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[18\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a18 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[18\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a18\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[19\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a19 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[19\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a19\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[20\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a20 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[20\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a20\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[21\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a21 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[21\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a21\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[22\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a22 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[22\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a22\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[23\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a23 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[23\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a23\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[24\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a24 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[24\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a24\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[25\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a25 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[25\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a25\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[26\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a26 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[26\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a26\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[27\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a27 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[27\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a27\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[28\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a28 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[28\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a28\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[29\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a29 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[29\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a29\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[30\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a30 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[30\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a30\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM_BLOCK:elemento_RAM\|data\[31\] RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a31 " "Converted the fan-out from the tri-state buffer \"RAM_BLOCK:elemento_RAM\|data\[31\]\" to the node \"RAM_BLOCK:elemento_RAM\|altsyncram:ram_rtl_0\|altsyncram_qqg1:auto_generated\|ram_block1a31\" into an OR gate" {  } { { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463399845187 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1463399845187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[0\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845267 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[2\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845267 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[1\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845267 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[3\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|BIFURCATION\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845277 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[0\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845278 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[1\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845279 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[2\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845280 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[3\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RdAdd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845281 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[3\]\$latch " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845282 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[4\]\$latch " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845283 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[2\]\$latch " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845285 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[1\]\$latch " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845286 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[0\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|MUX_SEL " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|MUX_SEL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[1\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[2\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[3\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[4\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[5\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[6\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|CarryEn " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|CarryEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[1\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[0\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[3\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[2\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RnAdd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[1\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[0\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845287 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[3\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[14\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[2\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|RmAdd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Carrytemp " "Latch Micro_ARM:elemento_micro\|ALU:elemento_ALU\|Carrytemp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[4\]\$latch " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|SEL\[4\]\$latch" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|FLAGS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[0\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[1\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[2\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[3\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[4\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[5\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845297 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ZTEMP_2\[6\] " "Latch Micro_ARM:elemento_micro\|ZTEMP_2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[0\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[24\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[23\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[22\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[21\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[20\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[19\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[18\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[17\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[16\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[15\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[14\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[13\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[12\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[11\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[10\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[10\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[9\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[9\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[8\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845307 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[7\] " "Latch Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IMM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\] " "Ports D and ENA on the latch are fed by the same signal Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[15\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463399845317 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 450 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463399845317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "720 " "720 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1463399860077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463399862168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399862168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5520 " "Implemented 5520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463399863871 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463399863871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5455 " "Implemented 5455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463399863871 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463399863871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463399863871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 492 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 492 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463399863981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 06:57:43 2016 " "Processing ended: Mon May 16 06:57:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463399863981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463399863981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463399863981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463399863981 ""}
