// Seed: 1636931049
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    input wand id_4
);
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    output tri id_4,
    input wand id_5,
    output wire id_6,
    input supply1 id_7,
    input wor id_8,
    input wire id_9,
    output supply0 id_10,
    input uwire id_11
);
  xnor (id_1, id_9, id_7, id_13, id_5, id_3);
  id_13 :
  assert property (@(posedge id_9) 1)
  else;
  assign id_0 = 1;
  module_0(
      id_11, id_5, id_8, id_4, id_11
  );
endmodule
