(pcb "/home/dcowden/gitwork/battlepoint-pio/kicad/battlepoint.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~58~ubuntu16.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 13985 -33565 66961.9 -105665)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (place C1 30480 -76200 front 90 (PN 0.1uf))
    )
    (component Capacitors_THT:CP_Radial_D4.0mm_P1.50mm
      (place C2 35560 -74930 front 0 (PN 22uf))
    )
    (component Socket_Strips:Socket_Strip_Straight_1x06_Pitch2.54mm
      (place J1 63500 -60960 front 0 (PN Arduino1))
      (place J2 63500 -78740 front 0 (PN Arduino2))
    )
    (component Socket_Strips:Socket_Strip_Straight_1x08_Pitch2.54mm
      (place J3 17780 -60960 front 0 (PN Arduino3))
      (place J4 17780 -83820 front 0 (PN Arduino4))
    )
    (component Connectors:RJ45_8
      (place J5 26670 -48260 front 180 (PN PANEL))
      (place J6 62230 -48260 front 180 (PN SWITCHES))
      (place J8 44450 -48260 front 180 (PN LIGHTS))
    )
    (component Connectors:BARREL_JACK
      (place J7 34290 -91440 front 90 (PN Barrel_Jack))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical
      (place R1 46990 -78740 front 270 (PN 5k))
      (place R2 46990 -87630 front 90 (PN 5k))
    )
    (component "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (place U1 33020 -82550 front 0 (PN LM7805_TO220))
    )
  )
  (library
    (image Capacitors_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1060 1310  6060 1310))
      (outline (path signal 120  -1060 -1310  6060 -1310))
      (outline (path signal 120  -1060 1310  -1060 -1310))
      (outline (path signal 120  6060 1310  6060 -1310))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  6350 -1600))
      (outline (path signal 50  6350 -1600  6350 1600))
      (outline (path signal 50  6350 1600  -1350 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitors_THT:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 100  2750 0  2652.11 -618.034  2368.03 -1175.57  1925.57 -1618.03
            1368.03 -1902.11  750 -2000  131.966 -1902.11  -425.571 -1618.03
            -868.034 -1175.57  -1152.11 -618.034  -1250 0  -1152.11 618.034
            -868.034 1175.57  -425.571 1618.03  131.966 1902.11  750 2000
            1368.03 1902.11  1925.57 1618.03  2368.03 1175.57  2652.11 618.034))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  750 -780  750 -2050))
      (outline (path signal 120  750 2050  750 780))
      (outline (path signal 120  790 2050  790 780))
      (outline (path signal 120  790 -780  790 -2050))
      (outline (path signal 120  830 2049  830 780))
      (outline (path signal 120  830 -780  830 -2049))
      (outline (path signal 120  870 2047  870 780))
      (outline (path signal 120  870 -780  870 -2047))
      (outline (path signal 120  910 2044  910 780))
      (outline (path signal 120  910 -780  910 -2044))
      (outline (path signal 120  950 2041  950 780))
      (outline (path signal 120  950 -780  950 -2041))
      (outline (path signal 120  990 2037  990 780))
      (outline (path signal 120  990 -780  990 -2037))
      (outline (path signal 120  1030 2032  1030 780))
      (outline (path signal 120  1030 -780  1030 -2032))
      (outline (path signal 120  1070 2026  1070 780))
      (outline (path signal 120  1070 -780  1070 -2026))
      (outline (path signal 120  1110 2019  1110 780))
      (outline (path signal 120  1110 -780  1110 -2019))
      (outline (path signal 120  1150 2012  1150 780))
      (outline (path signal 120  1150 -780  1150 -2012))
      (outline (path signal 120  1190 2004  1190 780))
      (outline (path signal 120  1190 -780  1190 -2004))
      (outline (path signal 120  1230 1995  1230 780))
      (outline (path signal 120  1230 -780  1230 -1995))
      (outline (path signal 120  1270 1985  1270 780))
      (outline (path signal 120  1270 -780  1270 -1985))
      (outline (path signal 120  1310 1974  1310 780))
      (outline (path signal 120  1310 -780  1310 -1974))
      (outline (path signal 120  1350 1963  1350 780))
      (outline (path signal 120  1350 -780  1350 -1963))
      (outline (path signal 120  1390 1950  1390 780))
      (outline (path signal 120  1390 -780  1390 -1950))
      (outline (path signal 120  1430 1937  1430 780))
      (outline (path signal 120  1430 -780  1430 -1937))
      (outline (path signal 120  1471 1923  1471 780))
      (outline (path signal 120  1471 -780  1471 -1923))
      (outline (path signal 120  1511 1907  1511 780))
      (outline (path signal 120  1511 -780  1511 -1907))
      (outline (path signal 120  1551 1891  1551 780))
      (outline (path signal 120  1551 -780  1551 -1891))
      (outline (path signal 120  1591 1874  1591 780))
      (outline (path signal 120  1591 -780  1591 -1874))
      (outline (path signal 120  1631 1856  1631 780))
      (outline (path signal 120  1631 -780  1631 -1856))
      (outline (path signal 120  1671 1837  1671 780))
      (outline (path signal 120  1671 -780  1671 -1837))
      (outline (path signal 120  1711 1817  1711 780))
      (outline (path signal 120  1711 -780  1711 -1817))
      (outline (path signal 120  1751 1796  1751 780))
      (outline (path signal 120  1751 -780  1751 -1796))
      (outline (path signal 120  1791 1773  1791 780))
      (outline (path signal 120  1791 -780  1791 -1773))
      (outline (path signal 120  1831 1750  1831 780))
      (outline (path signal 120  1831 -780  1831 -1750))
      (outline (path signal 120  1871 1725  1871 780))
      (outline (path signal 120  1871 -780  1871 -1725))
      (outline (path signal 120  1911 1699  1911 780))
      (outline (path signal 120  1911 -780  1911 -1699))
      (outline (path signal 120  1951 1672  1951 780))
      (outline (path signal 120  1951 -780  1951 -1672))
      (outline (path signal 120  1991 1643  1991 780))
      (outline (path signal 120  1991 -780  1991 -1643))
      (outline (path signal 120  2031 1613  2031 780))
      (outline (path signal 120  2031 -780  2031 -1613))
      (outline (path signal 120  2071 1581  2071 780))
      (outline (path signal 120  2071 -780  2071 -1581))
      (outline (path signal 120  2111 1547  2111 780))
      (outline (path signal 120  2111 -780  2111 -1547))
      (outline (path signal 120  2151 1512  2151 780))
      (outline (path signal 120  2151 -780  2151 -1512))
      (outline (path signal 120  2191 1475  2191 780))
      (outline (path signal 120  2191 -780  2191 -1475))
      (outline (path signal 120  2231 1436  2231 780))
      (outline (path signal 120  2231 -780  2231 -1436))
      (outline (path signal 120  2271 1395  2271 780))
      (outline (path signal 120  2271 -780  2271 -1395))
      (outline (path signal 120  2311 1351  2311 -1351))
      (outline (path signal 120  2351 1305  2351 -1305))
      (outline (path signal 120  2391 1256  2391 -1256))
      (outline (path signal 120  2431 1204  2431 -1204))
      (outline (path signal 120  2471 1148  2471 -1148))
      (outline (path signal 120  2511 1088  2511 -1088))
      (outline (path signal 120  2551 1023  2551 -1023))
      (outline (path signal 120  2591 952  2591 -952))
      (outline (path signal 120  2631 874  2631 -874))
      (outline (path signal 120  2671 786  2671 -786))
      (outline (path signal 120  2711 686  2711 -686))
      (outline (path signal 120  2751 567  2751 -567))
      (outline (path signal 120  2791 415  2791 -415))
      (outline (path signal 120  2831 165  2831 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1600 2350  -1600 -2350))
      (outline (path signal 50  -1600 -2350  3100 -2350))
      (outline (path signal 50  3100 -2350  3100 2350))
      (outline (path signal 50  3100 2350  -1600 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 1500 0)
    )
    (image Socket_Strips:Socket_Strip_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -13970))
      (outline (path signal 100  -1270 -13970  1270 -13970))
      (outline (path signal 100  1270 -13970  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -14030  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Socket_Strips:Socket_Strip_Straight_1x08_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -19050))
      (outline (path signal 100  -1270 -19050  1270 -19050))
      (outline (path signal 100  1270 -19050  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  1330 -19110  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Connectors:RJ45_8
      (outline (path signal 120  -3170 -14220  12070 -14220))
      (outline (path signal 120  12070 3810  12060 -5180))
      (outline (path signal 120  12070 3810  -3170 3810))
      (outline (path signal 120  -3170 3810  -3170 -5190))
      (outline (path signal 120  12060 -7520  12070 -14220))
      (outline (path signal 120  -3170 -7510  -3170 -14220))
      (outline (path signal 50  -3560 4060  12460 4060))
      (outline (path signal 50  -3560 4060  -3560 -14470))
      (outline (path signal 50  12460 -14470  12460 4060))
      (outline (path signal 50  12460 -14470  -3560 -14470))
      (pin Round[A]Pad_3650_um Hole 10380 -6350)
      (pin Round[A]Pad_3650_um Hole@1 -1490 -6350)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 1270 2540)
      (pin Round[A]Pad_1500_um 3 2540 0)
      (pin Round[A]Pad_1500_um 4 3810 2540)
      (pin Round[A]Pad_1500_um 5 5080 0)
      (pin Round[A]Pad_1500_um 6 6350 2540)
      (pin Round[A]Pad_1500_um 7 7620 0)
      (pin Round[A]Pad_1500_um 8 8890 2540)
    )
    (image Connectors:BARREL_JACK
      (outline (path signal 50  1000 4500  1000 4750))
      (outline (path signal 50  1000 4750  -14000 4750))
      (outline (path signal 50  1000 4500  1000 2000))
      (outline (path signal 50  1000 2000  2000 2000))
      (outline (path signal 50  2000 2000  2000 -2000))
      (outline (path signal 50  2000 -2000  1000 -2000))
      (outline (path signal 50  1000 -2000  1000 -4750))
      (outline (path signal 50  1000 -4750  -1000 -4750))
      (outline (path signal 50  -1000 -4750  -1000 -6750))
      (outline (path signal 50  -1000 -6750  -5000 -6750))
      (outline (path signal 50  -5000 -6750  -5000 -4750))
      (outline (path signal 50  -5000 -4750  -14000 -4750))
      (outline (path signal 50  -14000 -4750  -14000 4750))
      (outline (path signal 120  -5000 -4600  -13800 -4600))
      (outline (path signal 120  -13800 -4600  -13800 4600))
      (outline (path signal 120  900 -1900  900 -4600))
      (outline (path signal 120  900 -4600  -1000 -4600))
      (outline (path signal 120  -13800 4600  900 4600))
      (outline (path signal 120  900 4600  900 2000))
      (outline (path signal 100  -10200 4500  -10200 -4500))
      (outline (path signal 100  -13700 4500  -13700 -4500))
      (outline (path signal 100  -13700 -4500  800 -4500))
      (outline (path signal 100  800 -4500  800 4500))
      (outline (path signal 100  800 4500  -13700 4500))
      (pin Rect[A]Pad_3500x3500_um 1 0 0)
      (pin Rect[A]Pad_3500x3500_um 2 -6000 0)
      (pin Rect[A]Pad_3500x3500_um 3 -3000 -4700)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical
      (outline (path signal 100  800 0  760.845 -247.214  647.214 -470.228  470.228 -647.214
            247.214 -760.845  0 -800  -247.214 -760.845  -470.228 -647.214
            -647.214 -470.228  -760.845 -247.214  -800 0  -760.845 247.214
            -647.214 470.228  -470.228 647.214  -247.214 760.845  0 800
            247.214 760.845  470.228 647.214  647.214 470.228  760.845 247.214))
      (outline (path signal 120  860 0  817.909 -265.755  695.755 -505.495  505.495 -695.755
            265.755 -817.909  0 -860  -265.755 -817.909  -505.495 -695.755
            -695.755 -505.495  -817.909 -265.755  -860 0  -817.909 265.755
            -695.755 505.495  -505.495 695.755  -265.755 817.909  0 860
            265.755 817.909  505.495 695.755  695.755 505.495  817.909 265.755))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  860 0  1540 0))
      (outline (path signal 50  -1150 1150  -1150 -1150))
      (outline (path signal 50  -1150 -1150  3550 -1150))
      (outline (path signal 50  3550 -1150  3550 1150))
      (outline (path signal 50  3550 1150  -1150 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 2540 0)
    )
    (image "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_3650_um
      (shape (circle F.Cu 3650))
      (shape (circle B.Cu 3650))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_3500x3500_um
      (shape (rect F.Cu -1750 -1750 1750 1750))
      (shape (rect B.Cu -1750 -1750 1750 1750))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +VDC
      (pins C1-1 J7-1 R1-1 U1-1)
    )
    (net "Net-(J5-Pad4)"
      (pins J5-4)
    )
    (net "Net-(J6-Pad8)"
      (pins J6-8)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 R2-2)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3)
    )
    (net A5
      (pins J1-1 J5-6)
    )
    (net A4
      (pins J1-2 J5-7)
    )
    (net A3
      (pins J1-3)
    )
    (net A2
      (pins J1-4 R1-2 R2-1)
    )
    (net A1
      (pins J1-5)
    )
    (net A0
      (pins J1-6 J5-5)
    )
    (net P8
      (pins J3-1 J5-2)
    )
    (net P9
      (pins J3-2 J5-3)
    )
    (net P10
      (pins J3-3 J6-3)
    )
    (net P11
      (pins J3-4 J6-7)
    )
    (net P12
      (pins J3-5)
    )
    (net P13
      (pins J3-6)
    )
    (net P14
      (pins J3-7)
    )
    (net P15
      (pins J3-8)
    )
    (net P0
      (pins J4-1)
    )
    (net P1
      (pins J4-2)
    )
    (net P2
      (pins J4-3 J6-2)
    )
    (net P3
      (pins J4-4 J6-6)
    )
    (net P4
      (pins J4-5)
    )
    (net P5
      (pins J4-6 J8-2)
    )
    (net P6
      (pins J4-7 J8-6)
    )
    (net P7
      (pins J4-8)
    )
    (net 5V
      (pins C1-2 C2-1 C2-2 J2-2 J2-3 J2-4 J5-1 J5-8 J6-1 J6-4 J6-5 U1-2 U1-3 J8-1
        J8-3 J8-5)
    )
    (net VIN
      (pins J2-1)
    )
    (net 3.3V
      (pins J2-5)
    )
    (net RESET
      (pins J2-6)
    )
    (net "Net-(J8-Pad4)"
      (pins J8-4)
    )
    (net "Net-(J8-Pad7)"
      (pins J8-7)
    )
    (net "Net-(J8-Pad8)"
      (pins J8-8)
    )
    (class kicad_default "" +5V +VDC 3.3V 5V A0 A1 A2 A3 A4 A5 GND "Net-(J1-Pad1)"
      "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)"
      "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J3-Pad1)" "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(J3-Pad4)"
      "Net-(J3-Pad5)" "Net-(J3-Pad6)" "Net-(J3-Pad7)" "Net-(J3-Pad8)" "Net-(J4-Pad1)"
      "Net-(J4-Pad2)" "Net-(J4-Pad3)" "Net-(J4-Pad4)" "Net-(J4-Pad5)" "Net-(J4-Pad6)"
      "Net-(J4-Pad7)" "Net-(J4-Pad8)" "Net-(J5-Pad1)" "Net-(J5-Pad2)" "Net-(J5-Pad3)"
      "Net-(J5-Pad4)" "Net-(J5-Pad5)" "Net-(J5-Pad6)" "Net-(J5-Pad7)" "Net-(J5-Pad8)"
      "Net-(J6-Pad1)" "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad4)" "Net-(J6-Pad5)"
      "Net-(J6-Pad6)" "Net-(J6-Pad7)" "Net-(J6-Pad8)" "Net-(J7-Pad2)" "Net-(J7-Pad3)"
      "Net-(J8-Pad4)" "Net-(J8-Pad7)" "Net-(J8-Pad8)" "Net-(R1-Pad2)" P0 P1
      P10 P11 P12 P13 P14 P15 P2 P3 P4 P5 P6 P7 P8 P9 RESET VIN
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
