<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_rfcore_xreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_rfcore_xreg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__rfcore__xreg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_rfcore_xreg.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_RFCORE_XREG_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_RFCORE_XREG_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the RFCORE_XREG register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a31ef0a5a7f0cfe4bf0f972c5c507ff16">   46</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0    0x40088600  // The frame filtering function </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// rejects unintended frames as </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// specified by IEEE 802.15.4, </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// section 7.5.6.2, third filtering </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// level. In addition, it provides </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// filtering on: - The eight </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                            <span class="comment">// different frame types (see the </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// FRMFILT1 register) - The </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// reserved bits in the frame </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                            <span class="comment">// control field (FCF) The function </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// is controlled by: - The FRMFILT0 </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// and FRMFILT1 registers - The </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// PAN_ID, SHORT_ADDR, and EXT_ADDR </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// values in RAM </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a86abb0fdd4213ac73e6a8789738af9d8">   60</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1    0x40088604  // The frame filtering function </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// rejects unintended frames as </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// specified by IEEE 802.15.4, </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// section 7.5.6.2, third filtering </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// level. In addition, it provides </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// filtering on: - The eight </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// different frame types (see the </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// FRMFILT1 register) - The </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// reserved bits in the frame </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// control field (FCF) The function </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// is controlled by: - The FRMFILT0 </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// and FRMFILT1 registers - The </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// PAN_ID, SHORT_ADDR, and EXT_ADDR </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// values in RAM </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a26e90d4b8d2247cf67d995d883042ffe">   74</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH    0x40088608  // Source address matching and </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// pending bits </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a06337444367f4f56a133c94e3f453c6c">   76</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN0 \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                0x4008860C  // Short address matching </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa0de6f991dca5f40e7f11a7a16259b91">   79</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN1 \</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">                                0x40088610  // Short address matching </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1eb8cfb753829624c921d8bf045edff3">   82</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN2 \</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">                                0x40088614  // Short address matching </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3192d6e610b1dcc5794fb059806767cb">   85</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN0   0x40088618  // Extended address matching </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a64a4bc951e4ebd28ed9b17a1db032962">   86</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN1   0x4008861C  // Extended address matching </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acee0663475de028edc71fd1c4120d00a">   87</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN2   0x40088620  // Extended address matching </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1f19febb9c08a3a6433185307040db05">   88</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0    0x40088624  // Frame handling </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a391d6837e2fd27192af075840ff32af3">   89</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1    0x40088628  // Frame handling </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac58280b38f880924a25d0154b373a955">   90</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXENABLE    0x4008862C  // RX enabling </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae4487f6ca0ae010d0ce4b8978255d543">   91</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKSET   0x40088630  // RX enabling </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a15bee370e2d074806ab1802b5ce0335c">   92</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKCLR   0x40088634  // RX disabling </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a77cd38507bd8f43091803b851ae66036">   93</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQTUNE    0x40088638  // Crystal oscillator frequency </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// tuning </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adecf5df0d5f7cfc92feef994f9a4120b">   95</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQCTRL    0x4008863C  // Controls the RF frequency </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a58a880dd39551de613879973619a46d0">   96</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER     0x40088640  // Controls the output power </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aff550c84ea593fed2d42a1f19417f64a">   97</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL      0x40088644  // Controls the TX settings </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a41b3c3a5dbac42b428f44f58db92340e">   98</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0    0x40088648  // Radio status register </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2045a8c5399b1b8e0aa41f1d699b26e6">   99</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1    0x4008864C  // Radio status register </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abbfec4e049e89bf2d57eacc9904d48f3">  100</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FIFOPCTRL   0x40088650  // FIFOP threshold </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4c453b53d07012a3dae3eef0e0fe6142">  101</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL     0x40088654  // FSM options </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a095f60721d5941bb8701f467d7d3a6f1">  102</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL0    0x40088658  // CCA threshold </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae92aa92dad0414bdd4f7c9957a60a2e5">  103</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL1    0x4008865C  // Other CCA Options </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9cd522d091195f88bcfe1e3142b3cdc3">  104</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSI        0x40088660  // RSSI status register </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5ed8a4b7b4522109c785cfdcb0d01714">  105</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT    0x40088664  // RSSI valid status register </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a94e30f08bf6df04d0040d3c1e1e429d9">  106</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST     0x40088668  // First byte in RX FIFO </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab477ad037017f0ea13e86e8923f24351">  107</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIFOCNT   0x4008866C  // Number of bytes in RX FIFO </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a98f4eb3b16475f5f19619f0d7560ed0d">  108</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIFOCNT   0x40088670  // Number of bytes in TX FIFO </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a59ce71a61cc9c47a55b2f6940b06f27a">  109</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_PTR \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">                                0x40088674  // RX FIFO pointer </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a68fe5237421483b9d0818dbef93926a1">  112</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXLAST_PTR \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">                                0x40088678  // RX FIFO pointer </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae80894f38fa94e90faea4d82bb32b9f9">  115</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXP1_PTR    0x4008867C  // RX FIFO pointer </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a404555f18693175508a4905c4e34f798">  116</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIRST_PTR \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">                                0x40088684  // TX FIFO pointer </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a579ee93408bddb7ac1a70e6b5059c4f2">  119</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXLAST_PTR \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">                                0x40088688  // TX FIFO pointer </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9022d650f1bf2e3992a20ea9a6c2fed1">  122</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM0     0x4008868C  // RF interrupt masks </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adc5f6e6c268fa975cb4bf9f653ddb457">  123</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM1     0x40088690  // RF interrupt masks </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5279cb2a1fd2bf0dc7c3f0a7bbc7d14d">  124</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFERRM      0x40088694  // RF error interrupt mask </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af7b3e1715cb249be01705c3cf00f37f9">  125</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND       0x4008869C  // Random data </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aebdadf12afb5815009faaa8d2fc1b945">  126</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0    0x400886A0  // Controls modem </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a874877010ed3a7577c1b4a912ee5c31e">  127</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1    0x400886A4  // Controls modem </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a90e2a2cfd0d39120e50db43bb6c5d252">  128</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQEST     0x400886A8  // Estimated RF frequency offset </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab01662a86a6417dafd03fab3c3d9ec0f">  129</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL      0x400886AC  // Tune receive section </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6706429e220e976b2251971719b7f721">  130</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL      0x400886B0  // Tune frequency synthesizer </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acc1a446e5d762dc3c0eec50d95095fe3">  131</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0      0x400886B4  // Tune frequency calibration </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#affb70776ce4ed8f84c19f52f782182f4">  132</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1      0x400886B8  // Tune frequency calibration </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a68186b22fa64908d68729b76c6afb412">  133</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2      0x400886BC  // Tune frequency calibration </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aac7efabc4eb66334153f9d36dd7930f9">  134</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3      0x400886C0  // Tune frequency calibration </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a27f7b95d227a92fb9e5cc274bf032545">  135</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0    0x400886C4  // AGC dynamic range control </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa5df330a9a1289aae7cd08d4cd46e246">  136</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL1    0x400886C8  // AGC reference level </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aeda34ae222ad3a7d2450fc2937a0e77f">  137</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2    0x400886CC  // AGC gain override </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a917153bd86a351dd8d78d10743255c94">  138</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3    0x400886D0  // AGC control </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac054507aebfe82027eab25af6c3e0430">  139</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0    0x400886D4  // ADC tuning </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa7bf5cf11578852271e2719a1dfac01e">  140</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1    0x400886D8  // ADC tuning </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4be03acbbd2bbde59c7629c24d832446">  141</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2    0x400886DC  // ADC tuning </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a38714a24ab56ad4fe6d6df3c6332029c">  142</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0    0x400886E0  // Test register for modem </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a66a5733604e89796880044189b44f319">  143</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1    0x400886E4  // Test Register for Modem </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0b9cd91f5f18f73d91a28ab45553c1ed">  144</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST0    0x400886E8  // DAC override value </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adefe6d307778718245e143aa1fe0cf94">  145</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST1    0x400886EC  // DAC override value </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab156ba30660af311cab51fe0d1c8d896">  146</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2    0x400886F0  // DAC test setting </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a49900504dc87f15104f2fb4bb9b777d4">  147</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ATEST       0x400886F4  // Analog test control </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a81d0f6b289799ab16e9c1fee8e6788f9">  148</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0      0x400886F8  // Override power-down register </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1ea903164148930f0f449bd4b29da7cc">  149</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1      0x400886FC  // Override power-down register </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0333a57d14314c3fb9d4d818529f1781">  150</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG0    0x40088700  // CSP program </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ace3fcf0dd213a6b4eee627fd014d9e7a">  151</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG1    0x40088704  // CSP program </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a59c5a1b6bb3bf57c33ec2022ae260555">  152</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG2    0x40088708  // CSP program </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9cd75ed200e2dd3e426b632921395da0">  153</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG3    0x4008870C  // CSP program </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad9dc24639cdb67d7e9c75fb7117eb170">  154</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG4    0x40088710  // CSP program </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a530f608c9940253399c9428252c293ac">  155</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG5    0x40088714  // CSP program </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a03fff884884e96eb42be65b411b471ca">  156</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG6    0x40088718  // CSP program </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae91c06f9eb7215a474c31e49e96cd9d7">  157</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG7    0x4008871C  // CSP program </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afc17b9ed480b6448b0c5fb4f4c2fe848">  158</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG8    0x40088720  // CSP program </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2d52c3a5ea3bcd8ddfc25731d2e460bb">  159</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG9    0x40088724  // CSP program </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a86e8024077b4ea22f57e2c32dd90c573">  160</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG10   0x40088728  // CSP program </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8b84f6f9e67869f03935f64cc9b0c2a8">  161</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG11   0x4008872C  // CSP program </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0b828a45c91fec99cfa566a0f84d9e46">  162</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG12   0x40088730  // CSP program </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afa108063212f869e8d41ec8a7df5d252">  163</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG13   0x40088734  // CSP program </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae0a05b4cfda83688748891a517426dda">  164</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG14   0x40088738  // CSP program </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa8ccc7cb7d0d387ff75eee29906ca6a0">  165</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG15   0x4008873C  // CSP program </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aff3b6886b3f5b25f2ef016f86c6f3f2e">  166</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG16   0x40088740  // CSP program </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a48f6d509eec8f87514a8f3f28e0efacb">  167</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG17   0x40088744  // CSP program </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5a18a46db4c2c1b2ebd84c85d4c57878">  168</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG18   0x40088748  // CSP program </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9d2728f78bfafcd3022f821b81200188">  169</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG19   0x4008874C  // CSP program </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a42d999fe5e4fe3babe36b3457b7cfe8b">  170</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG20   0x40088750  // CSP program </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac6db4dd9a357c47ffc77e36b7a631a49">  171</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG21   0x40088754  // CSP program </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab36a0d5d9aa70166f9a5c214f22ce01a">  172</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG22   0x40088758  // CSP program </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acd58b59e7623aa2aa472e7c8a591c31e">  173</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG23   0x4008875C  // CSP program </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3a0ab625d3c6705693b50b1990b781ac">  174</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPCTRL     0x40088780  // CSP control bit </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aaeff2d4b63d0e4307ba0894201db28b1">  175</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT     0x40088784  // CSP status register </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ada53baa77e6a247068db8a23cb4c6c2c">  176</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPX        0x40088788  // CSP X data register </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aecfb1d2fa18d7c88172aafd64e3023e8">  177</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPY        0x4008878C  // CSP Y data register </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5a6bb1b43920f0fc0b3967baa2f8d981">  178</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPZ        0x40088790  // CSP Z data register </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0331fda85ad98658e5afda239dcd82f3">  179</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPT        0x40088794  // CSP T data register </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a286a05768add4cf10de28892d7e8bf8e">  180</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0 \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">                                0x400887AC  // RF observation mux control </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9086fdde66e58ef4b24b3a77623f3637">  183</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1 \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                0x400887B0  // RF observation mux control </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab70f4ed9571b45e567248b2452d3ce64">  186</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2 \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                0x400887B4  // RF observation mux control </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af3bdbb78e0fd80a55419ce3990c60a90">  189</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFILTCFG   0x400887E8  // TX filter configuration </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// RFCORE_XREG_FRMFILT0 register.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a569f7c990a2e408f7628e6e4aaf96edf">  198</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_MAX_FRAME_VERSION_M \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">                                0x0000000C  // Used for filtering on the frame </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// version field of the frame </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// control field (FCF) If </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// FCF[13:12] (the frame version </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// subfield) is higher than </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// MAX_FRAME_VERSION[1:0] and frame </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// filtering is enabled, the frame </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// is rejected. </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae47af5f84e19e62cd87b32375f6563eb">  208</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_MAX_FRAME_VERSION_S 2</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a00eba4398f25d9da44740ef62a22a36d">  209</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_PAN_COORDINATOR \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                                0x00000002  // Should be set high when the </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// device is a PAN coordinator, to </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// accept frames with no </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// destination address (as </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// specified in Section 7.5.6.2 in </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// IEEE 802.15.4) 0: Device is not </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// a PAN coordinator 1: Device is a </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// PAN coordinator </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9a6679ce8867866aab16c0ac57f8e086">  219</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_PAN_COORDINATOR_M \</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7e7a948560e91c977ec69c85ebf3e1b2">  221</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_PAN_COORDINATOR_S 1</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac8e9a51c5490bd5b9df2121b26f85073">  222</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_FRAME_FILTER_EN \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                                0x00000001  // Enables frame filtering When </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// this bit is set, the radio </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// performs frame filtering as </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// specified in section 7.5.6.2 of </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// IEEE 802.15.4(b), third </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// filtering level. FRMFILT0[6:1] </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// and FRMFILT1[7:1], together with </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// the local address information, </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// define the behavior of the </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// filtering algorithm. 0: Frame </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// filtering off. (FRMFILT0[6:1], </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// FRMFILT1[7:1] and SRCMATCH[2:0] </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// are don&#39;t care.) 1: Frame </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// filtering on. </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6630aab68bd8982fdf6825dd3593c40f">  238</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_FRAME_FILTER_EN_M \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab1d10d31408f6ab6aa4d7c9ae76954e9">  240</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_FRAME_FILTER_EN_S 0</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// RFCORE_XREG_FRMFILT1 register.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afe986e2ad5bd68ebd2cb88d58466482c">  247</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_3_MAC_CMD \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">                                0x00000040  // Defines whether MAC command </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// frames are accepted or not. MAC </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// command frames have frame type = </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// 011. 0: Reject 1: Accept </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af209f1482b35fe9887a63ec13fa0bccc">  253</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_3_MAC_CMD_M \</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1abff454ad421a3acc69395d2654c005">  255</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_3_MAC_CMD_S 6</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9bd5e5d24632887f48ca3a551d5a2008">  256</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_2_ACK \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">                                0x00000020  // Defines whether acknowledgment </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// frames are accepted or not. </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// Acknowledgement frames have </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// frame type = 010. 0: Reject 1: </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// Accept </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4b4f8de9cc03840b3f898f37b7afd22f">  263</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_2_ACK_M \</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a99d3969e763fed1357df25d2b0e5f3de">  265</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_2_ACK_S 5</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6b24ba95f6e7bd292abae642a94879c4">  266</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_1_DATA \</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">                                0x00000010  // Defines whether data frames are </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// accepted or not. Data frames </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// have frame type = 001. 0: Reject </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// 1: Accept </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1f51df44fa8e26eebed8d629f1a0862c">  272</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_1_DATA_M \</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae63c67776c22bb3e8eda017206d03af7">  274</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_1_DATA_S 4</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7df4879731c5da08b0ace141ccef077d">  275</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_0_BEACON \</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">                                0x00000008  // Defines whether beacon frames </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// are accepted or not. Beacon </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// frames have frame type = 000. 0: </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// Reject 1: Accept </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a964898ab39e38eb6e73d1c2b8ab512e4">  281</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_0_BEACON_M \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a367abe855a61eeb69c5e05df70cfa863">  283</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_ACCEPT_FT_0_BEACON_S 3</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a80e3bb25f08cf0afc4ed56ecb163ec12">  284</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_MODIFY_FT_FILTER_M \</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">                                0x00000006  // These bits are used to modify </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                            <span class="comment">// the frame type field of a </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// received frame before frame type </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// filtering is performed. The </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// modification does not influence </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// the frame that is written to the </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// RX FIFO. 00: Leave the frame </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// type as it is. 01: Invert MSB of </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// the frame type. 10: Set MSB of </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// the frame type to 0. 11: Set MSB </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                            <span class="comment">// of the frame type to 1. </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a93d2be2585a63608bff31e06e08fb677">  297</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT1_MODIFY_FT_FILTER_S 1</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// RFCORE_XREG_SRCMATCH register.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5468a6e422ee7d47d4403a4869559a38">  304</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_PEND_DATAREQ_ONLY \</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">                                0x00000004  // When this bit is set, the </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                            <span class="comment">// AUTOPEND function also requires </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// that the received frame is a </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                            <span class="comment">// DATA REQUEST MAC command frame. </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4ae93d764f94c208c4c6e1b9c84a9173">  310</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_PEND_DATAREQ_ONLY_M \</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5631b5de56801ccbfa5319fc4e85ea12">  312</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_PEND_DATAREQ_ONLY_S 2</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a93cf524bb297db77b220b7d33d559ebb">  313</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_AUTOPEND \</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">                                0x00000002  // Automatic acknowledgment </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// pending flag enable When a frame </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// is received, the pending bit in </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// the (possibly) returned </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// acknowledgment is set </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                            <span class="comment">// automatically when the following </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                            <span class="comment">// conditions are met: - </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                            <span class="comment">// FRMFILT.FRAME_FILTER_EN is set. </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                            <span class="comment">// - SRCMATCH.SRC_MATCH_EN is set. </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                            <span class="comment">// - SRCMATCH.AUTOPEND is set. - </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                            <span class="comment">// The received frame matches the </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                            <span class="comment">// current </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// SRCMATCH.PEND_DATAREQ_ONLY </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// setting. - The received source </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// address matches at least one </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// source match table entry, which </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// is enabled in SHORT_ADDR_EN and </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// SHORT_PEND_EN or in EXT_ADDR_EN </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                            <span class="comment">// and EXT_PEND_EN. </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab28eb81ec2befb9ca1a6129b98ad40fa">  334</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_AUTOPEND_M \</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a50b6c7ab24bb2ee60624d79732bc6726">  336</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_AUTOPEND_S 1</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8cad5828954a306a4f74e0330c2cf6ca">  337</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_SRC_MATCH_EN \</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">                                0x00000001  // Source address matching enable </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                            <span class="comment">// (requires that </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// FRMFILT.FRAME_FILTER_EN = 1) </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a24e74fa46a2bc97903d116170efbba73">  342</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_SRC_MATCH_EN_M \</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a15860a91de0cc74535def8859701d5c0">  344</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_SRC_MATCH_EN_S 0</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// RFCORE_XREG_SRCSHORTEN0 register.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a65b3c27352063275cf451e7dd3a09e04">  351</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN0_SHORT_ADDR_EN_M \</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">                                0x000000FF  // 7:0 part of the 24-bit word </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                            <span class="comment">// SHORT_ADDR_EN that enables or </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// disables source address matching </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// for each of the 24 short address </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// table entries Optional safety </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// feature: To ensure that an entry </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// in the source matching table is </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                            <span class="comment">// not used while it is being </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// updated, set the corresponding </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// SHORT_ADDR_EN bit to 0 while </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// updating. </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a54f3c53ded9dfc67733622f6d7af3edf">  364</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN0_SHORT_ADDR_EN_S 0</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// RFCORE_XREG_SRCSHORTEN1 register.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a522d30e919ac8f9073f92235fc02830b">  371</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN1_SHORT_ADDR_EN_M \</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">                                0x000000FF  // 15:8 part of the 24-bit word </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// SHORT_ADDR_EN See description of </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// SRCSHORTEN0.SHORT_ADDR_EN. </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a48ebcd98fb8aeeb5f8d5b0287f3966ce">  376</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN1_SHORT_ADDR_EN_S 0</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// RFCORE_XREG_SRCSHORTEN2 register.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4f3250042dd9016857cbf8c131f64a3a">  383</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN2_SHORT_ADDR_EN_M \</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">                                0x000000FF  // 23:16 part of the 24-bit word </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                            <span class="comment">// SHORT_ADDR_EN See description of </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// SRCSHORTEN0.SHORT_ADDR_EN. </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3d3096b8f7e0d4eb8ff810a600dff7c3">  388</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN2_SHORT_ADDR_EN_S 0</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// RFCORE_XREG_SRCEXTEN0 register.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1a3e335e060d4602c7b7f8840d43ab09">  395</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN0_EXT_ADDR_EN_M \</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">                                0x000000FF  // 7:0 part of the 24-bit word </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                            <span class="comment">// EXT_ADDR_EN that enables or </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                            <span class="comment">// disables source address matching </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                            <span class="comment">// for each of the 12 extended </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                            <span class="comment">// address table entries Write </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                            <span class="comment">// access: Extended address enable </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                            <span class="comment">// for table entry n (0 to 11) is </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                            <span class="comment">// mapped to EXT_ADDR_EN[2n]. All </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// EXT_ADDR_EN[2n + 1] bits are </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            <span class="comment">// read only. Read access: Extended </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// address enable for table entry n </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            <span class="comment">// (0 to 11) is mapped to </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="comment">// EXT_ADDR_EN[2n] and </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// EXT_ADDR_EN[2n + 1]. Optional </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// safety feature: To ensure that </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                            <span class="comment">// an entry in the source matching </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                            <span class="comment">// table is not used while it is </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                            <span class="comment">// being updated, set the </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                            <span class="comment">// corresponding EXT_ADDR_EN bit to </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                            <span class="comment">// 0 while updating. </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2d5aced84764a89dc8440d22f4004861">  417</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN0_EXT_ADDR_EN_S 0</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// RFCORE_XREG_SRCEXTEN1 register.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1ab700ad0b913e9f64827238f92864ea">  424</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN1_EXT_ADDR_EN_M \</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">                                0x000000FF  // 15:8 part of the 24-bit word </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                            <span class="comment">// EXT_ADDR_EN See description of </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                            <span class="comment">// SRCEXTEN0.EXT_ADDR_EN. </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a51d36f0909cf16865112413567d3421b">  429</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN1_EXT_ADDR_EN_S 0</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// RFCORE_XREG_SRCEXTEN2 register.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1f1573f4636c25090c0df51b10064a50">  436</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN2_EXT_ADDR_EN_M \</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">                                0x000000FF  // 23:16 part of the 24-bit word </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// EXT_ADDR_EN See description of </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                            <span class="comment">// SRCEXTEN0.EXT_ADDR_EN. </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afbd14b66344b5176e6571aed33744841">  441</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN2_EXT_ADDR_EN_S 0</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// RFCORE_XREG_FRMCTRL0 register.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aaf1e4c8d1919f9c0907869eaa204e6d4">  448</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_APPEND_DATA_MODE \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">                                0x00000080  // When AUTOCRC = 0: Don&#39;t care </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                            <span class="comment">// When AUTOCRC = 1: 0: RSSI + The </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            <span class="comment">// CRC_OK bit and the 7-bit </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                            <span class="comment">// correlation value are appended </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                            <span class="comment">// at the end of each received </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                            <span class="comment">// frame 1: RSSI + The CRC_OK bit </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                            <span class="comment">// and the 7-bit SRCRESINDEX are </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                            <span class="comment">// appended at the end of each </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                            <span class="comment">// received frame. </span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a319e60586a40c7b6cad7d9165b164695">  459</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_APPEND_DATA_MODE_M \</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9739390929adc20aeb5c5fde0e6020af">  461</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_APPEND_DATA_MODE_S 7</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9ae3b68bb5bfb9c3b5b2b44c3d9d046e">  462</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOCRC \</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">                                0x00000040  // In TX 1: A CRC-16 (ITU-T) is </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                            <span class="comment">// generated in hardware and </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                            <span class="comment">// appended to the transmitted </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                            <span class="comment">// frame. There is no need to write </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                            <span class="comment">// the last 2 bytes to TXBUF. 0: No </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// CRC-16 is appended to the frame. </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                            <span class="comment">// The last 2 bytes of the frame </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                            <span class="comment">// must be generated manually and </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                            <span class="comment">// written to TXBUF (if not, </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                            <span class="comment">// TX_UNDERFLOW occurs). In RX 1: </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            <span class="comment">// The CRC-16 is checked in </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                            <span class="comment">// hardware, and replaced in the </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                            <span class="comment">// RXFIFO by a 16-bit status word </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                            <span class="comment">// which contains a CRC OK bit. The </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                            <span class="comment">// status word is controllable </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// through APPEND_DATA_MODE. 0: The </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                            <span class="comment">// last 2 bytes of the frame </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                            <span class="comment">// (CRC-16 field) are stored in the </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                            <span class="comment">// RX FIFO. The CRC (if any) must </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                            <span class="comment">// be done manually. This setting </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                            <span class="comment">// does not influence </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                            <span class="comment">// acknowledgment transmission </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                            <span class="comment">// (including AUTOACK). </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a230a4f31cb2c5baed174bde5dd6d98ba">  487</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOCRC_M \</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0df82d3b40c4d5631e84fc2f3ff7978b">  489</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOCRC_S 6</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5e355be71e73c3dbc693d3140a4db82f">  490</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOACK \</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">                                0x00000020  // Defines whether the radio </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                            <span class="comment">// automatically transmits </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                            <span class="comment">// acknowledge frames or not. When </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                            <span class="comment">// autoack is enabled, all frames </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                            <span class="comment">// that are accepted by address </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                            <span class="comment">// filtering, have the acknowledge </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                            <span class="comment">// request flag set, and have a </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                            <span class="comment">// valid CRC are automatically </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                            <span class="comment">// acknowledged 12 symbol periods </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                            <span class="comment">// after being received. 0: Autoack </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                            <span class="comment">// disabled 1: Autoack enabled </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a535be07db03b3941fe3273132c6f3faa">  503</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOACK_M \</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6d3d88644e2f5197171071591a4701bb">  505</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOACK_S 5</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6385ab7609349eaaeb8b0f771daf78c8">  506</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_ENERGY_SCAN \</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">                                0x00000010  // Defines whether the RSSI </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                            <span class="comment">// register contains the </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                            <span class="comment">// most-recent signal strength or </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// the peak signal strength since </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                            <span class="comment">// the energy scan was enabled. 0: </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                            <span class="comment">// Most-recent signal strength 1: </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                            <span class="comment">// Peak signal strength </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aef67d09d987f322b8c993caee439bcd5">  515</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_ENERGY_SCAN_M \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6f9d1046d01595aa24601622e252460b">  517</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_ENERGY_SCAN_S 4</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a373c4c76c496d6e0fafb88e1aa6190cc">  518</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_RX_MODE_M \</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">                                0x0000000C  // Set RX modes. 00: Normal </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                            <span class="comment">// operation, use RX FIFO 01: </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                                            <span class="comment">// Receive serial mode, output </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                                            <span class="comment">// received data on to IOC; </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                            <span class="comment">// infinite RX 10: RX FIFO looping </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                            <span class="comment">// ignore overflow in RX FIFO; </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                            <span class="comment">// infinite reception 11: Same as </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                            <span class="comment">// normal operation except that </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                            <span class="comment">// symbol search is disabled. Can </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                            <span class="comment">// be used for RSSI or CCA </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                                            <span class="comment">// measurements when finding symbol </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                            <span class="comment">// is not desired. </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a332a83b08e0a73b5c96178b574edea37">  532</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_RX_MODE_S 2</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aff6b2d89b48bcd8391ff2aa9694a1c80">  533</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_TX_MODE_M \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">                                0x00000003  // Set test modes for TX. 00: </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                            <span class="comment">// Normal operation, transmit TX </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                            <span class="comment">// FIFO 01: Reserved, should not be </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                            <span class="comment">// used 10: TX FIFO looping ignore </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                            <span class="comment">// underflow in TX FIFO and read </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                                            <span class="comment">// cyclic; infinite transmission </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                            <span class="comment">// 11: Send random data from CRC; </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                            <span class="comment">// infinite transmission </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8546371d38cc2ddc8ba5ea40395da2a8">  543</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_TX_MODE_S 0</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// RFCORE_XREG_FRMCTRL1 register.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aaa4e36d2dcdd75e9ab75ed709b1704e5">  550</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_PENDING_OR \</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">                                0x00000004  // Defines whether the pending </span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                            <span class="comment">// data bit in outgoing </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                            <span class="comment">// acknowledgment frames is always </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                            <span class="comment">// set to 1 or controlled by the </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                            <span class="comment">// main FSM and the address </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                            <span class="comment">// filtering 0: Pending data bit is </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                            <span class="comment">// controlled by main FSM and </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                                            <span class="comment">// address filtering. 1: Pending </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">// data bit is always 1. </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6fd1bdd621d86e54312cd479dcd4fa51">  561</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_PENDING_OR_M \</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad957490b8392ee575312ebd20111de47">  563</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_PENDING_OR_S 2</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afd5a1012b4fa5332a1d71befc656b33f">  564</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_IGNORE_TX_UNDERF \</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">                                0x00000002  // Defines whether or not TX </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                            <span class="comment">// underflow should be ignored 0: </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// Normal TX operation. TX </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <span class="comment">// underflow is detected and TX is </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// aborted if underflow occurs. 1: </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                            <span class="comment">// Ignore TX underflow. Transmit </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                                            <span class="comment">// the number of bytes given by the </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                            <span class="comment">// frame-length field. </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af522770f807f08e84d8a361b1e167d0b">  574</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_IGNORE_TX_UNDERF_M \</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6f8bf411d1052c48de840ca56c38d908">  576</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_IGNORE_TX_UNDERF_S 1</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa758c7363b747298bd6fec18fe620f99">  577</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_SET_RXENMASK_ON_TX \</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">                                0x00000001  // Defines whether STXON sets bit </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// 6 in the RXENABLE register or </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                            <span class="comment">// leaves it unchanged 0: Does not </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            <span class="comment">// affect RXENABLE 1: Sets bit 6 in </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                            <span class="comment">// RXENABLE. Used for backward </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="comment">// compatibility with the CC2420. </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a672074c66a791384793d2dd740b61538">  585</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_SET_RXENMASK_ON_TX_M \</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afa010910cd762803b0beb729bca77fe1">  587</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_SET_RXENMASK_ON_TX_S 0</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// RFCORE_XREG_RXENABLE register.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2d5de0926c469edaaf36d7ff549af3c4">  594</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXENABLE_RXENMASK_M \</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">                                0x000000FF  // RXENABLE enables the receiver. </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                            <span class="comment">// A nonzero value in this register </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                            <span class="comment">// causes FFCTRL to enable the </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                            <span class="comment">// receiver when in idle, after </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                            <span class="comment">// transmission and after </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                            <span class="comment">// acknowledgement transmission. </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                                            <span class="comment">// The following strobes can modify </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                            <span class="comment">// RXENMASK: SRXON: Set bit 7 in </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                            <span class="comment">// RXENMASK. STXON: Set bit 6 in </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                            <span class="comment">// RXENMASK if SET_RXENMASK_ON_TX = </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                            <span class="comment">// 1. SRFOFF: Clears all bits in </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                            <span class="comment">// RXENMASK. SRXMASKBITSET: Set bit </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                            <span class="comment">// 5 in RXENMASK. SRXMASKBITCLR: </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                            <span class="comment">// Clear bit 5 in RXENMASK. There </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                            <span class="comment">// could be conflicts between the </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                            <span class="comment">// CSP and xreg_bus write </span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                                            <span class="comment">// operations if both operations </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                            <span class="comment">// try to modify RXENMASK </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                            <span class="comment">// simultaneously. To handle the </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                                            <span class="comment">// case of simultaneous access to </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                            <span class="comment">// RXENMASK the following rules </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                                            <span class="comment">// apply: - If the two sources </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                                            <span class="comment">// agree (they modify different </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                            <span class="comment">// parts of the register) both of </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                            <span class="comment">// their requests to modify </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            <span class="comment">// RXENMASK are processed. - If </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                            <span class="comment">// both operations try to modify </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                            <span class="comment">// the mask simultaneously, bus </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                            <span class="comment">// write operations to RXMASKSET </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                            <span class="comment">// and RXMASKCLR have priority over </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                            <span class="comment">// the CSP. This situation must be </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                            <span class="comment">// avoided. </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a237a12cbc028fd1e3505ba8993463e53">  628</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXENABLE_RXENMASK_S 0</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">// RFCORE_XREG_RXMASKSET register.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5bc2e48175cebfd0788f2256dbd27076">  635</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKSET_RXENMASKSET_M \</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">                                0x000000FF  // When written, the written data </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                            <span class="comment">// is ORed with the RXENMASK and </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                            <span class="comment">// stored in RXENMASK. </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1510ab97a2381865f04ed8aac21dff1c">  640</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKSET_RXENMASKSET_S 0</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// RFCORE_XREG_RXMASKCLR register.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac545aa9ee4523438014854e8355f0434">  647</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKCLR_RXENMASKCLR_M \</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">                                0x000000FF  // When written, the written data </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                            <span class="comment">// is inverted and ANDed with the </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                            <span class="comment">// RXENMASK and stored in RXENMASK. </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                            <span class="comment">// For example, if 1 is written to </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                            <span class="comment">// one or more bit positions in </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                            <span class="comment">// this register, the corresponding </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                            <span class="comment">// bits are cleared in RXENMASK. </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9c44ca20277e9266c741edb6d708952e">  656</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXMASKCLR_RXENMASKCLR_S 0</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// RFCORE_XREG_FREQTUNE register.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8f16c4bdc731d6533cfbe90d22adda5f">  663</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQTUNE_XOSC32M_TUNE_M \</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">                                0x0000000F  // Tune crystal oscillator The </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                                            <span class="comment">// default setting 1111 leaves the </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                            <span class="comment">// XOSC untuned. Changing the </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                            <span class="comment">// setting from the default setting </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                            <span class="comment">// (1111) switches in extra </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                            <span class="comment">// capacitance to the oscillator, </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                            <span class="comment">// effectively lowering the XOSC </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                            <span class="comment">// frequency. Hence, a higher </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                            <span class="comment">// setting gives a higher </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                            <span class="comment">// frequency. </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa731afdd35971faae99cb978a1d199bf">  675</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQTUNE_XOSC32M_TUNE_S 0</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">// RFCORE_XREG_FREQCTRL register.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2885d641e96c9f9b91cecb3d6131d590">  682</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQCTRL_FREQ_M \</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">                                0x0000007F  // Frequency control word The </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                            <span class="comment">// frequency word in FREQ[6:0] is </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                                            <span class="comment">// an offset value from 2394 (fRF = </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                                            <span class="comment">// FREQ[6 0] + 2394). The </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                                            <span class="comment">// RF-frequency is specified from </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                            <span class="comment">// 2405 to 2480 MHz in 1-MHz steps; </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                            <span class="comment">// hence, the only valid settings </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                                            <span class="comment">// for FREQ[6:0] are 11 to 86 (11 + </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                                            <span class="comment">// 2394 = 2405 and 86 + 2394 = </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                            <span class="comment">// 2480). The device supports the </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                            <span class="comment">// frequency range from 2394 to </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                            <span class="comment">// 2507 MHz. Consequently, the </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                                            <span class="comment">// usable settings for FREQ[6:0] </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                                            <span class="comment">// are 0 to 113. Settings outside </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                            <span class="comment">// of the usable range (114 to 127) </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                            <span class="comment">// give a frequency of 2507 MHz. </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                            <span class="comment">// IEEE 802.15.4-2006 specifies a </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                                            <span class="comment">// frequency range from 2405 MHz to </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                                            <span class="comment">// 2480 MHz with 16 channels 5 MHz </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                            <span class="comment">// apart. The channels are numbered </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                            <span class="comment">// 11 through 26. For an IEEE </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                            <span class="comment">// 802.15.4-2006 compliant system, </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                            <span class="comment">// the only valid settings are thus </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                            <span class="comment">// FREQ[6:0] = 11 + 5 (channel </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// number - 11). </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1056ba3fdc9f95f9e107d11be4c24d8b">  709</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQCTRL_FREQ_S 0</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">// RFCORE_XREG_TXPOWER register.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aac6ae653a7d4a47a3b3dc77e9c0743d6">  716</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER_PA_POWER_M \</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">                                0x000000F0  // PA power control </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a61df7c32a457ecc9ddf9bca334c1da40">  719</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER_PA_POWER_S 4</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac1c12a0fb4be7968c0bbe3a6a24ed780">  720</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER_PA_BIAS_M \</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">                                0x0000000F  // PA bias control </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3c409951b4eb493f4a20780089cdc292">  723</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER_PA_BIAS_S 0</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// RFCORE_XREG_TXCTRL register.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aff6020a64448927a55829436e76a93a2">  730</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_DAC_CURR_M \</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">                                0x00000070  // Change the current in the DAC. </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6a3806c1f9632a27218747fb7ab39878">  733</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_DAC_CURR_S 4</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa2c02981816e0cc166d2d4cc276fd63c">  734</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_DAC_DC_M \</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">                                0x0000000C  // Adjusts the DC level to the TX </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                            <span class="comment">// mixer. </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a53b0ff34d5e524571ea5379f50fdffab">  738</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_DAC_DC_S 2</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a594107305c92646b98a89498989a3bdb">  739</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_TXMIX_CURRENT_M \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                0x00000003  // Transmit mixers core current </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                                            <span class="comment">// Current increases with </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                            <span class="comment">// increasing setting. </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9035994fd7b0b47518d084602a9c658c">  744</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXCTRL_TXMIX_CURRENT_S 0</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">// RFCORE_XREG_FSMSTAT0 register.</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8d3f8ab89c4632a15b7c9d499975207e">  751</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_DONE \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                                0x00000080  // Frequency synthesis calibration </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                                            <span class="comment">// has been performed since the </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                            <span class="comment">// last time the FS was turned on. </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adad1009bc797168ae0646d0a2eb328f2">  756</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_DONE_M \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa8e038fab9abbc6340e84bcde03e4cfa">  758</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_DONE_S 7</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4a838619c81a51276d39bac4672aafa6">  759</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_RUNNING \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                                0x00000040  // Frequency synthesis calibration </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                            <span class="comment">// status 0: Calibration is </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                            <span class="comment">// complete or not started. 1: </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                            <span class="comment">// Calibration is in progress. </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af0e743334efae3cff8d640eaeb884650">  765</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_RUNNING_M \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa3406571852c9252375c6c78d03ff198">  767</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_CAL_RUNNING_S 6</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a74148ddabed40724f1bb6890fbe91dc4">  768</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_FSM_FFCTRL_STATE_M \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">                                0x0000003F  // Gives the current state of the </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                            <span class="comment">// FIFO and frame control (FFCTRL) </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                            <span class="comment">// finite state-machine. </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab5ded0c58a17186e16949032ff766513">  773</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT0_FSM_FFCTRL_STATE_S 0</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">// RFCORE_XREG_FSMSTAT1 register.</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aeed735c783f17a91316cc1539c5679d2">  780</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFO \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">                                0x00000080  // FIFO is high when there is data </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                            <span class="comment">// in the RX FIFO. FIFO is low </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                            <span class="comment">// during RX FIFO overflow. </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab78aecd81da91352ba4b808c219749b3">  785</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFO_M \</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adf977a83ec7aece92765a589235094c8">  787</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFO_S 7</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7338c716e311db8c65358ed6d92bc943">  788</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFOP \</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">                                0x00000040  // FIFOP is set high when there </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                                            <span class="comment">// are at more than FIFOP_THR bytes </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                                            <span class="comment">// of data in the RX FIFO that has </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// passed frame filtering. FIFOP is </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                            <span class="comment">// set high when there is at least </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                            <span class="comment">// one complete frame in the RX </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                            <span class="comment">// FIFO. FIFOP is high during RX </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                            <span class="comment">// FIFO overflow. </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adadf70c47390887bbd209545d865dc09">  798</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFOP_M \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae9029d2c8e76ccb2cdcbf963498fc129">  800</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFOP_S 6</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a05d3ebcbbd6bd83658bb4b8349858adc">  801</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SFD \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                0x00000020  // In TX 0: When a complete frame </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                            <span class="comment">// with SFD was sent or no SFD was </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                            <span class="comment">// sent 1: SFD was sent. In RX 0: </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                            <span class="comment">// When a complete frame was </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                            <span class="comment">// received or no SFD was received </span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                            <span class="comment">// 1: SFD was received. </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a961cd9e7a14d867f6bdf3b40369fedf8">  809</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SFD_M \</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1e926c31d3f27890ac7ccda87b346104">  811</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SFD_S 5</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a902d2e041989baa6cf16a6c4e657e012">  812</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_CCA \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">                                0x00000010  // Clear channel assessment </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                            <span class="comment">// Dependent on CCA_MODE settings. </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                            <span class="comment">// See CCACTRL1 for details. </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5a5e78dbde62fba76a934852d4f59fe7">  817</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_CCA_M \</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a69fa59e3db745e8b28824d7d3fe5c5d8">  819</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_CCA_S 4</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a687d60918660f81310e8e8f94cdb1780">  820</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SAMPLED_CCA \</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">                                0x00000008  // Contains a sampled value of the </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                                            <span class="comment">// CCA The value is updated when a </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                            <span class="comment">// SSAMPLECCA or STXONCCA strobe is </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                            <span class="comment">// issued. </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7d2323266eaf1ada1f33ca11c8b6bb81">  826</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SAMPLED_CCA_M \</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2ac0c8d37e0382c39574564da8816843">  828</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SAMPLED_CCA_S 3</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aba0f7824679f7ea7bee0cd692881d8c0">  829</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_LOCK_STATUS \</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">                                0x00000004  // 1 when PLL is in lock; </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                                            <span class="comment">// otherwise 0 </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa39706e5d17dd8ebd1b16ac107d9019d">  833</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_LOCK_STATUS_M \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad508591314e7481c95d5872f7c0c7b52">  835</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_LOCK_STATUS_S 2</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8e58e415541127990c9449aa1bb9d18a">  836</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_TX_ACTIVE \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">                                0x00000002  // Status signal Active when FFC </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                                            <span class="comment">// is in one of the transmit states </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af6e77c12f424692be92210d65dbb6afb">  840</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_TX_ACTIVE_M \</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7120b335c140e900f1308b4823b327d1">  842</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_TX_ACTIVE_S 1</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3f3c85d81b8d8daccb367bfd9172fd00">  843</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_RX_ACTIVE \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                0x00000001  // Status signal Active when FFC </span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                                            <span class="comment">// is in one of the receive states </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abade35c49e4c7ef43458a625df934056">  847</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_RX_ACTIVE_M \</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a262c00684208b2f3f780aa5d71aad0b9">  849</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_RX_ACTIVE_S 0</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">// RFCORE_XREG_FIFOPCTRL register.</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab4ab6ddbff6daba627b0492ef12a5683">  856</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FIFOPCTRL_FIFOP_THR_M \</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">                                0x0000007F  // Threshold used when generating </span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                            <span class="comment">// FIFOP signal </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5913a8b83b06660e47592cfa545bb6c9">  860</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FIFOPCTRL_FIFOP_THR_S 0</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">// RFCORE_XREG_FSMCTRL register.</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa30e445bff7cb12498feb8227933c887">  867</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_SLOTTED_ACK \</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">                                0x00000002  // Controls timing of transmission </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                                            <span class="comment">// of acknowledge frames 0: The </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                            <span class="comment">// acknowledge frame is sent 12 </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                                            <span class="comment">// symbol periods after the end of </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                                            <span class="comment">// the received frame which </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                            <span class="comment">// requests the aknowledge. 1: The </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                            <span class="comment">// acknowledge frame is sent at the </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                                            <span class="comment">// first backoff-slot boundary more </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                            <span class="comment">// than 12 symbol periods after the </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// end of the received frame which </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                                            <span class="comment">// requests the aknowledge. </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aed43d9c0d767c820e43c799091af9799">  880</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_SLOTTED_ACK_M \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a31dd055290202ab91afe237652e0fd3c">  882</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_SLOTTED_ACK_S 1</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a414af412af0980cb81026b8bd98e6587">  883</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_RX2RX_TIME_OFF \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                0x00000001  // Defines whether or not a </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                                            <span class="comment">// 12-symbol time-out should be </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                                            <span class="comment">// used after frame reception has </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                                            <span class="comment">// ended. 0: No time-out 1: </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="comment">// 12-symbol-period time-out </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a78de678e92e0fe2043a5a93db7087be3">  890</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_RX2RX_TIME_OFF_M \</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5bf599e8c42ebfc90df78c473d4ac370">  892</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMCTRL_RX2RX_TIME_OFF_S 0</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">// RFCORE_XREG_CCACTRL0 register.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a22053be847fab1d00740a3ceeec28932">  899</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL0_CCA_THR_M \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                0x000000FF  // Clear-channel-assessment </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                            <span class="comment">// threshold value, signed </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                            <span class="comment">// 2&#39;s-complement number for </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                            <span class="comment">// comparison with the RSSI. The </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                            <span class="comment">// unit is 1 dB, offset is 73dB The </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                            <span class="comment">// CCA signal goes high when the </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                            <span class="comment">// received signal is below this </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                            <span class="comment">// value. The CCA signal is </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                                            <span class="comment">// available on the CCA pin and in </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                            <span class="comment">// the FSMSTAT1 register. The value </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                            <span class="comment">// must never be set lower than </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                                            <span class="comment">// CCA_HYST - 128 to avoid </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                                            <span class="comment">// erroneous behavior of the CCA </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                            <span class="comment">// signal. Note: The reset value </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                            <span class="comment">// translates to an input level of </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                                            <span class="comment">// approximately -32 - 73 = -105 </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                            <span class="comment">// dBm, which is well below the </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                            <span class="comment">// sensitivity limit. This means </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                            <span class="comment">// that the CCA signal never </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                                            <span class="comment">// indicates a clear channel. This </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                            <span class="comment">// register should be updated to </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                            <span class="comment">// 0xF8, which translates to an </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                            <span class="comment">// input level of about -8 - 73 = </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                            <span class="comment">// -81 dBm. </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a624e92de1dbd47ddd97ce6d4f0b11fab">  925</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL0_CCA_THR_S 0</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// RFCORE_XREG_CCACTRL1 register.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a094a7d81a7750b7dc60b2e55750e0b31">  932</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL1_CCA_MODE_M \</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">                                0x00000018  // 00: CCA always set to 1 01: CCA </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                                            <span class="comment">// = 1 when RSSI &lt; CCA_THR - </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                            <span class="comment">// CCA_HYST; CCA = 0 when RSSI &gt;= </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                            <span class="comment">// CCA_THR 10: CCA = 1 when not </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <span class="comment">// receiving a frame, else CCA = 0 </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="comment">// 11: CCA = 1 when RSSI &lt; CCA_THR </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                            <span class="comment">// - CCA_HYST and not receiving a </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                                            <span class="comment">// frame; CCA = 0 when RSSI &gt;= </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                                            <span class="comment">// CCA_THR or when receiving a </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                                            <span class="comment">// frame </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac5ce69fce3624c1684d897b5bf271be3">  944</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL1_CCA_MODE_S 3</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a154487544376facc864c481441561c34">  945</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL1_CCA_HYST_M \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">                                0x00000007  // Sets the level of CCA </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                            <span class="comment">// hysteresis. Unsigned values </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                            <span class="comment">// given in dB </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#affdfa7c5be7981a9562877db5143fc68">  950</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL1_CCA_HYST_S 0</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">// RFCORE_XREG_RSSI register.</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a536af7e98a83e8a5634a2da6e3960993">  957</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSI_RSSI_VAL_M \</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">                                0x000000FF  // RSSI estimate on a logarithmic </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                                            <span class="comment">// scale, signed number on 2&#39;s </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                                            <span class="comment">// complement Unit is 1 dB, offset </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                                            <span class="comment">// is 73dB. The RSSI value is </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                            <span class="comment">// averaged over eight symbol </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                                            <span class="comment">// periods. The RSSI_VALID status </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                                            <span class="comment">// bit should be checked before </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                                            <span class="comment">// reading RSSI_VAL for the first </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                                            <span class="comment">// time. The reset value of -128 </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                                            <span class="comment">// also indicates that the RSSI </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;                                            <span class="comment">// value is invalid. </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1560bd51d2d3a09af1c55a1f48e92729">  970</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSI_RSSI_VAL_S 0</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">// RFCORE_XREG_RSSISTAT register.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af10786ad574613b86e5b9aa1d20c0e00">  977</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT_RSSI_VALID \</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">                                0x00000001  // RSSI value is valid. Occurs </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                                            <span class="comment">// eight symbol periods after </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                                            <span class="comment">// entering RX. </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acca5ae02f2a55067bceea0ae0060f963">  982</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT_RSSI_VALID_M \</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac4a13156cf00ce91e6c84d6dbeb18e18">  984</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT_RSSI_VALID_S 0</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">// RFCORE_XREG_RXFIRST register.</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af5f99fd2e44a15668b5881b5de71f682">  991</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_DATA_M \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">                                0x000000FF  // First byte of the RX FIFO Note: </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                                            <span class="comment">// Reading this register does not </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                                            <span class="comment">// modify the contents of the FIFO. </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4edb9d88a09e731af945ce30edf5358d">  996</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_DATA_S 0</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// RFCORE_XREG_RXFIFOCNT register.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7d54c34e6846c43b9543cbdbc46d16b3"> 1003</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIFOCNT_RXFIFOCNT_M \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">                                0x000000FF  // Number of bytes in the RX FIFO </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                                            <span class="comment">// (unsigned integer) </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4046c1f34fa38ce6caba4912cc955f6e"> 1007</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIFOCNT_RXFIFOCNT_S 0</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">// RFCORE_XREG_TXFIFOCNT register.</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aebd19be52e50dddddf60cfa2fdd3b986"> 1014</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIFOCNT_TXFIFOCNT_M \</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">                                0x000000FF  // Number of bytes in the TX FIFO </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                                            <span class="comment">// (unsigned integer) </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5518e1ba8fb90f28092be8d2b32fb495"> 1018</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIFOCNT_TXFIFOCNT_S 0</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">// RFCORE_XREG_RXFIRST_PTR register.</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2f255e0a39aadad9e38d7b0fb2ccdea7"> 1025</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_PTR_RXFIRST_PTR_M \</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">                                0x000000FF  // RAM address offset of the first </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                                            <span class="comment">// byte in the RX FIFO </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af3ae39b9fa6ea4209d7fa7c1261a9abe"> 1029</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXFIRST_PTR_RXFIRST_PTR_S 0</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// RFCORE_XREG_RXLAST_PTR register.</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a59b08b2b89226640f08a00f4b56fe7bb"> 1036</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXLAST_PTR_RXLAST_PTR_M \</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">                                0x000000FF  // RAM address offset of the last </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                                            <span class="comment">// byte + 1 byte in the RX FIFO </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2d963ce7c13ed0432288ca7144444354"> 1040</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXLAST_PTR_RXLAST_PTR_S 0</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">// RFCORE_XREG_RXP1_PTR register.</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad2b75193cf9bdc838d5c1bc6fd69e7aa"> 1047</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXP1_PTR_RXP1_PTR_M \</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">                                0x000000FF  // RAM address offset of the first </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                                            <span class="comment">// byte of the first frame in the </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                            <span class="comment">// RX FIFO </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6d123769d12b10ddf7a45ef277474dba"> 1052</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXP1_PTR_RXP1_PTR_S 0</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">// RFCORE_XREG_TXFIRST_PTR register.</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abe54c9b37a1896dd45e2b7cdf60c6802"> 1059</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIRST_PTR_TXFIRST_PTR_M \</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">                                0x000000FF  // RAM address offset of the next </span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                                            <span class="comment">// byte to be transmitted from the </span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                            <span class="comment">// TX FIFO </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a187bc14748c001486d811530b26ed4a6"> 1064</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFIRST_PTR_TXFIRST_PTR_S 0</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">// RFCORE_XREG_TXLAST_PTR register.</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7e35e56b0c88c31d9cee41496de11e64"> 1071</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXLAST_PTR_TXLAST_PTR_M \</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">                                0x000000FF  // RAM address offset of the last </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                            <span class="comment">// byte + 1 byte of the TX FIFO </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab4ba8e97206bd3235ee5f436252f1f63"> 1075</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXLAST_PTR_TXLAST_PTR_S 0</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">// RFCORE_XREG_RFIRQM0 register.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aee6f212f5ed1d53fcbd978647432b2ed"> 1082</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM0_RFIRQM_M \</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">                                0x000000FF  // Bit mask is masking out </span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                                            <span class="comment">// interrupt sources. Bit position: </span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;                                            <span class="comment">// 7: RXMASKZERO 6: RXPKTDONE 5: </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;                                            <span class="comment">// FRAME_ACCEPTED 4: </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                                            <span class="comment">// SRC_MATCH_FOUND 3: </span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                                            <span class="comment">// SRC_MATCH_DONE 2: FIFOP 1: SFD </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                                            <span class="comment">// 0: ACT_UNUSED </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5cc87d03e712f69f26a79cd15ae70e11"> 1091</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM0_RFIRQM_S 0</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// RFCORE_XREG_RFIRQM1 register.</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acd2dab4d1033f208228d37ebb6c1dfb3"> 1098</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM1_RFIRQM_M \</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">                                0x0000003F  // Bit mask is masking out </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                            <span class="comment">// interrupt sources. Bit position: </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                                            <span class="comment">// 5: CSP_WAIT 4: CSP_STOP 3: </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                                            <span class="comment">// CSP_MANINT 2: RF_IDLE 1: TXDONE </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                                            <span class="comment">// 0: TXACKDONE </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac3461a9336ad87cbf08106f9a0184cf9"> 1105</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFIRQM1_RFIRQM_S 0</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// RFCORE_XREG_RFERRM register.</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a62fc9f05bfa0d1d62771550ab4d44c10"> 1112</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFERRM_RFERRM_M \</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">                                0x0000007F  // Bit mask is masking out </span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                                            <span class="comment">// interrupt sources. Bit position: </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                                            <span class="comment">// 6: STROBE_ERR 5: TXUNDERF 4: </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                                            <span class="comment">// TXOVERF 3: RXUNDERF 2: RXOVERF </span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                                            <span class="comment">// 1: RXABO 0: NLOCK </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5c0a5dab6a6637120dfd42f94eee0152"> 1119</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFERRM_RFERRM_S 0</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">// RFCORE_XREG_RFRND register.</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a56fd932dd0e8ba72ee322ee1c920b816"> 1126</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_QRND  0x00000002  // Random bit from the Q channel </span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                                            <span class="comment">// of the receiver </span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0b59b836ac6538ef279f25133b0832b3"> 1128</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_QRND_M \</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac4ad57c9e08a5b5f46ea431f704b5c50"> 1130</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_QRND_S 1</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a64213012ba29c676615896c6697f3075"> 1131</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_IRND  0x00000001  // Random bit from the I channel </span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;                                            <span class="comment">// of the receiver </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab46d11a759dfd238f558656e263a19d4"> 1133</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_IRND_M \</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a08bab3976b69e19bcf8d8dbdf37926a9"> 1135</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_IRND_S 0</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// RFCORE_XREG_MDMCTRL0 register.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a44c15fd20debb2b299e80d430157a9b3"> 1142</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEM_NUM_ZEROS_M \</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">                                0x000000C0  // Sets how many zero symbols must </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                                            <span class="comment">// be detected before the sync word </span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                                            <span class="comment">// when searching for sync. Only </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                                            <span class="comment">// one zero symbol is required to </span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                                            <span class="comment">// have a correlation value above </span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                                            <span class="comment">// the correlation threshold set in </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                                            <span class="comment">// the MDMCTRL1 register. 00: </span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                                            <span class="comment">// Reserved 01: 1 zero symbol 10: 2 </span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                                            <span class="comment">// zero symbols 11: 3 zero symbols </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a172937fc7a5473d07fc67cc1a3ec38d4"> 1153</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEM_NUM_ZEROS_S 6</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2e3b3d337e3014953d69f6c6c5bbfb22"> 1154</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEMOD_AVG_MODE \</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">                                0x00000020  // Defines the behavior or the </span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                                            <span class="comment">// frequency offset averaging </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                                            <span class="comment">// filter. 0: Lock average level </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                                            <span class="comment">// after preamble match. Restart </span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                            <span class="comment">// frequency offset calibration </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                                            <span class="comment">// when searching for the next </span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                                            <span class="comment">// frame. 1: Continuously update </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                                            <span class="comment">// average level. </span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a68a509bbcc852f63b2189d6191557199"> 1164</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEMOD_AVG_MODE_M \</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a34db70a933c7e123160b4bdc0d35f7c8"> 1166</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_DEMOD_AVG_MODE_S 5</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1e833b5da92a8365c9cc4c2940e3dd2a"> 1167</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_PREAMBLE_LENGTH_M \</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">                                0x0000001E  // The number of preamble bytes </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                                            <span class="comment">// (two zero-symbols) to be sent in </span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                            <span class="comment">// TX mode before the SFD, encoded </span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                                            <span class="comment">// in steps of 2 symbols (1 byte). </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                                            <span class="comment">// The reset value of 2 is </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                            <span class="comment">// compliant with IEEE 802.15.4. </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                            <span class="comment">// 0000: 2 leading-zero bytes 0001: </span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                            <span class="comment">// 3 leading-zero bytes 0010: 4 </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                            <span class="comment">// leading-zero bytes ... 1111: 17 </span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                                            <span class="comment">// leading-zero bytes </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7cc780284dcf068e2b4a1405c8797865"> 1179</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_PREAMBLE_LENGTH_S 1</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac14a20430fbddfde08e5d5ac728aaf66"> 1180</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_TX_FILTER \</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">                                0x00000001  // Defines the kind of TX filter </span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                                            <span class="comment">// that is used. The normal TX </span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                                            <span class="comment">// filter is as defined by the IEEE </span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                                            <span class="comment">// 802.15.4 standard. Extra </span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;                                            <span class="comment">// filtering may be applied to </span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;                                            <span class="comment">// lower the out-of-band emissions. </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                                            <span class="comment">// 0: Normal TX filtering 1: Enable </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;                                            <span class="comment">// extra filtering </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad762e2489385e02f8f0d1b79eb7d5279"> 1190</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_TX_FILTER_M \</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a31ea53c3e346a3f00576de258911af8b"> 1192</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL0_TX_FILTER_S 0</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">// RFCORE_XREG_MDMCTRL1 register.</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aef5d17b547105a00d8ece4e7ae50d31d"> 1199</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR_SFD \</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">                                0x00000020  // Defines requirements for SFD </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                                            <span class="comment">// detection: 0: The correlation </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                            <span class="comment">// value of one of the zero symbols </span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                                            <span class="comment">// of the preamble must be above </span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                                            <span class="comment">// the correlation threshold. 1: </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;                                            <span class="comment">// The correlation value of one </span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;                                            <span class="comment">// zero symbol of the preamble and </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                                            <span class="comment">// both symbols in the SFD must be </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                            <span class="comment">// above the correlation threshold. </span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a867b214da7eb913400bfea41b065c9e5"> 1210</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR_SFD_M \</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9c89db0ea0e75b24edfb21adc717ef10"> 1212</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR_SFD_S 5</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a08f56966c0ec643750588f72e2caa98b"> 1213</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR_M \</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">                                0x0000001F  // Demodulator correlator </span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                                            <span class="comment">// threshold value, required before </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;                                            <span class="comment">// SFD search. Threshold value </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                                            <span class="comment">// adjusts how the receiver </span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                                            <span class="comment">// synchronizes to data from the </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                            <span class="comment">// radio. If the threshold is set </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                                            <span class="comment">// too low, sync can more easily be </span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                                            <span class="comment">// found on noise. If set too high, </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                                            <span class="comment">// the sensitivity is reduced, but </span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                                            <span class="comment">// sync is not likely to be found </span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;                                            <span class="comment">// on noise. In combination with </span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                                            <span class="comment">// DEM_NUM_ZEROS, the system can be </span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                            <span class="comment">// tuned so sensitivity is high </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                            <span class="comment">// with less sync found on noise. </span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a72f1238d5dfc5e1438366237ebc201cd"> 1229</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMCTRL1_CORR_THR_S 0</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">// RFCORE_XREG_FREQEST register.</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2262be5ae14c425c3badef5f8706a756"> 1236</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQEST_FREQEST_M \</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">                                0x000000FF  // Signed 2&#39;s-complement value. </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                                            <span class="comment">// Contains an estimate of the </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                            <span class="comment">// frequency offset between carrier </span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                            <span class="comment">// and the receiver LO. The offset </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                                            <span class="comment">// frequency is FREQEST x 7800 Hz. </span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                                            <span class="comment">// DEM_AVG_MODE controls when this </span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                                            <span class="comment">// estimate is updated. If </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                                            <span class="comment">// DEM_AVG_MODE = 0, it is updated </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                                            <span class="comment">// until sync is found. Then the </span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                                            <span class="comment">// frequency offset estimate is </span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                                            <span class="comment">// frozen until the end of the </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;                                            <span class="comment">// received frame. If DEM_AVG_MODE </span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;                                            <span class="comment">// = 1, it is updated as long as </span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                            <span class="comment">// the demodulator is enabled. To </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                            <span class="comment">// calculate the correct value, one </span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                            <span class="comment">// must use an offset </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                            <span class="comment">// (FREQEST_offset), which can be </span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                                            <span class="comment">// found in the device data sheet. </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                                            <span class="comment">// Real FREQEST value = FREQEST - </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                            <span class="comment">// FREQEST_offset. </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4e422471510e57b72b680ba21c240eeb"> 1258</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQEST_FREQEST_S 0</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">// RFCORE_XREG_RXCTRL register.</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a84e931d209fdaeb71cd0c40ba967c5e8"> 1265</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_GBIAS_LNA2_REF_M \</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">                                0x00000030  // Adjusts front-end LNA2/mixer </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;                                            <span class="comment">// PTAT current output (from M = 3 </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;                                            <span class="comment">// to M = 6), default: M = 5 </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1bc7f7bca8e4dd9ee517b2a1dea69f49"> 1270</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_GBIAS_LNA2_REF_S 4</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae2d07425852457ee6a397d7a220bad3d"> 1271</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_GBIAS_LNA_REF_M \</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">                                0x0000000C  // Adjusts front-end LNA PTAT </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                            <span class="comment">// current output (from M = 3 to M </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;                                            <span class="comment">// = 6), default: M = 5 </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adfe71751111608e8e7070ca3dd3e71b9"> 1276</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_GBIAS_LNA_REF_S 2</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a25483bd8c5db4dbee6fde13acc7877e0"> 1277</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_MIX_CURRENT_M \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                                0x00000003  // Control of the output current </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                            <span class="comment">// from the receiver mixers The </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                                            <span class="comment">// current increases with </span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                                            <span class="comment">// increasing setting set. </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1a6904ee347ab6aef3a2f14d70d03d0c"> 1283</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXCTRL_MIX_CURRENT_S 0</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">// RFCORE_XREG_FSCTRL register.</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae7b34fac4577d8fb9103148fd1e6ec1b"> 1290</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_PRE_CURRENT_M \</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">                                0x000000C0  // Prescaler current setting </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3077b79a06585d15326b46b2eb410be9"> 1293</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_PRE_CURRENT_S 6</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a06dc1ebe7f76e771445961f65634b182"> 1294</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_TX_M \</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">                                0x00000030  // Adjusts current in mixer and PA </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                                            <span class="comment">// buffers Used when TX_ACTIVE = 1 </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adaa56a308879900602ccf51b9b9ae2d7"> 1298</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_TX_S 4</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7b2af85ba451b2b466106a08d12af769"> 1299</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_RX_M \</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">                                0x0000000C  // Adjusts current in mixer and PA </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;                                            <span class="comment">// buffers Used when TX_ACTIVE = 0 </span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aecabb6d13fdd8126bba2718e0c64e29e"> 1303</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_RX_S 2</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6bd9417ee68d82c47139e27bb76baea0"> 1304</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_CURRENT_M \</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">                                0x00000003  // Adjusts divider currents, </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                                            <span class="comment">// except mixer and PA buffers </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5930272329217b7cea16a1c88e15792c"> 1308</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCTRL_LODIV_CURRENT_S 0</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">// RFCORE_XREG_FSCAL0 register.</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af5a962c624292c1b017cf385e8ecedd8"> 1315</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_VCO_CURR_COMP_EN_OV \</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">                                0x00000080  // Force on the current comparator </span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                                            <span class="comment">// in the VCO. This signal is ORed </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;                                            <span class="comment">// with the signal coming from the </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;                                            <span class="comment">// calibration module. </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a99eeda64c82f93e57ef98c113eca38bb"> 1321</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_VCO_CURR_COMP_EN_OV_M \</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0f86403ae2b29f6d909548813244f057"> 1323</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_VCO_CURR_COMP_EN_OV_S 7</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1de9fb206bda457dee492c035c7378c3"> 1324</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_CHP_DISABLE \</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">                                0x00000040  // Set this bit to manually </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                                            <span class="comment">// disable charge pump by masking </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                                            <span class="comment">// the up and down pulses from the </span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;                                            <span class="comment">// phase detector. </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a14c5880ed82896fa82e862ff0e7b7c2e"> 1330</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_CHP_DISABLE_M \</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a67ba228b432e7e654a6c0194c87b1cee"> 1332</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_CHP_DISABLE_S 6</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a24a1bba76bbb4ba5ededfc3799cb533c"> 1333</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_CHP_CURRENT_M \</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">                                0x0000003C  // Digital bit vector defining the </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                                            <span class="comment">// charge-pump output current on an </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                                            <span class="comment">// exponential scale If </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                                            <span class="comment">// FFC_BW_BOOST = 0, the read value </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                                            <span class="comment">// is the value stored in </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                                            <span class="comment">// CHP_CURRENT. If FFC_BW_BOOST = </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                            <span class="comment">// 1, the read value is CHP_CURRENT </span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                            <span class="comment">// + 4. If the addition causes </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                                            <span class="comment">// overflow, the signal is </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                                            <span class="comment">// saturated. </span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a87f72ebe35381dee224a2525848a84df"> 1345</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_CHP_CURRENT_S 2</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5b62ea359c3af016a231141d5da3b976"> 1346</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_BW_BOOST_MODE_M \</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">                                0x00000003  // Control signal Defines the </span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                                            <span class="comment">// synthesizer boost mode 00: No </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                                            <span class="comment">// BW_BOOST 01: BW_BOOST is high </span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                                            <span class="comment">// during calibration and </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                                            <span class="comment">// approximately 30 us into the </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                                            <span class="comment">// settling. 10: BW_BOOST is always </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                                            <span class="comment">// on (or high). 11: Reserved </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7455d6fefa7313d196e891a23f29552c"> 1355</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL0_BW_BOOST_MODE_S 0</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">// RFCORE_XREG_FSCAL1 register.</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adbe3551eb407f9b324c396fe494de389"> 1362</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL_OE \</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">                                0x00000080  // Override current calibration </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9bbee53159a0b40028b2f1d9dabecef2"> 1365</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL_OE_M \</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af64970be23309edcc9a35924075eb105"> 1367</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL_OE_S 7</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9a066fb7018ec718184699f230132282"> 1368</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL_M \</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">                                0x0000007C  // Calibration result Override </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                                            <span class="comment">// value if VCO_CURR_CAL_OE = 1 </span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a39962fbd39619f12a448df32116c5de6"> 1372</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_CAL_S 2</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2f559385cc0b3fef22f41c5c68367545"> 1373</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_M \</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">                                0x00000003  // Defines current in VCO core </span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                                            <span class="comment">// Sets the multiplier between </span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                                            <span class="comment">// calibrated current and VCO </span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                            <span class="comment">// current. </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0e6a4e8527fa14116bc7ca00da2849f5"> 1379</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL1_VCO_CURR_S 0</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">// RFCORE_XREG_FSCAL2 register.</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae3c399c8159f16ae1d7b4d53172b0d52"> 1386</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR_OE \</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">                                0x00000040  // Override the calibration result </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                                            <span class="comment">// with the value from </span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                                            <span class="comment">// VCO_CAPARR[5:0]. </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a77efcc5d9916e754366dce69bc753f50"> 1391</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR_OE_M \</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9d797d9f1b53febd4557f5eee759acd6"> 1393</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR_OE_S 6</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af72b0df7c2f2d17aea690c8928503ac6"> 1394</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR_M \</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">                                0x0000003F  // VCO capacitor array setting </span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                                            <span class="comment">// Programmed during calibration </span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                                            <span class="comment">// Override value when </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                                            <span class="comment">// VCO_CAPARR_OE = 1 </span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aca3f4d39b3df5f94beb7aec99cfe5539"> 1400</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL2_VCO_CAPARR_S 0</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">// RFCORE_XREG_FSCAL3 register.</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a21f898a260af6db73965c678b4e4d167"> 1407</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_DAC_EN_OV \</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">                                0x00000040  // Enables the VCO DAC when 1 </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a507161faa3a204acad03aa3d7070ae3d"> 1410</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_DAC_EN_OV_M \</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0ac26eae53117cc12a4710e5d40de72a"> 1412</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_DAC_EN_OV_S 6</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac19b8e4380c2f196c76a4c51a522a92f"> 1413</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_VC_DAC_M \</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">                                0x0000003C  // Bit vector for programming </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;                                            <span class="comment">// varactor control voltage from VC </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                                            <span class="comment">// DAC </span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a22c972fa3f08ea5a23469e4143ddc983"> 1418</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_VC_DAC_S 2</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a24fdde2295c98565ed3c088523c6e7a7"> 1419</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_CAPARR_CAL_CTRL_M \</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">                                0x00000003  // Calibration accuracy setting </span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                                            <span class="comment">// for the cap_array calibration </span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                            <span class="comment">// part of the calibration 00: 80 </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                                            <span class="comment">// XOSC periods 01: 100 XOSC </span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;                                            <span class="comment">// periods 10: 125 XOSC periods 11: </span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                                            <span class="comment">// 250 XOSC periods </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a87cae0d3edcb95d6f1a3c482c369559f"> 1427</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSCAL3_VCO_CAPARR_CAL_CTRL_S 0</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">// RFCORE_XREG_AGCCTRL0 register.</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2194443b2c066c9f18147112c22669e3"> 1434</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_EN \</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">                                0x00000040  // 0: The AGC performs no </span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;                                            <span class="comment">// adjustment of attenuation in the </span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;                                            <span class="comment">// AAF. 1: The AGC adjusts the gain </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                                            <span class="comment">// in the AAF to achieve extra </span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                                            <span class="comment">// dynamic range for the receiver. </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1faed1ff3d9353e0b5ad90090125053c"> 1441</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_EN_M \</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abf59e09dee9bc77662a102e4f19522bd"> 1443</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_EN_S 6</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2964f59317f5c94e4724c2df310785b8"> 1444</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_THR_M \</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">                                0x0000003F  // If the measured error between </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                                            <span class="comment">// the AGC reference magnitude and </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                                            <span class="comment">// the actual magnitude in dB is </span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                                            <span class="comment">// larger than this threshold, the </span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                                            <span class="comment">// extra attenuation is enabled in </span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;                                            <span class="comment">// the front end. This threshold </span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                                            <span class="comment">// must be set higher than 0x0C. </span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;                                            <span class="comment">// This feature is enabled by </span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;                                            <span class="comment">// AGC_DR_XTND_EN. </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af55dee84d08a2d53aa719c909f135a85"> 1455</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_THR_S 0</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">// RFCORE_XREG_AGCCTRL1 register.</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa826e2cd5a0de59cdd94ca890831b259"> 1462</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL1_AGC_REF_M \</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">                                0x0000003F  // Target value for the AGC </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;                                            <span class="comment">// control loop, given in 1-dB </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;                                            <span class="comment">// steps </span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6890e7bbf0f0ce3e66a9578cc2220932"> 1467</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL1_AGC_REF_S 0</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">// RFCORE_XREG_AGCCTRL2 register.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a13c8d7893721739a5fadbeaa9879601e"> 1474</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA1_CURRENT_M \</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">                                0x000000C0  // Overrride value for LNA 1 Used </span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;                                            <span class="comment">// only when LNA_CURRENT_OE = 1 </span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;                                            <span class="comment">// When read, this register returns </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;                                            <span class="comment">// the current applied gain </span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;                                            <span class="comment">// setting. 00: 0-dB gain </span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                                            <span class="comment">// (reference level) 01: 3-dB gain </span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                                            <span class="comment">// 10: Reserved 11: 6-dB gain </span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abf0567a1e36de7d79a4b8f0e76ed562d"> 1483</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA1_CURRENT_S 6</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af367327683de8497578f60affce83451"> 1484</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA2_CURRENT_M \</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">                                0x00000038  // Overrride value for LNA 2 Used </span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                                            <span class="comment">// only when LNA_CURRENT_OE = 1 </span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                                            <span class="comment">// When read, this register returns </span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                                            <span class="comment">// the current applied gain </span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                                            <span class="comment">// setting. 000: 0-dB gain </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                                            <span class="comment">// (reference level) 001: 3-dB gain </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;                                            <span class="comment">// 010: 6-dB gain 011: 9-dB gain </span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;                                            <span class="comment">// 100: 12-dB gain 101: 15-dB gain </span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;                                            <span class="comment">// 110: 18-dB gain 111: 21-dB gain </span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2970b235236f9adf9f1fd28378b9b09b"> 1495</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA2_CURRENT_S 3</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab34ccf54c237c179bfa684a5645ecf78"> 1496</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA3_CURRENT_M \</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">                                0x00000006  // Overrride value for LNA 3 Used </span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                                            <span class="comment">// only when LNA_CURRENT_OE = 1 </span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                                            <span class="comment">// When read, this register returns </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                                            <span class="comment">// the current applied gain </span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;                                            <span class="comment">// setting. 00: 0-dB gain </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                                            <span class="comment">// (reference level) 01: 3-dB gain </span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;                                            <span class="comment">// 10: 6-dB gain 11: 9-dB gain </span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab74adaa7c83a253b41834ad2302a5781"> 1505</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA3_CURRENT_S 1</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2e85fc1b776437cdd5004c45e2d366ae"> 1506</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA_CURRENT_OE \</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">                                0x00000001  // Write 1 to override the AGC LNA </span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;                                            <span class="comment">// current setting with the values </span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;                                            <span class="comment">// above (LNA1_CURRENT, </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;                                            <span class="comment">// LNA2_CURRENT, and LNA3_CURRENT). </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7972b26c8938d7b3fd25d31a17a7f9d3"> 1512</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA_CURRENT_OE_M \</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a17a2972e83f5d0adb1c1e9741b3a4478"> 1514</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL2_LNA_CURRENT_OE_S 0</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">// RFCORE_XREG_AGCCTRL3 register.</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac3a4780a7c06c8616baad90d0d3c2c73"> 1521</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AGC_SETTLE_WAIT_M \</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">                                0x00000060  // Timing for AGC to wait for </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                                            <span class="comment">// analog gain to settle after a </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;                                            <span class="comment">// gain change. During this period, </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                                            <span class="comment">// the energy measurement in the </span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                                            <span class="comment">// AGC is paused. 00: 15 periods </span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                                            <span class="comment">// 01: 20 periods 10: 25 periods </span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                                            <span class="comment">// 11: 30 periods </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7bd1264ad6918b91b63b3dd636a3c6a5"> 1530</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AGC_SETTLE_WAIT_S 5</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1c77275a9bdbb417f6a9085872f6b416"> 1531</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AGC_WIN_SIZE_M \</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">                                0x00000018  // Window size for the </span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                                            <span class="comment">// accumulate-and-dump function in </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                                            <span class="comment">// the AGC. 00: 16 samples 01: 32 </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;                                            <span class="comment">// samples 10: 64 samples 11: 128 </span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                                            <span class="comment">// samples </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa8db428bf195ec106675ef55a25b9b00"> 1538</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AGC_WIN_SIZE_S 3</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac39341e3bf54e83203313ec4892816c5"> 1539</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP_M \</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">                                0x00000006  // Overrides the control signals </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;                                            <span class="comment">// of the AGC to AAF when AAF_RP_OE </span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                                            <span class="comment">// = 1. When read, it returns the </span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                                            <span class="comment">// applied signal to the AAF. 00: </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                                            <span class="comment">// 9-dB attenuation in AAF 01: 6-dB </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                                            <span class="comment">// attenuation in AAF 10: 3-dB </span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                                            <span class="comment">// attenuation in AAF 11: 0-dB </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                                            <span class="comment">// attenuation in AAF (reference </span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;                                            <span class="comment">// level) </span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a14b2375c0c6a085657077bec82f521b5"> 1550</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP_S 1</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0fd88c26ff2b9242f7c7a37a6f4a2a21"> 1551</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP_OE \</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">                                0x00000001  // Override the AAF control </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;                                            <span class="comment">// signals of the AGC with the </span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                                            <span class="comment">// values stored in AAF_RP. </span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a358c294a7495ab4e81a6bc045b901367"> 1556</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP_OE_M \</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af8c9f9f180185b1b34ea6d337246d525"> 1558</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL3_AAF_RP_OE_S 0</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">// RFCORE_XREG_ADCTEST0 register.</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ade578295ae06bae36f1c5d5e8bb9631a"> 1565</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_VREF_ADJ_M \</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">                                0x000000C0  // Quantizer threshold control for </span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                                            <span class="comment">// test and debug </span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7f373b129eb15c168dc52ae634593324"> 1569</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_VREF_ADJ_S 6</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae4bfa22f2df2ed28be416e7e5c8b97ab"> 1570</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_QUANT_ADJ_M \</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">                                0x00000030  // Quantizer threshold control for </span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;                                            <span class="comment">// test and debug </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a66b82b59d4517c1800b4e0908dec45ee"> 1574</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_QUANT_ADJ_S 4</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac347213de8f59cf39d7bedd5342afcd8"> 1575</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_GM_ADJ_M \</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">                                0x0000000E  // Gm-control for test and debug </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0eefa30e3ee64d2667b32e8e81ee202b"> 1578</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_GM_ADJ_S 1</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aacb00a92fa6690894fd884e5a9d332c8"> 1579</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_DAC2_EN \</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">                                0x00000001  // Enables DAC2 for enhanced ADC </span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                                            <span class="comment">// stability </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa6d55755de7ec55f7b90089e2891be46"> 1583</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_DAC2_EN_M \</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abd8a8616c1adf087f3bb39bcb60e5a7d"> 1585</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST0_ADC_DAC2_EN_S 0</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">// RFCORE_XREG_ADCTEST1 register.</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2dac157b8e45f7068d0f709cb25a2161"> 1592</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_TEST_CTRL_M \</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">                                0x000000F0  // ADC test mode selector </span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a868be2ebee7f5dc3b5673d0115e5e202"> 1595</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_TEST_CTRL_S 4</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af258b51467c9b4538aac8b9aef07cb17"> 1596</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_C2_ADJ_M \</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">                                0x0000000C  // Used to adjust capacitor values </span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;                                            <span class="comment">// in ADC </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3c8f803f2175b19f4f254fa2e90342ff"> 1600</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_C2_ADJ_S 2</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afd0c2ece208a7ca3a9c313715c5538c2"> 1601</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_C3_ADJ_M \</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">                                0x00000003  // Used to adjust capacitor values </span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;                                            <span class="comment">// in ADC </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af5c0373dd2045d1ba577cee2c1760b9b"> 1605</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST1_ADC_C3_ADJ_S 0</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">// RFCORE_XREG_ADCTEST2 register.</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a583e91e2c044e6d5cb6a29e123f74d3d"> 1612</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_TEST_MODE_M \</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">                                0x00000060  // Test mode to enable output of </span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                                            <span class="comment">// ADC data from demodulator. When </span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                                            <span class="comment">// enabled, raw ADC data is clocked </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;                                            <span class="comment">// out on the GPIO pins. 00: Test </span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                                            <span class="comment">// mode disabled 01: Data from the </span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;                                            <span class="comment">// I and Q ADCs are output (data </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;                                            <span class="comment">// rate 76 MHz) 10: Data from the I </span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;                                            <span class="comment">// ADC is output. Two and two ADC </span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                                            <span class="comment">// samples grouped (data rate 38 </span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                                            <span class="comment">// MHz) 11: Data from the Q ADC is </span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;                                            <span class="comment">// output. Two and two ADC samples </span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;                                            <span class="comment">// grouped (data rate 38 MHz) </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4cbfc417c898baa1060dd70daa6a92d5"> 1626</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_TEST_MODE_S 5</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa939c80dfd6c8ac9e7681620ab2c7389"> 1627</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_AAF_RS_M \</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">                                0x00000018  // Controls series resistance of </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                                            <span class="comment">// AAF </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4248a6796213646be095bbd4e339888f"> 1631</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_AAF_RS_S 3</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5a03be22676883d8639a393b025862e0"> 1632</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_FF_ADJ_M \</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">                                0x00000006  // Adjust feed forward </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4fab0c9468b1c297f97f1ac5d7dc8f6e"> 1635</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_FF_ADJ_S 1</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9c1e9e3cb7f4a695ca29071ada44eb84"> 1636</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_DAC_ROT \</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">                                0x00000001  // Control of DAC DWA scheme 0 = </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;                                            <span class="comment">// DWA (scrambling) disabled 1 = </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                                            <span class="comment">// DWA enabled </span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a97921ea08be1adfc39f9f32df9bf61e0"> 1641</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_DAC_ROT_M \</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad05e0e93c9bc48b3fe43913a49a876c4"> 1643</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ADCTEST2_ADC_DAC_ROT_S 0</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">// RFCORE_XREG_MDMTEST0 register.</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af13fd44914c407dd27f42157ba629515"> 1650</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_TX_TONE_M \</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">                                0x000000F0  // Enables the possibility to </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;                                            <span class="comment">// transmit a baseband tone by </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                                            <span class="comment">// picking samples from the sine </span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                                            <span class="comment">// tables with a controllable phase </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                                            <span class="comment">// step between the samples. The </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                            <span class="comment">// step size is controlled by </span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                                            <span class="comment">// TX_TONE. If MDMTEST1.MOD_IF is </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;                                            <span class="comment">// 0, the tone is superpositioned </span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;                                            <span class="comment">// on the modulated data, </span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;                                            <span class="comment">// effectively giving modulation </span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;                                            <span class="comment">// with an IF. If MDMTEST1.MOD_IF </span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;                                            <span class="comment">// is 1, only the tone is </span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                                            <span class="comment">// transmitted. 0000: -6 MHz 0001: </span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;                                            <span class="comment">// -4 MHz 0010: -3 MHz 0011: -2 MHz </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;                                            <span class="comment">// 0100: -1 MHz 0101: -500 kHz </span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;                                            <span class="comment">// 0110: -4 kHz 0111: 0 1000: 4 kHz </span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;                                            <span class="comment">// 1001: 500 kHz 1010: 1 MHz 1011: </span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                                            <span class="comment">// 2 MHz 1100: 3 MHz 1101: 4 MHz </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                                            <span class="comment">// 1110: 6 MHz Others: Reserved </span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4e9b7a14d7a35ef3ab2d5004bf2ffc4f"> 1671</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_TX_TONE_S 4</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5345eb66f4f168eb91358f2b7b7bea27"> 1672</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_DC_WIN_SIZE_M \</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">                                0x0000000C  // Controls the numbers of samples </span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;                                            <span class="comment">// to be accumulated between each </span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                                            <span class="comment">// dump of the accumulate-and-dump </span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                                            <span class="comment">// filter used in DC removal 00: 32 </span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;                                            <span class="comment">// samples 01: 64 samples 10: 128 </span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;                                            <span class="comment">// samples 11: 256 samples </span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a91461e05e34e5845375c8f0eff7b6c6f"> 1680</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_DC_WIN_SIZE_S 2</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5b69180c6e6cbf19e486fcc2a60836e6"> 1681</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_DC_BLOCK_MODE_M \</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">                                0x00000003  // Selects the mode of operation </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                                            <span class="comment">// 00: The input signal to the DC </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                                            <span class="comment">// blocker is passed to the output </span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;                                            <span class="comment">// without any attempt to remove </span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;                                            <span class="comment">// DC. 01: Enable DC cancellation. </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;                                            <span class="comment">// Normal operation 10: Freeze </span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                                            <span class="comment">// estimates of DC when sync is </span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;                                            <span class="comment">// found. Resume estimating DC when </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;                                            <span class="comment">// searching for the next frame. </span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;                                            <span class="comment">// 11: Reserved </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af6ceb3f641dcac13a7ef0c58b17093ac"> 1693</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST0_DC_BLOCK_MODE_S 0</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">// RFCORE_XREG_MDMTEST1 register.</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a67fd81ad0269aaf7a11f4fba98d2d370"> 1700</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_USEMIRROR_IF \</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">                                0x00000020  // 0: Use the normal IF frequency </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                                            <span class="comment">// (MDMTEST0.TX_TONE) for automatic </span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                                            <span class="comment">// IF compensation of channel </span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                                            <span class="comment">// frequency on TX. 1: Use mirror </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                            <span class="comment">// IF frequency for automatic </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                                            <span class="comment">// compensation of channel </span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                            <span class="comment">// frequency on TX. </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad9e5d282c193b82844e93cc857eb9445"> 1709</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_USEMIRROR_IF_M \</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aaf1ffb438c0ce677df2f97ae351514a8"> 1711</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_USEMIRROR_IF_S 5</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1e4351f4d7321b3315dd93c9f5507b24"> 1712</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_MOD_IF \</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">                                0x00000010  // 0: Modulation is performed at </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                                            <span class="comment">// an IF set by MDMTEST0.TX_TONE. </span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                                            <span class="comment">// The tone set by MDMTEST0.TX_TONE </span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;                                            <span class="comment">// is superimposed on the data. 1: </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;                                            <span class="comment">// Modulate a tone set by </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;                                            <span class="comment">// MDMTEST0.TX_TONE. A tone is </span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                                            <span class="comment">// transmitted with frequency set </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;                                            <span class="comment">// by MDMTEST0.TX_TONE. </span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0e3cd546d1be9e33c74d2b85239a8ad7"> 1722</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_MOD_IF_M \</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af76338733820742d9c574bc6b49aa429"> 1724</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_MOD_IF_S 4</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7cd7323b9b053be9ce5172ec226632ef"> 1725</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RAMP_AMP \</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">                                0x00000008  // 1: Enable ramping of DAC output </span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                                            <span class="comment">// amplitude during startup and </span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;                                            <span class="comment">// finish. 0: Disable ramping of </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                                            <span class="comment">// DAC output amplitude. </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a02d209cb2ddfb31dd90771d5c59b3930"> 1731</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RAMP_AMP_M \</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad4e99a7b9e9dcdc18e3afb7faa1d7e3a"> 1733</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RAMP_AMP_S 3</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2539650e05c127547287aaa3dee62183"> 1734</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RFC_SNIFF_EN \</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">                                0x00000004  // 0: Packet sniffer module </span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;                                            <span class="comment">// disabled 1: Packet sniffer </span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;                                            <span class="comment">// module enabled. The received and </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;                                            <span class="comment">// transmitted data can be observed </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                            <span class="comment">// on GPIO pins. </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a95a84db9d8fc21b760266ca1028e648b"> 1741</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RFC_SNIFF_EN_M \</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abd8cc0f2f461e1f96c7a844a5cf7c523"> 1743</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_RFC_SNIFF_EN_S 2</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acc313818628e3ed2395f1707de539385"> 1744</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_LOOPBACK_EN \</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">                                0x00000001  // Enables loopback of modulated </span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                                            <span class="comment">// data into the receiver chain 0: </span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;                                            <span class="comment">// An STXCAL instruction calibrates </span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                                            <span class="comment">// for TX. Use STXON to continue to </span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;                                            <span class="comment">// active TX. 1: An STXCAL </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;                                            <span class="comment">// instruction enables the loopback </span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;                                            <span class="comment">// mode. </span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aff91b82ed76aada5b7b278bd8ef5c041"> 1753</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_LOOPBACK_EN_M \</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a94c66a0f24d9692d4220f0833cffd11d"> 1755</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_MDMTEST1_LOOPBACK_EN_S 0</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">// RFCORE_XREG_DACTEST0 register.</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a786a77ce5c275895b5eac41a2af75ad4"> 1762</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST0_DAC_Q_M \</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">                                0x400886FF  // Q-branch DAC override value </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                                            <span class="comment">// when DAC_SRC = 001 If DAC_SRC is </span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                                            <span class="comment">// set to be ADC data, CORDIC </span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                                            <span class="comment">// magnitude, or channel filtered </span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                                            <span class="comment">// data, then DAC_Q_O controls the </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;                                            <span class="comment">// part of the word in question </span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;                                            <span class="comment">// that is actually multiplexed to </span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                                            <span class="comment">// the DAC, as described below. </span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;                                            <span class="comment">// 000111: Bits 7:0 001000: Bits </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;                                            <span class="comment">// 8:1 001001: Bits 9:2 ... If an </span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                                            <span class="comment">// invalid setting is chosen, the </span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                                            <span class="comment">// DAC outputs only zeros (minimum </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;                                            <span class="comment">// value). </span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a579dde12e3307eee23c49dc79298e120"> 1777</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST0_DAC_Q_S 0</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">// RFCORE_XREG_DACTEST1 register.</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aecef6d71fac9c2006ff7e76fb65210e4"> 1784</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST1_DAC_I_M \</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">                                0x400886FF  // I-branch DAC override value </span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                                            <span class="comment">// when DAC_SRC = 001 If DAC_SRC is </span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                                            <span class="comment">// set to be ADC data, CORDIC </span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;                                            <span class="comment">// magnitude, channel filtered </span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                                            <span class="comment">// data, or DC filtered data, then </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;                                            <span class="comment">// DAC_I_O controls the part of the </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                                            <span class="comment">// word in question that is </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;                                            <span class="comment">// actually multiplexed to the DAC </span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;                                            <span class="comment">// as described below. 000111: Bits </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;                                            <span class="comment">// 7:0 001000: Bits 8:1 001001: </span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                                            <span class="comment">// Bits 9:2 ... If an invalid </span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                                            <span class="comment">// setting is chosen, then the DAC </span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                                            <span class="comment">// outputs only zeros (minimum </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                                            <span class="comment">// value). </span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a721f2b8b6f34404d0064c9aa24c92245"> 1800</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST1_DAC_I_S 0</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">// RFCORE_XREG_DACTEST2 register.</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7f022578c4e81b87b01aa6cca17f5238"> 1807</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_DEM_EN \</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">                                0x00000020  // Enable and disable dynamic </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                                            <span class="comment">// element matching Drives </span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                                            <span class="comment">// RFR_DAC_DEM_EN </span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af101b9b1006571e8aa224b557dea8d2e"> 1812</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_DEM_EN_M \</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#affeb4eb6eb8ed0f3d06055c1ea74aba3"> 1814</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_DEM_EN_S 5</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5f46ac014f8f48be7a91cce5f2d4c75b"> 1815</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_CASC_CTRL_M \</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">                                0x00000018  // Adjustment of output stage </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;                                            <span class="comment">// Drives RFR_DAC_CASC_CTRL </span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7dd6d08026788b91a27aff4e3650ba6f"> 1819</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_CASC_CTRL_S 3</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a68fcfa7d23e820f9234ce5291fe8f7c0"> 1820</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_SRC_M \</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">                                0x00000007  // The TX DACs data source is </span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                                            <span class="comment">// selected by DAC_SRC according </span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;                                            <span class="comment">// to: 000: Normal operation (from </span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;                                            <span class="comment">// modulator) 001: The DAC_I_O and </span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;                                            <span class="comment">// DAC_Q_O override values 010: ADC </span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                                            <span class="comment">// data after decimation, magnitude </span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;                                            <span class="comment">// controlled by DAC_I_O and </span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;                                            <span class="comment">// DAC_Q_O 011: I/Q after </span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;                                            <span class="comment">// decimation, channel and DC </span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                                            <span class="comment">// filtering, magnitude controlled </span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;                                            <span class="comment">// by DAC_I_O and DAC_Q_O 100: </span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;                                            <span class="comment">// CORDIC magnitude output and </span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;                                            <span class="comment">// front-end gain is output, </span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;                                            <span class="comment">// magnitude controlled by DAC_I_O </span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                                            <span class="comment">// and DAC_Q_O 101: RSSI I output </span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;                                            <span class="comment">// on the I DAC 111: Reserved </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8d5585105d1341561aa6bf0eda2b0490"> 1838</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_DACTEST2_DAC_SRC_S 0</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">// RFCORE_XREG_ATEST register.</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6b8cc874f485eb52d2b7bfdc91901fbb"> 1845</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ATEST_ATEST_CTRL_M \</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">                                0x0000003F  // Controls the analog test mode: </span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                                            <span class="comment">// 00 0000: Disabled 00 0001: </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                                            <span class="comment">// Enables the temperature sensor </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;                                            <span class="comment">// (see also the CCTEST_TR0 </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;                                            <span class="comment">// register description). Other </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                                            <span class="comment">// values reserved. </span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a668ff77f6a70c6a86bb05f3e7f34d29f"> 1853</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_ATEST_ATEST_CTRL_S 0</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">// RFCORE_XREG_PTEST0 register.</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a181ad22f22331bf3ec665bb1d5829bc3"> 1860</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_PRE_PD \</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">                                0x00000080  // Prescaler power-down signal </span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;                                            <span class="comment">// When PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9fe84af99585f80d30fd94e598db00c1"> 1864</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_PRE_PD_M \</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4a3a0870b6c6c38922fa3a5cfd10fec1"> 1866</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_PRE_PD_S 7</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7ffb92d82a0c3c39305ed3266ba4f29c"> 1867</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_CHP_PD \</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">                                0x00000040  // Charge pump power-down signal </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;                                            <span class="comment">// When PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1fb74640792d3bd5f8cc22aa670e7568"> 1871</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_CHP_PD_M \</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2cd058c886a96c5356564970cfbb093c"> 1873</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_CHP_PD_S 6</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a75c6e6ec0e600bbd430c6c37e3026062"> 1874</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_ADC_PD \</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">                                0x00000020  // ADC power-down signal When </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                                            <span class="comment">// PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa6d7190a37ddddc97a4deecf9036953a"> 1878</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_ADC_PD_M \</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2497d2cc26f56f89815bb6fffd429602"> 1880</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_ADC_PD_S 5</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9ea84f3cb2ea57c1cf6aaf4c177efbc2"> 1881</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_DAC_PD \</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">                                0x00000010  // DAC power-down signal When </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                                            <span class="comment">// PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6cf8a2d305f8814a58806ff56098a3e6"> 1885</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_DAC_PD_M \</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4335036b66aa4ea3d76f4311aed0cfa5"> 1887</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_DAC_PD_S 4</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a424a046a144946af718b9191b43d9e7d"> 1888</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_LNA_PD_M \</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">                                0x0000000C  // Low-noise amplifier power-down </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;                                            <span class="comment">// signal Defines LNA/mixer </span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;                                            <span class="comment">// power-down modes: 00: Power up </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;                                            <span class="comment">// 01: LNA off, mixer/regulator on </span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;                                            <span class="comment">// 10: LNA/mixer off, regulator on </span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;                                            <span class="comment">// 11: PD When PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aba0d9ac760ec46e1b7416dc15a58f4ea"> 1896</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_LNA_PD_S 2</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a997adbebe368259fee21d4774aae8aea"> 1897</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_TXMIX_PD \</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">                                0x00000002  // Transmit mixer power-down </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;                                            <span class="comment">// signal When PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9bc742d28ad2f7290a77fbc2141fb677"> 1901</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_TXMIX_PD_M \</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ade2134a208acde56cfe68c2e3054b038"> 1903</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_TXMIX_PD_S 1</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aafc72bbc6347d420a1766ffdb7fd0d85"> 1904</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_AAF_PD \</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">                                0x00000001  // Antialiasing filter power-down </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;                                            <span class="comment">// signal When PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a85792e8f4f3b354e6efbe7813d8b2031"> 1908</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_AAF_PD_M \</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab1053946b80867b70be514d22ec34fdb"> 1910</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST0_AAF_PD_S 0</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">// RFCORE_XREG_PTEST1 register.</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8a4e3ab37d2945308c36dc2cfd59cd2e"> 1917</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PD_OVERRIDE \</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">                                0x00000008  // Override enabling and disabling </span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;                                            <span class="comment">// of various modules (for debug </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;                                            <span class="comment">// and testing only) It is </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;                                            <span class="comment">// impossible to override </span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;                                            <span class="comment">// hard-coded BIAS_PD[1:0] </span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;                                            <span class="comment">// depenancy. </span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac89b75e846e2ef607b6c43f9109fc622"> 1925</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PD_OVERRIDE_M \</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4780188e99cc2e3df86c2097432e2162"> 1927</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PD_OVERRIDE_S 3</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1394f6d0fa8b3b035632e9a1955770ac"> 1928</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PA_PD \</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">                                0x00000004  // Power amplifier power-down </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;                                            <span class="comment">// signal When PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3f07e29ef31b4e75cb29822fb16dc42c"> 1932</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PA_PD_M \</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3b3b22d4645a754b2b92e947e2a2d493"> 1934</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_PA_PD_S 2</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6063e4364b8424d580f7340a5b0ecebb"> 1935</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_VCO_PD \</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">                                0x00000002  // VCO power-down signal When </span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;                                            <span class="comment">// PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad0c761a0a73967668ffe6ed9539096f5"> 1939</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_VCO_PD_M \</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3c8f17c11176c8d0f5e373af967b524e"> 1941</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_VCO_PD_S 1</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6dbd1642c99828b8dd5aa2d35487e8ab"> 1942</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_LODIV_PD \</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">                                0x00000001  // LO power-down signal When </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;                                            <span class="comment">// PD_OVERRIDE = 1 </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0103a00691983abdd949b68b74ba9f5a"> 1946</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_LODIV_PD_M \</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a96b7e18b280ce6dc0360adaaa8b43cd8"> 1948</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_PTEST1_LODIV_PD_S 0</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG0 register.</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7f372b12a2190e072ffad9f0f97d1772"> 1955</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG0_CSP_INSTR_M \</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab2020487fe4c45a7950899e485f97f4a"> 1959</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG0_CSP_INSTR_S 0</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG1 register.</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a779412d7786320470074675041c6a5e8"> 1966</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG1_CSP_INSTR_M \</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8b7c9d3843870e043ec39144513e60ef"> 1970</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG1_CSP_INSTR_S 0</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG2 register.</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afe96027aacc6765100f79382d81ee8a4"> 1977</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG2_CSP_INSTR_M \</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a13ed94780a22ff79ec3e95da571992ae"> 1981</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG2_CSP_INSTR_S 0</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG3 register.</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a48b69c85a878aeeab2131e1e11ce1961"> 1988</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG3_CSP_INSTR_M \</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a6b5598f246cbef83ee39d9ede782d451"> 1992</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG3_CSP_INSTR_S 0</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG4 register.</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a9402540e388f4b49db0491ef69db1b5d"> 1999</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG4_CSP_INSTR_M \</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3e6ef374894ac03579b5b4fbf5a4ce8f"> 2003</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG4_CSP_INSTR_S 0</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG5 register.</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3829938480d373e60a3e000e3355f289"> 2010</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG5_CSP_INSTR_M \</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a14b0d60d27e593cdc3f7bb1667d94f7a"> 2014</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG5_CSP_INSTR_S 0</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG6 register.</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa31ca3cfabe11b5ff8d54075529e02c7"> 2021</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG6_CSP_INSTR_M \</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acd634fc4c549e4ac6422b207a3cf63ce"> 2025</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG6_CSP_INSTR_S 0</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG7 register.</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ab86b0a8450c460a0b3be553622a232a4"> 2032</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG7_CSP_INSTR_M \</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a543fc699d3b944a62d1e5d88bfb76c74"> 2036</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG7_CSP_INSTR_S 0</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG8 register.</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8451ce1f2c80a47f692c49f348e66a4d"> 2043</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG8_CSP_INSTR_M \</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aeac2aa8fdae92b7570e360d905e48bcc"> 2047</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG8_CSP_INSTR_S 0</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG9 register.</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7fe2cc80793a8b28e81f6edabe4d7cab"> 2054</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG9_CSP_INSTR_M \</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a65d8df89057c8251c59487b89e69c515"> 2058</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG9_CSP_INSTR_S 0</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG10 register.</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0edd6f80dcf17f3707bee7e828ef3565"> 2065</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG10_CSP_INSTR_M \</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aff77b1e88279998f42bbfe6a513336a9"> 2069</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG10_CSP_INSTR_S 0</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG11 register.</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a96adf3b88e4054a5a98e055325ed1add"> 2076</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG11_CSP_INSTR_M \</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a749696e3fb244c2b602d0fd0350066fe"> 2080</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG11_CSP_INSTR_S 0</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG12 register.</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a460437400a73c2eedf727f37dc797d8f"> 2087</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG12_CSP_INSTR_M \</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afbf54ffb54218bfcfa499b16248e449a"> 2091</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG12_CSP_INSTR_S 0</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG13 register.</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af29c3f34825506941b5553c22d8ef789"> 2098</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG13_CSP_INSTR_M \</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a038e90036002893a2c9508e451aa9a0f"> 2102</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG13_CSP_INSTR_S 0</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG14 register.</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a5bf821d2653be1728fc2691feec2a966"> 2109</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG14_CSP_INSTR_M \</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a98599564dad22765cad3a99dbd0e0e12"> 2113</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG14_CSP_INSTR_S 0</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG15 register.</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a7288bb3c9dbcf5a9d28b15be0a489df5"> 2120</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG15_CSP_INSTR_M \</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a179a2820dd8a46bf7ae799ffdf152d4a"> 2124</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG15_CSP_INSTR_S 0</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG16 register.</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1daa7fdf7f2d3ba7a0eb7f0129279189"> 2131</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG16_CSP_INSTR_M \</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a038fc5ac4acf733e783548dee80094d9"> 2135</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG16_CSP_INSTR_S 0</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG17 register.</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aa2f00e11553e75a88980fcd5aeba966e"> 2142</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG17_CSP_INSTR_M \</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a388c2e21bf8939efdaa89387ccf70d20"> 2146</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG17_CSP_INSTR_S 0</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG18 register.</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#adf8b4227880ebd02ce8fa0d8ed78568e"> 2153</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG18_CSP_INSTR_M \</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac769e421fa3d461771e88eca4d8060ae"> 2157</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG18_CSP_INSTR_S 0</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG19 register.</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4226ce32026b082dabab48d703b77c7f"> 2164</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG19_CSP_INSTR_M \</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3814d7da35bacfaa5a52529f5433faa9"> 2168</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG19_CSP_INSTR_S 0</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG20 register.</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0b2f60324abe5d75bca3bae5469a764a"> 2175</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG20_CSP_INSTR_M \</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad180c6ae337dba715f4447e1459237c1"> 2179</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG20_CSP_INSTR_S 0</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG21 register.</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8a22c2134747c4e40aac728aa7d4f7b8"> 2186</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG21_CSP_INSTR_M \</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3224f6706375ba5e7dc30e3af881f1cc"> 2190</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG21_CSP_INSTR_S 0</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG22 register.</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afcd94a0a6378e8b1e365eb915e30c0d9"> 2197</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG22_CSP_INSTR_M \</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#abe790c434006b2148c040bd76e8be283"> 2201</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG22_CSP_INSTR_S 0</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">// RFCORE_XREG_CSPPROG23 register.</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a4fd4e0c2ee02f688e23abec3f88a3c8b"> 2208</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG23_CSP_INSTR_M \</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">                                0x000000FF  // Byte N of the CSP program </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;                                            <span class="comment">// memory </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afe1b1fcb34d7cb117150f70b7f5ef401"> 2212</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPPROG23_CSP_INSTR_S 0</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">// RFCORE_XREG_CSPCTRL register.</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aec36088349ba9387e631d4e488619913"> 2219</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPCTRL_MCU_CTRL \</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">                                0x00000001  // CSP MCU control input </span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af49544002b3ade51252a4642e113c2ba"> 2222</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPCTRL_MCU_CTRL_M \</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad1255259ffd2e13a5fcdb493990b5bc7"> 2224</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPCTRL_MCU_CTRL_S 0</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">// RFCORE_XREG_CSPSTAT register.</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a740a0ba2479bbf151511dbaa2f26e19e"> 2231</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_RUNNING \</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">                                0x00000020  // 1: CSP is running. 0: CSP is </span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;                                            <span class="comment">// idle. </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afbbe87770ea6315428536af850f5a0df"> 2235</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_RUNNING_M \</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad15179ff63b98a8985e0f820f19cd831"> 2237</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_RUNNING_S 5</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0b82b05027ea86161b392c0e8ce2d4cb"> 2238</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_PC_M \</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">                                0x0000001F  // CSP program counter </span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a987ef6f03183b058e1ebd2d77a31edf3"> 2241</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPSTAT_CSP_PC_S 0</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">// RFCORE_XREG_CSPX register.</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ae34ce7e4e1b81e752af82cdb097d1bea"> 2248</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPX_CSPX_M 0x000000FF  // Used by CSP instructions WAITX, </span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;                                            <span class="comment">// RANDXY, INCX, DECX, and </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;                                            <span class="comment">// conditional instructions. </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a8b1b475f4d186f244b6dcb0d02529c24"> 2251</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPX_CSPX_S 0</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">// RFCORE_XREG_CSPY register.</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#afaa259501e3a179512def0594552132c"> 2258</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPY_CSPY_M 0x000000FF  // Used by CSP instructions </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;                                            <span class="comment">// RANDXY, INCY, DECY, and </span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;                                            <span class="comment">// conditional instructions. </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a1c5d25ac033bde583624f90fa4f8bfd9"> 2261</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPY_CSPY_S 0</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">// RFCORE_XREG_CSPZ register.</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3fd5c28f87b7923a5542394ef7cc26e5"> 2268</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPZ_CSPZ_M 0x000000FF  // Used by CSP instructions INCZ, </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                                            <span class="comment">// DECZ, and conditional </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;                                            <span class="comment">// instructions. </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ac1c730f1f96a78006fc9b4b361ec7421"> 2271</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPZ_CSPZ_S 0</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">// RFCORE_XREG_CSPT register.</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a884ef91a1bcf167bf05259840e5328ce"> 2278</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPT_CSPT_M 0x000000FF  // Content is decremented each </span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                                            <span class="comment">// time the MAC Timer overflows </span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;                                            <span class="comment">// while the CSP program is </span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;                                            <span class="comment">// running. The SCP program stops </span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;                                            <span class="comment">// when decremented to 0. Setting </span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                            <span class="comment">// CSPT = 0xFF prevents the </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;                                            <span class="comment">// register from being decremented. </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#af5979ccbe3e63bcded3fc9af95eb1aab"> 2285</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CSPT_CSPT_S 0</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">// RFCORE_XREG_RFC_OBS_CTRL0 register.</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a379e321b453fc1ec9e31cb8b2bcf5c56"> 2292</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_POL0 \</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">                                0x00000040  // The signal chosen by </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;                                            <span class="comment">// RFC_OBS_MUX0 is XORed with this </span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;                                            <span class="comment">// bit. </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a2aba340c786db429f58f2f413227e2c1"> 2297</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_POL0_M \</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a72f2e96fbf2cb4c6a53b89f51f3f305e"> 2299</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_POL0_S 6</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a789e03cbee54f74e17f0942c7654bd61"> 2300</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_MUX0_M \</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">                                0x0000003F  // Controls which observable </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;                                            <span class="comment">// signal from RF Core is to be </span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;                                            <span class="comment">// muxed out to rfc_obs_sigs[0]. 00 </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;                                            <span class="comment">// 0000: 0 - Constant value 00 </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;                                            <span class="comment">// 0001: 1 - Constant value 00 </span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;                                            <span class="comment">// 1000: rfc_sniff_data - Data from </span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;                                            <span class="comment">// packet sniffer. Sample data on </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;                                            <span class="comment">// rising edges of sniff_clk. 00 </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;                                            <span class="comment">// 1001: rfc_sniff_clk - 250kHz </span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;                                            <span class="comment">// clock for packet sniffer data. </span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;                                            <span class="comment">// 00 1100: rssi_valid - Pin is </span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;                                            <span class="comment">// high when the RSSI value has </span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;                                            <span class="comment">// been updated at least once since </span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;                                            <span class="comment">// RX was started. Cleared when </span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;                                            <span class="comment">// leaving RX. 00 1101: demod_cca - </span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;                                            <span class="comment">// Clear channel assessment. See </span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;                                            <span class="comment">// FSMSTAT1 register for details on </span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;                                            <span class="comment">// how to configure the behavior of </span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;                                            <span class="comment">// this signal. 00 1110: </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;                                            <span class="comment">// sampled_cca - A sampled version </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;                                            <span class="comment">// of the CCA bit from demodulator. </span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;                                            <span class="comment">// The value is updated whenever a </span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;                                            <span class="comment">// SSAMPLECCA or STXONCCA strobe is </span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;                                            <span class="comment">// issued. 00 1111: sfd_sync - Pin </span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;                                            <span class="comment">// is high when a SFD has been </span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;                                            <span class="comment">// received or transmitted. Cleared </span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;                                            <span class="comment">// when leaving RX/TX respectively. </span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;                                            <span class="comment">// Not to be confused with the SFD </span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;                                            <span class="comment">// exception. 01 0000: tx_active - </span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;                                            <span class="comment">// Indicates that FFCTRL is in one </span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;                                            <span class="comment">// of the TX states. Active-high. </span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;                                            <span class="comment">// Note: This signal might have </span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;                                            <span class="comment">// glitches, because it has no </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                                            <span class="comment">// output flip-flop and is based on </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;                                            <span class="comment">// the current state register of </span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;                                            <span class="comment">// the FFCTRL FSM. 01 0001: </span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;                                            <span class="comment">// rx_active - Indicates that </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                                            <span class="comment">// FFCTRL is in one of the RX </span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;                                            <span class="comment">// states. Active-high. Note: This </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                                            <span class="comment">// signal might have glitches, </span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;                                            <span class="comment">// because it has no output </span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;                                            <span class="comment">// flip-flop and is based on the </span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;                                            <span class="comment">// current state register of the </span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;                                            <span class="comment">// FFCTRL FSM. 01 0010: ffctrl_fifo </span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;                                            <span class="comment">// - Pin is high when one or more </span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;                                            <span class="comment">// bytes are in the RXFIFO. Low </span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;                                            <span class="comment">// during RXFIFO overflow. 01 0011: </span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                                            <span class="comment">// ffctrl_fifop - Pin is high when </span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;                                            <span class="comment">// the number of bytes in the </span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;                                            <span class="comment">// RXFIFO exceeds the programmable </span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;                                            <span class="comment">// threshold or at least one </span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;                                            <span class="comment">// complete frame is in the RXFIFO. </span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;                                            <span class="comment">// Also high during RXFIFO </span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;                                            <span class="comment">// overflow. Not to be confused </span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;                                            <span class="comment">// with the FIFOP exception. 01 </span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;                                            <span class="comment">// 0100: packet_done - A complete </span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;                                            <span class="comment">// frame has been received. I.e., </span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;                                            <span class="comment">// the number of bytes set by the </span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;                                            <span class="comment">// frame-length field has been </span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;                                            <span class="comment">// received. 01 0110: </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;                                            <span class="comment">// rfc_xor_rand_i_q - XOR between I </span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;                                            <span class="comment">// and Q random outputs. Updated at </span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;                                            <span class="comment">// 8 MHz. 01 0111: rfc_rand_q - </span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;                                            <span class="comment">// Random data output from the Q </span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                                            <span class="comment">// channel of the receiver. Updated </span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;                                            <span class="comment">// at 8 MHz. 01 1000: rfc_rand_i - </span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;                                            <span class="comment">// Random data output from the I </span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;                                            <span class="comment">// channel of the receiver. Updated </span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;                                            <span class="comment">// at 8 MHz 01 1001: lock_status - </span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;                                            <span class="comment">// 1 when PLL is in lock, otherwise </span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;                                            <span class="comment">// 0 10 1000: pa_pd - Power </span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;                                            <span class="comment">// amplifier power-down signal 10 </span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;                                            <span class="comment">// 1010: lna_pd - LNA power-down </span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;                                            <span class="comment">// signal Others: Reserved </span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a71ce3b9c5dcb880b665f923b8fefabca"> 2376</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_MUX0_S 0</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">// RFCORE_XREG_RFC_OBS_CTRL1 register.</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a80532aba28b1ed7733c9e2d59b1c97da"> 2383</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_POL1 \</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">                                0x00000040  // The signal chosen by </span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;                                            <span class="comment">// RFC_OBS_MUX1 is XORed with this </span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;                                            <span class="comment">// bit. </span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#aec5ec548b1469cfb5b190408120ea1f3"> 2388</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_POL1_M \</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a33e3cb12dbdfcd65ee4a990c4d9ead26"> 2390</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_POL1_S 6</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a81527a11f397e48dd285c05575ebafc8"> 2391</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_MUX1_M \</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">                                0x0000003F  // Controls which observable </span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;                                            <span class="comment">// signal from RF Core is to be </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;                                            <span class="comment">// muxed out to rfc_obs_sigs[1]. </span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;                                            <span class="comment">// See description of RFC_OBS_CTRL0 </span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;                                            <span class="comment">// for details. </span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a90eb4fbacf9a92eaac5b0740f8c09968"> 2398</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_MUX1_S 0</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">// RFCORE_XREG_RFC_OBS_CTRL2 register.</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#ad320c4c665b654e2c46126594ef8a0ee"> 2405</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_POL2 \</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">                                0x00000040  // The signal chosen by </span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;                                            <span class="comment">// RFC_OBS_MUX2 is XORed with this </span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;                                            <span class="comment">// bit. </span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a718a841033306ba79ef920046bd4f694"> 2410</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_POL2_M \</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a3193ebfc490269943789f03b363a10b8"> 2412</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_POL2_S 6</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a85c1c67e4219150c80568f2c4d96dddd"> 2413</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_MUX2_M \</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">                                0x0000003F  // Controls which observable </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;                                            <span class="comment">// signal from RF Core is to be </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;                                            <span class="comment">// muxed out to rfc_obs_sigs[2]. </span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;                                            <span class="comment">// See description of RFC_OBS_CTRL0 </span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;                                            <span class="comment">// for details. </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a0d9448f4042e729591984cdf59b55971"> 2420</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_MUX2_S 0</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">// RFCORE_XREG_TXFILTCFG register.</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#acfd824d02556d9db3bcaffec79ce3539"> 2427</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFILTCFG_FC_M \</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">                                0x0000000F  // Drives signal rfr_txfilt_fc </span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="hw__rfcore__xreg_8h.html#a111a4a3a419668b985d16e36af8a1095"> 2430</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFILTCFG_FC_S 0</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#endif // __HW_RFCORE_XREG_H__</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:09 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
