#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd803b1b570 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fd803b04ee0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fd803b339a0_0 .var "a", 31 0;
v0x7fd803b33a50_0 .var "b", 31 0;
v0x7fd803b33b00_0 .var/i "mismatch_count", 31 0;
v0x7fd803b33bb0_0 .var "sub", 0 0;
v0x7fd803b33c80_0 .net "sum", 31 0, L_0x7fd803b353e0;  1 drivers
S_0x7fd803b18f90 .scope module, "UUT" "top_module" 2 17, 3 11 0, S_0x7fd803b1b570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 32 "sum";
L_0x7fd803b33fa0 .functor XOR 32, v0x7fd803b33a50_0, L_0x7fd803b33d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd803b333d0_0 .net *"_ivl_0", 31 0, L_0x7fd803b33d50;  1 drivers
v0x7fd803b33490_0 .net "a", 31 0, v0x7fd803b339a0_0;  1 drivers
v0x7fd803b33530_0 .net "b", 31 0, v0x7fd803b33a50_0;  1 drivers
v0x7fd803b335d0_0 .net "b_xor", 31 0, L_0x7fd803b33fa0;  1 drivers
v0x7fd803b33680_0 .net "cout1", 0 0, L_0x7fd803b34010;  1 drivers
v0x7fd803b33790_0 .net "cout2", 0 0, L_0x7fd803b34a50;  1 drivers
v0x7fd803b33820_0 .net "sub", 0 0, v0x7fd803b33bb0_0;  1 drivers
v0x7fd803b338b0_0 .net "sum", 31 0, L_0x7fd803b353e0;  alias, 1 drivers
LS_0x7fd803b33d50_0_0 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_4 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_8 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_12 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_16 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_20 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_24 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_0_28 .concat [ 1 1 1 1], v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0, v0x7fd803b33bb0_0;
LS_0x7fd803b33d50_1_0 .concat [ 4 4 4 4], LS_0x7fd803b33d50_0_0, LS_0x7fd803b33d50_0_4, LS_0x7fd803b33d50_0_8, LS_0x7fd803b33d50_0_12;
LS_0x7fd803b33d50_1_4 .concat [ 4 4 4 4], LS_0x7fd803b33d50_0_16, LS_0x7fd803b33d50_0_20, LS_0x7fd803b33d50_0_24, LS_0x7fd803b33d50_0_28;
L_0x7fd803b33d50 .concat [ 16 16 0 0], LS_0x7fd803b33d50_1_0, LS_0x7fd803b33d50_1_4;
L_0x7fd803b34810 .part v0x7fd803b339a0_0, 0, 16;
L_0x7fd803b34930 .part L_0x7fd803b33fa0, 0, 16;
L_0x7fd803b35220 .part v0x7fd803b339a0_0, 16, 16;
L_0x7fd803b35300 .part L_0x7fd803b33fa0, 16, 16;
L_0x7fd803b353e0 .concat8 [ 16 16 0 0], L_0x7fd803b340b0, L_0x7fd803b34af0;
S_0x7fd803b05380 .scope module, "adder1" "add16" 3 24, 3 1 0, S_0x7fd803b18f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fd803a63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd803b1b490_0 .net *"_ivl_10", 0 0, L_0x7fd803a63050;  1 drivers
v0x7fd803b31eb0_0 .net *"_ivl_11", 16 0, L_0x7fd803b34440;  1 drivers
v0x7fd803b31f60_0 .net *"_ivl_13", 16 0, L_0x7fd803b345b0;  1 drivers
L_0x7fd803a63098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd803b32020_0 .net *"_ivl_16", 15 0, L_0x7fd803a63098;  1 drivers
v0x7fd803b320d0_0 .net *"_ivl_17", 16 0, L_0x7fd803b34690;  1 drivers
v0x7fd803b321c0_0 .net *"_ivl_3", 16 0, L_0x7fd803b34190;  1 drivers
L_0x7fd803a63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd803b32270_0 .net *"_ivl_6", 0 0, L_0x7fd803a63008;  1 drivers
v0x7fd803b32320_0 .net *"_ivl_7", 16 0, L_0x7fd803b34300;  1 drivers
v0x7fd803b323d0_0 .net "a", 15 0, L_0x7fd803b34810;  1 drivers
v0x7fd803b324e0_0 .net "b", 15 0, L_0x7fd803b34930;  1 drivers
v0x7fd803b32590_0 .net "cin", 0 0, v0x7fd803b33bb0_0;  alias, 1 drivers
v0x7fd803b32630_0 .net "cout", 0 0, L_0x7fd803b34010;  alias, 1 drivers
v0x7fd803b326d0_0 .net "sum", 15 0, L_0x7fd803b340b0;  1 drivers
L_0x7fd803b34010 .part L_0x7fd803b34690, 16, 1;
L_0x7fd803b340b0 .part L_0x7fd803b34690, 0, 16;
L_0x7fd803b34190 .concat [ 16 1 0 0], L_0x7fd803b34810, L_0x7fd803a63008;
L_0x7fd803b34300 .concat [ 16 1 0 0], L_0x7fd803b34930, L_0x7fd803a63050;
L_0x7fd803b34440 .arith/sum 17, L_0x7fd803b34190, L_0x7fd803b34300;
L_0x7fd803b345b0 .concat [ 1 16 0 0], v0x7fd803b33bb0_0, L_0x7fd803a63098;
L_0x7fd803b34690 .arith/sum 17, L_0x7fd803b34440, L_0x7fd803b345b0;
S_0x7fd803b32800 .scope module, "adder2" "add16" 3 32, 3 1 0, S_0x7fd803b18f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fd803a63128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd803b32a40_0 .net *"_ivl_10", 0 0, L_0x7fd803a63128;  1 drivers
v0x7fd803b32ad0_0 .net *"_ivl_11", 16 0, L_0x7fd803b34e10;  1 drivers
v0x7fd803b32b70_0 .net *"_ivl_13", 16 0, L_0x7fd803b34f80;  1 drivers
L_0x7fd803a63170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd803b32c30_0 .net *"_ivl_16", 15 0, L_0x7fd803a63170;  1 drivers
v0x7fd803b32ce0_0 .net *"_ivl_17", 16 0, L_0x7fd803b350a0;  1 drivers
v0x7fd803b32dd0_0 .net *"_ivl_3", 16 0, L_0x7fd803b34bd0;  1 drivers
L_0x7fd803a630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd803b32e80_0 .net *"_ivl_6", 0 0, L_0x7fd803a630e0;  1 drivers
v0x7fd803b32f30_0 .net *"_ivl_7", 16 0, L_0x7fd803b34cb0;  1 drivers
v0x7fd803b32fe0_0 .net "a", 15 0, L_0x7fd803b35220;  1 drivers
v0x7fd803b330f0_0 .net "b", 15 0, L_0x7fd803b35300;  1 drivers
v0x7fd803b331a0_0 .net "cin", 0 0, L_0x7fd803b34010;  alias, 1 drivers
v0x7fd803b33250_0 .net "cout", 0 0, L_0x7fd803b34a50;  alias, 1 drivers
v0x7fd803b332e0_0 .net "sum", 15 0, L_0x7fd803b34af0;  1 drivers
L_0x7fd803b34a50 .part L_0x7fd803b350a0, 16, 1;
L_0x7fd803b34af0 .part L_0x7fd803b350a0, 0, 16;
L_0x7fd803b34bd0 .concat [ 16 1 0 0], L_0x7fd803b35220, L_0x7fd803a630e0;
L_0x7fd803b34cb0 .concat [ 16 1 0 0], L_0x7fd803b35300, L_0x7fd803a63128;
L_0x7fd803b34e10 .arith/sum 17, L_0x7fd803b34bd0, L_0x7fd803b34cb0;
L_0x7fd803b34f80 .concat [ 1 16 0 0], L_0x7fd803b34010, L_0x7fd803a63170;
L_0x7fd803b350a0 .arith/sum 17, L_0x7fd803b34e10, L_0x7fd803b34f80;
    .scope S_0x7fd803b1b570;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, 1'b0, v0x7fd803b33c80_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000000, 1'b0, v0x7fd803b33c80_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000000, 1'b0, v0x7fd803b33c80_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000001, 1'b1, v0x7fd803b33c80_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000010, 1'b1, v0x7fd803b33c80_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, 1'b0, v0x7fd803b33c80_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000010000000000000000, 32'b00000000000000000000000000000001, 1'b1, v0x7fd803b33c80_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fd803b339a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fd803b33a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd803b33bb0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd803b33c80_0;
    %pushi/vec4 4294967294, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b11111111111111111111111111111111, 32'b11111111111111111111111111111111, 1'b0, v0x7fd803b33c80_0, 32'b11111111111111111111111111111110 {0 0 0};
    %load/vec4 v0x7fd803b33b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd803b33b00_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7fd803b33b00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 119 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 121 "$display", "%0d mismatches out of %0d total tests.", v0x7fd803b33b00_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_addsub_0_tb.v";
    "Zero-shot/modules/Module_addsub.v";
