
Cviceni2_Terminalem_ovladane_RGB_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e24  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08002fbc  08002fbc  00012fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800306c  0800306c  0001306c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003070  08003070  00013070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000046c  20000000  08003074  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000230  2000046c  080034e0  0002046c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000069c  080034e0  0002069c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005057  00000000  00000000  0002049c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000e64  00000000  00000000  000254f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000310  00000000  00000000  00026358  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000298  00000000  00000000  00026668  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000164c  00000000  00000000  00026900  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001347  00000000  00000000  00027f4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00029293  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001280  00000000  00000000  00029310  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000046c 	.word	0x2000046c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002fa4 	.word	0x08002fa4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000470 	.word	0x20000470
 80001d4:	08002fa4 	.word	0x08002fa4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2uiz>:
 8000a7c:	004a      	lsls	r2, r1, #1
 8000a7e:	d211      	bcs.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d211      	bcs.n	8000aaa <__aeabi_d2uiz+0x2e>
 8000a86:	d50d      	bpl.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d40e      	bmi.n	8000ab0 <__aeabi_d2uiz+0x34>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d102      	bne.n	8000ab6 <__aeabi_d2uiz+0x3a>
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab4:	4770      	bx	lr
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	4770      	bx	lr

08000abc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	6039      	str	r1, [r7, #0]
 8000ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	da0b      	bge.n	8000ae8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad0:	490d      	ldr	r1, [pc, #52]	; (8000b08 <NVIC_SetPriority+0x4c>)
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	f003 030f 	and.w	r3, r3, #15
 8000ad8:	3b04      	subs	r3, #4
 8000ada:	683a      	ldr	r2, [r7, #0]
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	0112      	lsls	r2, r2, #4
 8000ae0:	b2d2      	uxtb	r2, r2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae6:	e009      	b.n	8000afc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae8:	4908      	ldr	r1, [pc, #32]	; (8000b0c <NVIC_SetPriority+0x50>)
 8000aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aee:	683a      	ldr	r2, [r7, #0]
 8000af0:	b2d2      	uxtb	r2, r2
 8000af2:	0112      	lsls	r2, r2, #4
 8000af4:	b2d2      	uxtb	r2, r2
 8000af6:	440b      	add	r3, r1
 8000af8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	e000ed00 	.word	0xe000ed00
 8000b0c:	e000e100 	.word	0xe000e100

08000b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b20:	d301      	bcc.n	8000b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b22:	2301      	movs	r3, #1
 8000b24:	e00f      	b.n	8000b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b26:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <SysTick_Config+0x40>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3b01      	subs	r3, #1
 8000b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b2e:	210f      	movs	r1, #15
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295
 8000b34:	f7ff ffc2 	bl	8000abc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <SysTick_Config+0x40>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b3e:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <SysTick_Config+0x40>)
 8000b40:	2207      	movs	r2, #7
 8000b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	e000e010 	.word	0xe000e010

08000b54 <SysTick_Handler>:
#include "mbed_shield_lcd.h"
#include "nucleo_usart.h"


volatile uint32_t ticks = 0;
void SysTick_Handler(void) {
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	ticks++;
 8000b58:	4b04      	ldr	r3, [pc, #16]	; (8000b6c <SysTick_Handler+0x18>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	4a03      	ldr	r2, [pc, #12]	; (8000b6c <SysTick_Handler+0x18>)
 8000b60:	6013      	str	r3, [r2, #0]
}
 8000b62:	bf00      	nop
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	20000488 	.word	0x20000488

08000b70 <DrawBackground>:

void DrawBackground(uint32_t rezim) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af02      	add	r7, sp, #8
 8000b76:	6078      	str	r0, [r7, #4]

	MBED_LCD_WriteCharXY('R', 0, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	2052      	movs	r0, #82	; 0x52
 8000b7e:	f000 fec7 	bl	8001910 <MBED_LCD_WriteCharXY>
	MBED_LCD_WriteCharXY('G', 5, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2105      	movs	r1, #5
 8000b86:	2047      	movs	r0, #71	; 0x47
 8000b88:	f000 fec2 	bl	8001910 <MBED_LCD_WriteCharXY>
	MBED_LCD_WriteCharXY('B', 10, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	210a      	movs	r1, #10
 8000b90:	2042      	movs	r0, #66	; 0x42
 8000b92:	f000 febd 	bl	8001910 <MBED_LCD_WriteCharXY>

	MBED_LCD_DrawRect(18, 2, 12, 27, true); // R
 8000b96:	2301      	movs	r3, #1
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	231b      	movs	r3, #27
 8000b9c:	220c      	movs	r2, #12
 8000b9e:	2102      	movs	r1, #2
 8000ba0:	2012      	movs	r0, #18
 8000ba2:	f000 ffd7 	bl	8001b54 <MBED_LCD_DrawRect>

	MBED_LCD_DrawRect(58, 2, 12, 27, true); // G
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	231b      	movs	r3, #27
 8000bac:	220c      	movs	r2, #12
 8000bae:	2102      	movs	r1, #2
 8000bb0:	203a      	movs	r0, #58	; 0x3a
 8000bb2:	f000 ffcf 	bl	8001b54 <MBED_LCD_DrawRect>

	MBED_LCD_DrawRect(98, 2, 12, 27, true); // B
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	9300      	str	r3, [sp, #0]
 8000bba:	231b      	movs	r3, #27
 8000bbc:	220c      	movs	r2, #12
 8000bbe:	2102      	movs	r1, #2
 8000bc0:	2062      	movs	r0, #98	; 0x62
 8000bc2:	f000 ffc7 	bl	8001b54 <MBED_LCD_DrawRect>

	if (rezim == 0) {
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d118      	bne.n	8000bfe <DrawBackground+0x8e>

		MBED_LCD_DrawRect(16, 0, 16, 31, true);
 8000bcc:	2301      	movs	r3, #1
 8000bce:	9300      	str	r3, [sp, #0]
 8000bd0:	231f      	movs	r3, #31
 8000bd2:	2210      	movs	r2, #16
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	2010      	movs	r0, #16
 8000bd8:	f000 ffbc 	bl	8001b54 <MBED_LCD_DrawRect>
		MBED_LCD_DrawRect(56, 0, 16, 31, false);
 8000bdc:	2300      	movs	r3, #0
 8000bde:	9300      	str	r3, [sp, #0]
 8000be0:	231f      	movs	r3, #31
 8000be2:	2210      	movs	r2, #16
 8000be4:	2100      	movs	r1, #0
 8000be6:	2038      	movs	r0, #56	; 0x38
 8000be8:	f000 ffb4 	bl	8001b54 <MBED_LCD_DrawRect>
		MBED_LCD_DrawRect(96, 0, 16, 31, false);
 8000bec:	2300      	movs	r3, #0
 8000bee:	9300      	str	r3, [sp, #0]
 8000bf0:	231f      	movs	r3, #31
 8000bf2:	2210      	movs	r2, #16
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2060      	movs	r0, #96	; 0x60
 8000bf8:	f000 ffac 	bl	8001b54 <MBED_LCD_DrawRect>
 8000bfc:	e036      	b.n	8000c6c <DrawBackground+0xfc>

	} else if (rezim == 1) {
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d118      	bne.n	8000c36 <DrawBackground+0xc6>

		MBED_LCD_DrawRect(16, 0, 16, 31, false);
 8000c04:	2300      	movs	r3, #0
 8000c06:	9300      	str	r3, [sp, #0]
 8000c08:	231f      	movs	r3, #31
 8000c0a:	2210      	movs	r2, #16
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2010      	movs	r0, #16
 8000c10:	f000 ffa0 	bl	8001b54 <MBED_LCD_DrawRect>
		MBED_LCD_DrawRect(56, 0, 16, 31, true);
 8000c14:	2301      	movs	r3, #1
 8000c16:	9300      	str	r3, [sp, #0]
 8000c18:	231f      	movs	r3, #31
 8000c1a:	2210      	movs	r2, #16
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	2038      	movs	r0, #56	; 0x38
 8000c20:	f000 ff98 	bl	8001b54 <MBED_LCD_DrawRect>
		MBED_LCD_DrawRect(96, 0, 16, 31, false);
 8000c24:	2300      	movs	r3, #0
 8000c26:	9300      	str	r3, [sp, #0]
 8000c28:	231f      	movs	r3, #31
 8000c2a:	2210      	movs	r2, #16
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	2060      	movs	r0, #96	; 0x60
 8000c30:	f000 ff90 	bl	8001b54 <MBED_LCD_DrawRect>
 8000c34:	e01a      	b.n	8000c6c <DrawBackground+0xfc>

	} else if (rezim == 2) {
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d117      	bne.n	8000c6c <DrawBackground+0xfc>

		MBED_LCD_DrawRect(16, 0, 16, 31, false);
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	9300      	str	r3, [sp, #0]
 8000c40:	231f      	movs	r3, #31
 8000c42:	2210      	movs	r2, #16
 8000c44:	2100      	movs	r1, #0
 8000c46:	2010      	movs	r0, #16
 8000c48:	f000 ff84 	bl	8001b54 <MBED_LCD_DrawRect>
		MBED_LCD_DrawRect(56, 0, 16, 31, false);
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	231f      	movs	r3, #31
 8000c52:	2210      	movs	r2, #16
 8000c54:	2100      	movs	r1, #0
 8000c56:	2038      	movs	r0, #56	; 0x38
 8000c58:	f000 ff7c 	bl	8001b54 <MBED_LCD_DrawRect>
		MBED_LCD_DrawRect(96, 0, 16, 31, true);
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	9300      	str	r3, [sp, #0]
 8000c60:	231f      	movs	r3, #31
 8000c62:	2210      	movs	r2, #16
 8000c64:	2100      	movs	r1, #0
 8000c66:	2060      	movs	r0, #96	; 0x60
 8000c68:	f000 ff74 	bl	8001b54 <MBED_LCD_DrawRect>

	} else {

	}

	MBED_LCD_VideoRam2LCD();
 8000c6c:	f000 fe8e 	bl	800198c <MBED_LCD_VideoRam2LCD>

}
 8000c70:	bf00      	nop
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <DrawFront>:

void DrawFront(uint32_t r, uint32_t g, uint32_t b) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af02      	add	r7, sp, #8
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	60b9      	str	r1, [r7, #8]
 8000c82:	607a      	str	r2, [r7, #4]

	r = (r * 26) / 255;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	221a      	movs	r2, #26
 8000c88:	fb02 f303 	mul.w	r3, r2, r3
 8000c8c:	4a2c      	ldr	r2, [pc, #176]	; (8000d40 <DrawFront+0xc8>)
 8000c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c92:	09db      	lsrs	r3, r3, #7
 8000c94:	60fb      	str	r3, [r7, #12]
	g = (g * 26) / 255;
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	221a      	movs	r2, #26
 8000c9a:	fb02 f303 	mul.w	r3, r2, r3
 8000c9e:	4a28      	ldr	r2, [pc, #160]	; (8000d40 <DrawFront+0xc8>)
 8000ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca4:	09db      	lsrs	r3, r3, #7
 8000ca6:	60bb      	str	r3, [r7, #8]
	b = (b * 26) / 255;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	221a      	movs	r2, #26
 8000cac:	fb02 f303 	mul.w	r3, r2, r3
 8000cb0:	4a23      	ldr	r2, [pc, #140]	; (8000d40 <DrawFront+0xc8>)
 8000cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb6:	09db      	lsrs	r3, r3, #7
 8000cb8:	607b      	str	r3, [r7, #4]

	MBED_LCD_FillRect(19, 3, 11, 26, false); // R
 8000cba:	2300      	movs	r3, #0
 8000cbc:	9300      	str	r3, [sp, #0]
 8000cbe:	231a      	movs	r3, #26
 8000cc0:	220b      	movs	r2, #11
 8000cc2:	2103      	movs	r1, #3
 8000cc4:	2013      	movs	r0, #19
 8000cc6:	f000 ff83 	bl	8001bd0 <MBED_LCD_FillRect>

	MBED_LCD_FillRect(59, 3, 11, 26, false); // G
 8000cca:	2300      	movs	r3, #0
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	231a      	movs	r3, #26
 8000cd0:	220b      	movs	r2, #11
 8000cd2:	2103      	movs	r1, #3
 8000cd4:	203b      	movs	r0, #59	; 0x3b
 8000cd6:	f000 ff7b 	bl	8001bd0 <MBED_LCD_FillRect>

	MBED_LCD_FillRect(99, 3, 11, 26, false); // B
 8000cda:	2300      	movs	r3, #0
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	231a      	movs	r3, #26
 8000ce0:	220b      	movs	r2, #11
 8000ce2:	2103      	movs	r1, #3
 8000ce4:	2063      	movs	r0, #99	; 0x63
 8000ce6:	f000 ff73 	bl	8001bd0 <MBED_LCD_FillRect>

	/////////////////////////////////////////////////////

	MBED_LCD_FillRect(19, 3 + (26 - r), 11, r, true); // R (X,Y,W,H)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f1c3 031d 	rsb	r3, r3, #29
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	220b      	movs	r2, #11
 8000cfc:	2013      	movs	r0, #19
 8000cfe:	f000 ff67 	bl	8001bd0 <MBED_LCD_FillRect>

	MBED_LCD_FillRect(59, 3 + (26 - g), 11, g, true); // G
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	f1c3 031d 	rsb	r3, r3, #29
 8000d08:	4619      	mov	r1, r3
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	9300      	str	r3, [sp, #0]
 8000d10:	4613      	mov	r3, r2
 8000d12:	220b      	movs	r2, #11
 8000d14:	203b      	movs	r0, #59	; 0x3b
 8000d16:	f000 ff5b 	bl	8001bd0 <MBED_LCD_FillRect>

	MBED_LCD_FillRect(99, 3 + (26 - b), 11, b, true); // B
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	f1c3 031d 	rsb	r3, r3, #29
 8000d20:	4619      	mov	r1, r3
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	2301      	movs	r3, #1
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	220b      	movs	r2, #11
 8000d2c:	2063      	movs	r0, #99	; 0x63
 8000d2e:	f000 ff4f 	bl	8001bd0 <MBED_LCD_FillRect>

	/////////////////////////////////////////////////////

	MBED_LCD_VideoRam2LCD();
 8000d32:	f000 fe2b 	bl	800198c <MBED_LCD_VideoRam2LCD>

}
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	80808081 	.word	0x80808081

08000d44 <DeleateBackground>:

void DeleateBackground(void) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af02      	add	r7, sp, #8

	MBED_LCD_FillRect(0, 0, 128, 32, false);
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2320      	movs	r3, #32
 8000d50:	2280      	movs	r2, #128	; 0x80
 8000d52:	2100      	movs	r1, #0
 8000d54:	2000      	movs	r0, #0
 8000d56:	f000 ff3b 	bl	8001bd0 <MBED_LCD_FillRect>

	MBED_LCD_VideoRam2LCD();
 8000d5a:	f000 fe17 	bl	800198c <MBED_LCD_VideoRam2LCD>

}
 8000d5e:	bf00      	nop
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <SetPWM>:

void SetPWM(uint8_t r, uint8_t g, uint8_t b) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
 8000d6e:	460b      	mov	r3, r1
 8000d70:	71bb      	strb	r3, [r7, #6]
 8000d72:	4613      	mov	r3, r2
 8000d74:	717b      	strb	r3, [r7, #5]
	TIM3->CCR2 = TIM3->ARR - g;
 8000d76:	490e      	ldr	r1, [pc, #56]	; (8000db0 <SetPWM+0x4c>)
 8000d78:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <SetPWM+0x4c>)
 8000d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d7c:	79bb      	ldrb	r3, [r7, #6]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	638b      	str	r3, [r1, #56]	; 0x38
	TIM3->CCR1 = TIM3->ARR - r;
 8000d82:	490b      	ldr	r1, [pc, #44]	; (8000db0 <SetPWM+0x4c>)
 8000d84:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <SetPWM+0x4c>)
 8000d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	634b      	str	r3, [r1, #52]	; 0x34
	TIM1->CCR2 = TIM1->ARR - b;
 8000d8e:	4909      	ldr	r1, [pc, #36]	; (8000db4 <SetPWM+0x50>)
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <SetPWM+0x50>)
 8000d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d94:	797b      	ldrb	r3, [r7, #5]
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	638b      	str	r3, [r1, #56]	; 0x38
	DrawFront(r, g, b);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	79b9      	ldrb	r1, [r7, #6]
 8000d9e:	797a      	ldrb	r2, [r7, #5]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff69 	bl	8000c78 <DrawFront>
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	40000400 	.word	0x40000400
 8000db4:	40010000 	.word	0x40010000

08000db8 <main>:

int main(void) {
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b087      	sub	sp, #28
 8000dbc:	af00      	add	r7, sp, #0

	////////// VAR ///////////////////////////////////////////////////////////////////////////////////////////////////////////////

	uint8_t rezim = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	75fb      	strb	r3, [r7, #23]

	uint8_t r = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	75bb      	strb	r3, [r7, #22]
	uint8_t g = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	757b      	strb	r3, [r7, #21]
	uint8_t b = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	753b      	strb	r3, [r7, #20]

	uint32_t timeConstant = 1000;
 8000dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd2:	613b      	str	r3, [r7, #16]

	////////// VAR ///// CON /////////////////////////////////////////////////////////////////////////////////////////////////////
	SystemCoreClockUpdate();
 8000dd4:	f001 fad0 	bl	8002378 <SystemCoreClockUpdate>

	SysTick_Config(SystemCoreClock / 1000);
 8000dd8:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <main+0x80>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <main+0x84>)
 8000dde:	fba2 2303 	umull	r2, r3, r2, r3
 8000de2:	099b      	lsrs	r3, r3, #6
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fe93 	bl	8000b10 <SysTick_Config>

	Usart2Initialization(38400);
 8000dea:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 8000dee:	f000 ff5b 	bl	8001ca8 <Usart2Initialization>

	GPIOConfigurePin(JOY_LEFT, ioPortInputFloat);
 8000df2:	2203      	movs	r2, #3
 8000df4:	2101      	movs	r1, #1
 8000df6:	4812      	ldr	r0, [pc, #72]	; (8000e40 <main+0x88>)
 8000df8:	f000 ffe0 	bl	8001dbc <GPIOConfigurePin>

	GPIOConfigurePin(JOY_RIGHT, ioPortInputFloat);
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	480f      	ldr	r0, [pc, #60]	; (8000e40 <main+0x88>)
 8000e02:	f000 ffdb 	bl	8001dbc <GPIOConfigurePin>

	GPIOConfigurePin(JOY_UP, ioPortInputFloat);
 8000e06:	2203      	movs	r2, #3
 8000e08:	2104      	movs	r1, #4
 8000e0a:	480e      	ldr	r0, [pc, #56]	; (8000e44 <main+0x8c>)
 8000e0c:	f000 ffd6 	bl	8001dbc <GPIOConfigurePin>

	GPIOConfigurePin(JOY_DOWN, ioPortInputFloat);
 8000e10:	2203      	movs	r2, #3
 8000e12:	2100      	movs	r1, #0
 8000e14:	480c      	ldr	r0, [pc, #48]	; (8000e48 <main+0x90>)
 8000e16:	f000 ffd1 	bl	8001dbc <GPIOConfigurePin>

	GPIOConfigurePin(JOY_CENTER, ioPortInputFloat);
 8000e1a:	2203      	movs	r2, #3
 8000e1c:	2105      	movs	r1, #5
 8000e1e:	480a      	ldr	r0, [pc, #40]	; (8000e48 <main+0x90>)
 8000e20:	f000 ffcc 	bl	8001dbc <GPIOConfigurePin>

	////////// CON ///// LCD /////////////////////////////////////////////////////////////////////////////////////////////////////
	if (!MBED_LCD_init()) {
 8000e24:	f000 fd36 	bl	8001894 <MBED_LCD_init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	f083 0301 	eor.w	r3, r3, #1
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00b      	beq.n	8000e4c <main+0x94>
		while (1)
 8000e34:	e7fe      	b.n	8000e34 <main+0x7c>
 8000e36:	bf00      	nop
 8000e38:	20000404 	.word	0x20000404
 8000e3c:	10624dd3 	.word	0x10624dd3
 8000e40:	40020800 	.word	0x40020800
 8000e44:	40020000 	.word	0x40020000
 8000e48:	40020400 	.word	0x40020400
			;
	}

	MBED_LCD_InitVideoRam(0x00);    // fill content with 0 = clear memory buffer
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f000 fcf9 	bl	8001844 <MBED_LCD_InitVideoRam>

	////////// LCD ///// PWM /////////////////////////////////////////////////////////////////////////////////////////////////////

	uint32_t apb2 = SystemCoreClock; //TODO dopln podle RCC (16MHz)
 8000e52:	4bb1      	ldr	r3, [pc, #708]	; (8001118 <main+0x360>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	60bb      	str	r3, [r7, #8]

	if (!(RCC->APB2ENR & RCC_APB2ENR_TIM1EN)) // v DataSheet str15 je vidt e TIM1 je na sbrnici APB2
 8000e58:	4bb0      	ldr	r3, [pc, #704]	; (800111c <main+0x364>)
 8000e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d111      	bne.n	8000e88 <main+0xd0>
	{
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000e64:	4aad      	ldr	r2, [pc, #692]	; (800111c <main+0x364>)
 8000e66:	4bad      	ldr	r3, [pc, #692]	; (800111c <main+0x364>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	6453      	str	r3, [r2, #68]	; 0x44
		RCC->APB2RSTR |= RCC_APB2RSTR_TIM1RST;
 8000e70:	4aaa      	ldr	r2, [pc, #680]	; (800111c <main+0x364>)
 8000e72:	4baa      	ldr	r3, [pc, #680]	; (800111c <main+0x364>)
 8000e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	6253      	str	r3, [r2, #36]	; 0x24
		RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;
 8000e7c:	4aa7      	ldr	r2, [pc, #668]	; (800111c <main+0x364>)
 8000e7e:	4ba7      	ldr	r3, [pc, #668]	; (800111c <main+0x364>)
 8000e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e82:	f023 0301 	bic.w	r3, r3, #1
 8000e86:	6253      	str	r3, [r2, #36]	; 0x24
	} // nastaven TIM1

	TIM1->CR1 = 0 | TIM_CR1_ARPE; // up counter(pot nahoru)
 8000e88:	4ba5      	ldr	r3, [pc, #660]	; (8001120 <main+0x368>)
 8000e8a:	2280      	movs	r2, #128	; 0x80
 8000e8c:	601a      	str	r2, [r3, #0]
	TIM1->CR2 = 0;
 8000e8e:	4ba4      	ldr	r3, [pc, #656]	; (8001120 <main+0x368>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	605a      	str	r2, [r3, #4]
	TIM1->PSC = apb2 / 1E6 - 1; // (1us) => MHz
 8000e94:	4ca2      	ldr	r4, [pc, #648]	; (8001120 <main+0x368>)
 8000e96:	68b8      	ldr	r0, [r7, #8]
 8000e98:	f7ff fae0 	bl	800045c <__aeabi_ui2d>
 8000e9c:	a39c      	add	r3, pc, #624	; (adr r3, 8001110 <main+0x358>)
 8000e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea2:	f7ff fc7b 	bl	800079c <__aeabi_ddiv>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	4610      	mov	r0, r2
 8000eac:	4619      	mov	r1, r3
 8000eae:	f04f 0200 	mov.w	r2, #0
 8000eb2:	4b9c      	ldr	r3, [pc, #624]	; (8001124 <main+0x36c>)
 8000eb4:	f7ff f994 	bl	80001e0 <__aeabi_dsub>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	460b      	mov	r3, r1
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	f7ff fddc 	bl	8000a7c <__aeabi_d2uiz>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	62a3      	str	r3, [r4, #40]	; 0x28
	TIM1->ARR = 256 - 1; // (1000-1 => petee kadou 1ms => kHz)
 8000ec8:	4b95      	ldr	r3, [pc, #596]	; (8001120 <main+0x368>)
 8000eca:	22ff      	movs	r2, #255	; 0xff
 8000ecc:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->CR1 = TIM_CR1_CEN;
 8000ece:	4b94      	ldr	r3, [pc, #592]	; (8001120 <main+0x368>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]

	TIM1->BDTR |= TIM_BDTR_MOE; //nutno nastavit, na jedna (povoluje OC vstup), ureno k jednoduchmu odpojen motorovch budi
 8000ed4:	4a92      	ldr	r2, [pc, #584]	; (8001120 <main+0x368>)
 8000ed6:	4b92      	ldr	r3, [pc, #584]	; (8001120 <main+0x368>)
 8000ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ede:	6453      	str	r3, [r2, #68]	; 0x44

	GPIOConfigurePin(RGBLED_BLUE, ioPortAlternatrPushPull);
 8000ee0:	2206      	movs	r2, #6
 8000ee2:	2109      	movs	r1, #9
 8000ee4:	4890      	ldr	r0, [pc, #576]	; (8001128 <main+0x370>)
 8000ee6:	f000 ff69 	bl	8001dbc <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(RGBLED_BLUE, 1); // AF01 odpovida TIM1_CH2N => datasheet
 8000eea:	2201      	movs	r2, #1
 8000eec:	2109      	movs	r1, #9
 8000eee:	488e      	ldr	r0, [pc, #568]	; (8001128 <main+0x370>)
 8000ef0:	f001 f8e2 	bl	80020b8 <GPIOConfigureAlternativFunction>

	TIM1->CCMR1 &= ~TIM_CCMR1_OC2M; // Pozor!! nutno OC2M protoe potebueme druh kanl!!!!
 8000ef4:	4a8a      	ldr	r2, [pc, #552]	; (8001120 <main+0x368>)
 8000ef6:	4b8a      	ldr	r3, [pc, #552]	; (8001120 <main+0x368>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000efe:	6193      	str	r3, [r2, #24]
	TIM1->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1; // _2 a _1 jako prvni a druhy bit, 110  PWM 1
 8000f00:	4a87      	ldr	r2, [pc, #540]	; (8001120 <main+0x368>)
 8000f02:	4b87      	ldr	r3, [pc, #540]	; (8001120 <main+0x368>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8000f0a:	6193      	str	r3, [r2, #24]
	TIM1->CCER |= TIM_CCER_CC2E; // knl 2 enable (mus bt jenom E!!!)
 8000f0c:	4a84      	ldr	r2, [pc, #528]	; (8001120 <main+0x368>)
 8000f0e:	4b84      	ldr	r3, [pc, #528]	; (8001120 <main+0x368>)
 8000f10:	6a1b      	ldr	r3, [r3, #32]
 8000f12:	f043 0310 	orr.w	r3, r3, #16
 8000f16:	6213      	str	r3, [r2, #32]
	TIM1->CCR2 = TIM1->ARR / 2; // polovina TIM3 ARR, take stda 50%
 8000f18:	4a81      	ldr	r2, [pc, #516]	; (8001120 <main+0x368>)
 8000f1a:	4b81      	ldr	r3, [pc, #516]	; (8001120 <main+0x368>)
 8000f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f1e:	085b      	lsrs	r3, r3, #1
 8000f20:	6393      	str	r3, [r2, #56]	; 0x38

	// RM str 355

	if (!(RCC->APB1ENR & RCC_APB1ENR_TIM3EN)) // v DataSheet str15 je vidt e TIM1 je na sbrnici APB2
 8000f22:	4b7e      	ldr	r3, [pc, #504]	; (800111c <main+0x364>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d111      	bne.n	8000f52 <main+0x19a>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000f2e:	4a7b      	ldr	r2, [pc, #492]	; (800111c <main+0x364>)
 8000f30:	4b7a      	ldr	r3, [pc, #488]	; (800111c <main+0x364>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_TIM3RST;
 8000f3a:	4a78      	ldr	r2, [pc, #480]	; (800111c <main+0x364>)
 8000f3c:	4b77      	ldr	r3, [pc, #476]	; (800111c <main+0x364>)
 8000f3e:	6a1b      	ldr	r3, [r3, #32]
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM3RST;
 8000f46:	4a75      	ldr	r2, [pc, #468]	; (800111c <main+0x364>)
 8000f48:	4b74      	ldr	r3, [pc, #464]	; (800111c <main+0x364>)
 8000f4a:	6a1b      	ldr	r3, [r3, #32]
 8000f4c:	f023 0302 	bic.w	r3, r3, #2
 8000f50:	6213      	str	r3, [r2, #32]
	} // nastaven TIM3

	TIM3->CR1 = 0 | TIM_CR1_ARPE; // up counter(pot nahoru)
 8000f52:	4b76      	ldr	r3, [pc, #472]	; (800112c <main+0x374>)
 8000f54:	2280      	movs	r2, #128	; 0x80
 8000f56:	601a      	str	r2, [r3, #0]
	TIM3->CR2 = 0;
 8000f58:	4b74      	ldr	r3, [pc, #464]	; (800112c <main+0x374>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	605a      	str	r2, [r3, #4]
	TIM3->PSC = apb2 / 1E6 - 1; // (1us) => MHz
 8000f5e:	4c73      	ldr	r4, [pc, #460]	; (800112c <main+0x374>)
 8000f60:	68b8      	ldr	r0, [r7, #8]
 8000f62:	f7ff fa7b 	bl	800045c <__aeabi_ui2d>
 8000f66:	a36a      	add	r3, pc, #424	; (adr r3, 8001110 <main+0x358>)
 8000f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6c:	f7ff fc16 	bl	800079c <__aeabi_ddiv>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	4610      	mov	r0, r2
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4b69      	ldr	r3, [pc, #420]	; (8001124 <main+0x36c>)
 8000f7e:	f7ff f92f 	bl	80001e0 <__aeabi_dsub>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f7ff fd77 	bl	8000a7c <__aeabi_d2uiz>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	62a3      	str	r3, [r4, #40]	; 0x28
	TIM3->ARR = 256 - 1; // (petee kadou 256us)
 8000f92:	4b66      	ldr	r3, [pc, #408]	; (800112c <main+0x374>)
 8000f94:	22ff      	movs	r2, #255	; 0xff
 8000f96:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CR1 = TIM_CR1_CEN;
 8000f98:	4b64      	ldr	r3, [pc, #400]	; (800112c <main+0x374>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]

	GPIOConfigurePin(RGBLED_RED, ioPortAlternatrPushPull);
 8000f9e:	2206      	movs	r2, #6
 8000fa0:	2104      	movs	r1, #4
 8000fa2:	4863      	ldr	r0, [pc, #396]	; (8001130 <main+0x378>)
 8000fa4:	f000 ff0a 	bl	8001dbc <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(RGBLED_RED, 2); // AF02 odpovida TIM3_CH1N => datasheet
 8000fa8:	2202      	movs	r2, #2
 8000faa:	2104      	movs	r1, #4
 8000fac:	4860      	ldr	r0, [pc, #384]	; (8001130 <main+0x378>)
 8000fae:	f001 f883 	bl	80020b8 <GPIOConfigureAlternativFunction>

	TIM3->CCMR1 &= ~TIM_CCMR1_OC1M; // Pozor!! nutno OC1M protoe potebueme prvn kanl!!!!
 8000fb2:	4a5e      	ldr	r2, [pc, #376]	; (800112c <main+0x374>)
 8000fb4:	4b5d      	ldr	r3, [pc, #372]	; (800112c <main+0x374>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fbc:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1; // _2 a _1 jako prvni a druhy bit, 110  PWM 1
 8000fbe:	4a5b      	ldr	r2, [pc, #364]	; (800112c <main+0x374>)
 8000fc0:	4b5a      	ldr	r3, [pc, #360]	; (800112c <main+0x374>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fc8:	6193      	str	r3, [r2, #24]
	TIM3->CCER |= TIM_CCER_CC1E; // knl 1 enable (mus bt jenom E!!!)
 8000fca:	4a58      	ldr	r2, [pc, #352]	; (800112c <main+0x374>)
 8000fcc:	4b57      	ldr	r3, [pc, #348]	; (800112c <main+0x374>)
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	6213      	str	r3, [r2, #32]
	TIM3->CCR1 = TIM3->ARR / 2; // polovina TIM3 ARR, take stda 50%
 8000fd6:	4a55      	ldr	r2, [pc, #340]	; (800112c <main+0x374>)
 8000fd8:	4b54      	ldr	r3, [pc, #336]	; (800112c <main+0x374>)
 8000fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fdc:	085b      	lsrs	r3, r3, #1
 8000fde:	6353      	str	r3, [r2, #52]	; 0x34

	GPIOConfigurePin(RGBLED_GREEN, ioPortAlternatrPushPull);
 8000fe0:	2206      	movs	r2, #6
 8000fe2:	2107      	movs	r1, #7
 8000fe4:	4853      	ldr	r0, [pc, #332]	; (8001134 <main+0x37c>)
 8000fe6:	f000 fee9 	bl	8001dbc <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(RGBLED_GREEN, 2); // AF02 odpovida TIM3_CH2N => datasheet
 8000fea:	2202      	movs	r2, #2
 8000fec:	2107      	movs	r1, #7
 8000fee:	4851      	ldr	r0, [pc, #324]	; (8001134 <main+0x37c>)
 8000ff0:	f001 f862 	bl	80020b8 <GPIOConfigureAlternativFunction>

	TIM3->CCMR1 &= ~TIM_CCMR1_OC2M; // Pozor!! nutno OC2M protoe potebueme druh kanl!!!!
 8000ff4:	4a4d      	ldr	r2, [pc, #308]	; (800112c <main+0x374>)
 8000ff6:	4b4d      	ldr	r3, [pc, #308]	; (800112c <main+0x374>)
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000ffe:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1; // _2 a _1 jako prvni a druhy bit, 110  PWM 1
 8001000:	4a4a      	ldr	r2, [pc, #296]	; (800112c <main+0x374>)
 8001002:	4b4a      	ldr	r3, [pc, #296]	; (800112c <main+0x374>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800100a:	6193      	str	r3, [r2, #24]
	TIM3->CCER |= TIM_CCER_CC2E; // knl 1 enable (mus bt jenom E!!!)
 800100c:	4a47      	ldr	r2, [pc, #284]	; (800112c <main+0x374>)
 800100e:	4b47      	ldr	r3, [pc, #284]	; (800112c <main+0x374>)
 8001010:	6a1b      	ldr	r3, [r3, #32]
 8001012:	f043 0310 	orr.w	r3, r3, #16
 8001016:	6213      	str	r3, [r2, #32]
	TIM3->CCR2 = TIM3->ARR / 2; // polovina TIM3 ARR, take stda 50%
 8001018:	4a44      	ldr	r2, [pc, #272]	; (800112c <main+0x374>)
 800101a:	4b44      	ldr	r3, [pc, #272]	; (800112c <main+0x374>)
 800101c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101e:	085b      	lsrs	r3, r3, #1
 8001020:	6393      	str	r3, [r2, #56]	; 0x38

	// RM str 355
	////////// PWM ///// SPE /////////////////////////////////////////////////////////////////////////////////////////////////////

	if (!(RCC->APB1ENR & RCC_APB1ENR_TIM2EN)) // v DataSheet str15 je vidt e TIM2 je na sbrnici APB1
 8001022:	4b3e      	ldr	r3, [pc, #248]	; (800111c <main+0x364>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	2b00      	cmp	r3, #0
 800102c:	d111      	bne.n	8001052 <main+0x29a>
		{
				RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800102e:	4a3b      	ldr	r2, [pc, #236]	; (800111c <main+0x364>)
 8001030:	4b3a      	ldr	r3, [pc, #232]	; (800111c <main+0x364>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6413      	str	r3, [r2, #64]	; 0x40
				RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 800103a:	4a38      	ldr	r2, [pc, #224]	; (800111c <main+0x364>)
 800103c:	4b37      	ldr	r3, [pc, #220]	; (800111c <main+0x364>)
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6213      	str	r3, [r2, #32]
				RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;
 8001046:	4a35      	ldr	r2, [pc, #212]	; (800111c <main+0x364>)
 8001048:	4b34      	ldr	r3, [pc, #208]	; (800111c <main+0x364>)
 800104a:	6a1b      	ldr	r3, [r3, #32]
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	6213      	str	r3, [r2, #32]
		} // nastaven TIM2

			TIM2->CR1 = 0 | TIM_CR1_ARPE; // nula aby --> up counter(pot nahoru) a ten ARPE je aby to nevznechvalo jeden takt myslm
 8001052:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001056:	2280      	movs	r2, #128	; 0x80
 8001058:	601a      	str	r2, [r3, #0]
			TIM2->CR2 = 0;
 800105a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800105e:	2200      	movs	r2, #0
 8001060:	605a      	str	r2, [r3, #4]
			TIM2->PSC = apb2 / 1E6 - 1; // (1us) => MHz
 8001062:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001066:	68b8      	ldr	r0, [r7, #8]
 8001068:	f7ff f9f8 	bl	800045c <__aeabi_ui2d>
 800106c:	a328      	add	r3, pc, #160	; (adr r3, 8001110 <main+0x358>)
 800106e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001072:	f7ff fb93 	bl	800079c <__aeabi_ddiv>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4610      	mov	r0, r2
 800107c:	4619      	mov	r1, r3
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <main+0x36c>)
 8001084:	f7ff f8ac 	bl	80001e0 <__aeabi_dsub>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4610      	mov	r0, r2
 800108e:	4619      	mov	r1, r3
 8001090:	f7ff fcf4 	bl	8000a7c <__aeabi_d2uiz>
 8001094:	4603      	mov	r3, r0
 8001096:	62a3      	str	r3, [r4, #40]	; 0x28
			TIM2->ARR = 1000-1; // (1000-1 => petee kadou 1ms => kHz)
 8001098:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800109c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010a0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM2->CR1 = TIM_CR1_CEN;
 80010a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010a6:	2201      	movs	r2, #1
 80010a8:	601a      	str	r2, [r3, #0]


			GPIOConfigurePin(SPEAKER, ioPortAlternatrPushPull);
 80010aa:	2206      	movs	r2, #6
 80010ac:	210a      	movs	r1, #10
 80010ae:	4820      	ldr	r0, [pc, #128]	; (8001130 <main+0x378>)
 80010b0:	f000 fe84 	bl	8001dbc <GPIOConfigurePin>
			GPIOConfigureAlternativFunction(SPEAKER, 1); // AF01 odpovida TIM2_CH3N => datasheet
 80010b4:	2201      	movs	r2, #1
 80010b6:	210a      	movs	r1, #10
 80010b8:	481d      	ldr	r0, [pc, #116]	; (8001130 <main+0x378>)
 80010ba:	f000 fffd 	bl	80020b8 <GPIOConfigureAlternativFunction>


			TIM2->CCMR2 &= ~TIM_CCMR2_OC3M; // Pozor!! nutno OC2M protoe potebueme druh kanl!!!!
 80010be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010c6:	69db      	ldr	r3, [r3, #28]
 80010c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010cc:	61d3      	str	r3, [r2, #28]
			TIM2->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1; // _2 a _1 jako prvni a druhy bit, 110  PWM 1
 80010ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010d6:	69db      	ldr	r3, [r3, #28]
 80010d8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80010dc:	61d3      	str	r3, [r2, #28]
			TIM2->CCER |= TIM_CCER_CC3E; // knl 3 enable (mus bt jenom E!!!)
 80010de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010e6:	6a1b      	ldr	r3, [r3, #32]
 80010e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ec:	6213      	str	r3, [r2, #32]
			TIM2->CCR3 = TIM2->ARR+1;
 80010ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f8:	3301      	adds	r3, #1
 80010fa:	63d3      	str	r3, [r2, #60]	; 0x3c
		    // RM str 355

	////////// SPE ///////////////////////////////////////////////////////////////////////////////////////////////////////////////


	DeleateBackground();
 80010fc:	f7ff fe22 	bl	8000d44 <DeleateBackground>
	DrawBackground(rezim);
 8001100:	7dfb      	ldrb	r3, [r7, #23]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff fd34 	bl	8000b70 <DrawBackground>
	SetPWM(r, g, b);
 8001108:	7d3a      	ldrb	r2, [r7, #20]
 800110a:	7d79      	ldrb	r1, [r7, #21]
 800110c:	e014      	b.n	8001138 <main+0x380>
 800110e:	bf00      	nop
 8001110:	00000000 	.word	0x00000000
 8001114:	412e8480 	.word	0x412e8480
 8001118:	20000404 	.word	0x20000404
 800111c:	40023800 	.word	0x40023800
 8001120:	40010000 	.word	0x40010000
 8001124:	3ff00000 	.word	0x3ff00000
 8001128:	40020000 	.word	0x40020000
 800112c:	40000400 	.word	0x40000400
 8001130:	40020400 	.word	0x40020400
 8001134:	40020800 	.word	0x40020800
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fe12 	bl	8000d64 <SetPWM>

	while (1) {

		if (ticks >= timeConstant) {
 8001140:	4ba3      	ldr	r3, [pc, #652]	; (80013d0 <main+0x618>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	429a      	cmp	r2, r3
 8001148:	d32f      	bcc.n	80011aa <main+0x3f2>

			timeConstant = ticks + 1000;
 800114a:	4ba1      	ldr	r3, [pc, #644]	; (80013d0 <main+0x618>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001152:	613b      	str	r3, [r7, #16]
			printf("\nBarva: 0x%x%x%x",r,g,b);
 8001154:	7db9      	ldrb	r1, [r7, #22]
 8001156:	7d7a      	ldrb	r2, [r7, #21]
 8001158:	7d3b      	ldrb	r3, [r7, #20]
 800115a:	489e      	ldr	r0, [pc, #632]	; (80013d4 <main+0x61c>)
 800115c:	f001 fafc 	bl	8002758 <iprintf>
			printf("\nStav:\n R: %d%%\n G: %d%%\n B: %d%%\n\n\n",(r*100/255),(g*100/255),(b*100/255));
 8001160:	7dbb      	ldrb	r3, [r7, #22]
 8001162:	2264      	movs	r2, #100	; 0x64
 8001164:	fb02 f303 	mul.w	r3, r2, r3
 8001168:	4a9b      	ldr	r2, [pc, #620]	; (80013d8 <main+0x620>)
 800116a:	fb82 1203 	smull	r1, r2, r2, r3
 800116e:	441a      	add	r2, r3
 8001170:	11d2      	asrs	r2, r2, #7
 8001172:	17db      	asrs	r3, r3, #31
 8001174:	1ad1      	subs	r1, r2, r3
 8001176:	7d7b      	ldrb	r3, [r7, #21]
 8001178:	2264      	movs	r2, #100	; 0x64
 800117a:	fb02 f303 	mul.w	r3, r2, r3
 800117e:	4a96      	ldr	r2, [pc, #600]	; (80013d8 <main+0x620>)
 8001180:	fb82 0203 	smull	r0, r2, r2, r3
 8001184:	441a      	add	r2, r3
 8001186:	11d2      	asrs	r2, r2, #7
 8001188:	17db      	asrs	r3, r3, #31
 800118a:	1ad0      	subs	r0, r2, r3
 800118c:	7d3b      	ldrb	r3, [r7, #20]
 800118e:	2264      	movs	r2, #100	; 0x64
 8001190:	fb02 f303 	mul.w	r3, r2, r3
 8001194:	4a90      	ldr	r2, [pc, #576]	; (80013d8 <main+0x620>)
 8001196:	fb82 4203 	smull	r4, r2, r2, r3
 800119a:	441a      	add	r2, r3
 800119c:	11d2      	asrs	r2, r2, #7
 800119e:	17db      	asrs	r3, r3, #31
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4602      	mov	r2, r0
 80011a4:	488d      	ldr	r0, [pc, #564]	; (80013dc <main+0x624>)
 80011a6:	f001 fad7 	bl	8002758 <iprintf>

		}

		if (GPIORead(JOY_LEFT)) {
 80011aa:	2101      	movs	r1, #1
 80011ac:	488c      	ldr	r0, [pc, #560]	; (80013e0 <main+0x628>)
 80011ae:	f000 ffbe 	bl	800212e <GPIORead>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d013      	beq.n	80011e0 <main+0x428>
			rezim--;
 80011b8:	7dfb      	ldrb	r3, [r7, #23]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	75fb      	strb	r3, [r7, #23]
			if (rezim == 255) {
 80011be:	7dfb      	ldrb	r3, [r7, #23]
 80011c0:	2bff      	cmp	r3, #255	; 0xff
 80011c2:	d101      	bne.n	80011c8 <main+0x410>
				rezim = 2;
 80011c4:	2302      	movs	r3, #2
 80011c6:	75fb      	strb	r3, [r7, #23]
			}
			while (GPIORead(JOY_LEFT))
 80011c8:	bf00      	nop
 80011ca:	2101      	movs	r1, #1
 80011cc:	4884      	ldr	r0, [pc, #528]	; (80013e0 <main+0x628>)
 80011ce:	f000 ffae 	bl	800212e <GPIORead>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f8      	bne.n	80011ca <main+0x412>
				;
			DrawBackground(rezim);
 80011d8:	7dfb      	ldrb	r3, [r7, #23]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fcc8 	bl	8000b70 <DrawBackground>
		}
		if (GPIORead(JOY_RIGHT)) {
 80011e0:	2100      	movs	r1, #0
 80011e2:	487f      	ldr	r0, [pc, #508]	; (80013e0 <main+0x628>)
 80011e4:	f000 ffa3 	bl	800212e <GPIORead>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d037      	beq.n	800125e <main+0x4a6>
			rezim++;
 80011ee:	7dfb      	ldrb	r3, [r7, #23]
 80011f0:	3301      	adds	r3, #1
 80011f2:	75fb      	strb	r3, [r7, #23]
			if (rezim == 3) {
 80011f4:	7dfb      	ldrb	r3, [r7, #23]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d101      	bne.n	80011fe <main+0x446>
				rezim = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	75fb      	strb	r3, [r7, #23]
			}
			while (GPIORead(JOY_RIGHT))
 80011fe:	bf00      	nop
 8001200:	2100      	movs	r1, #0
 8001202:	4877      	ldr	r0, [pc, #476]	; (80013e0 <main+0x628>)
 8001204:	f000 ff93 	bl	800212e <GPIORead>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1f8      	bne.n	8001200 <main+0x448>
				;
			DrawBackground(rezim);
 800120e:	7dfb      	ldrb	r3, [r7, #23]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fcad 	bl	8000b70 <DrawBackground>
		}
		while (GPIORead(JOY_UP)) {
 8001216:	e022      	b.n	800125e <main+0x4a6>
			if (rezim == 0) {
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d106      	bne.n	800122c <main+0x474>
				if (r != 255) {
 800121e:	7dbb      	ldrb	r3, [r7, #22]
 8001220:	2bff      	cmp	r3, #255	; 0xff
 8001222:	d016      	beq.n	8001252 <main+0x49a>
					r++;
 8001224:	7dbb      	ldrb	r3, [r7, #22]
 8001226:	3301      	adds	r3, #1
 8001228:	75bb      	strb	r3, [r7, #22]
 800122a:	e012      	b.n	8001252 <main+0x49a>
				}
			} else if (rezim == 1) {
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d106      	bne.n	8001240 <main+0x488>
				if (g != 255) {
 8001232:	7d7b      	ldrb	r3, [r7, #21]
 8001234:	2bff      	cmp	r3, #255	; 0xff
 8001236:	d00c      	beq.n	8001252 <main+0x49a>
					g++;
 8001238:	7d7b      	ldrb	r3, [r7, #21]
 800123a:	3301      	adds	r3, #1
 800123c:	757b      	strb	r3, [r7, #21]
 800123e:	e008      	b.n	8001252 <main+0x49a>
				}
			} else if (rezim == 2) {
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	2b02      	cmp	r3, #2
 8001244:	d105      	bne.n	8001252 <main+0x49a>
				if (b != 255) {
 8001246:	7d3b      	ldrb	r3, [r7, #20]
 8001248:	2bff      	cmp	r3, #255	; 0xff
 800124a:	d002      	beq.n	8001252 <main+0x49a>
					b++;
 800124c:	7d3b      	ldrb	r3, [r7, #20]
 800124e:	3301      	adds	r3, #1
 8001250:	753b      	strb	r3, [r7, #20]
				}
			}
			SetPWM(r, g, b);
 8001252:	7d3a      	ldrb	r2, [r7, #20]
 8001254:	7d79      	ldrb	r1, [r7, #21]
 8001256:	7dbb      	ldrb	r3, [r7, #22]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fd83 	bl	8000d64 <SetPWM>
		while (GPIORead(JOY_UP)) {
 800125e:	2104      	movs	r1, #4
 8001260:	4860      	ldr	r0, [pc, #384]	; (80013e4 <main+0x62c>)
 8001262:	f000 ff64 	bl	800212e <GPIORead>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1d5      	bne.n	8001218 <main+0x460>

		}
		while (GPIORead(JOY_DOWN)) {
 800126c:	e022      	b.n	80012b4 <main+0x4fc>
			if (rezim == 0) {
 800126e:	7dfb      	ldrb	r3, [r7, #23]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d106      	bne.n	8001282 <main+0x4ca>
				if (r != 0) {
 8001274:	7dbb      	ldrb	r3, [r7, #22]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d016      	beq.n	80012a8 <main+0x4f0>
					r--;
 800127a:	7dbb      	ldrb	r3, [r7, #22]
 800127c:	3b01      	subs	r3, #1
 800127e:	75bb      	strb	r3, [r7, #22]
 8001280:	e012      	b.n	80012a8 <main+0x4f0>
				}
			} else if (rezim == 1) {
 8001282:	7dfb      	ldrb	r3, [r7, #23]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d106      	bne.n	8001296 <main+0x4de>
				if (g != 0) {
 8001288:	7d7b      	ldrb	r3, [r7, #21]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00c      	beq.n	80012a8 <main+0x4f0>
					g--;
 800128e:	7d7b      	ldrb	r3, [r7, #21]
 8001290:	3b01      	subs	r3, #1
 8001292:	757b      	strb	r3, [r7, #21]
 8001294:	e008      	b.n	80012a8 <main+0x4f0>
				}
			} else if (rezim == 2) {
 8001296:	7dfb      	ldrb	r3, [r7, #23]
 8001298:	2b02      	cmp	r3, #2
 800129a:	d105      	bne.n	80012a8 <main+0x4f0>
				if (b != 0) {
 800129c:	7d3b      	ldrb	r3, [r7, #20]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <main+0x4f0>
					b--;
 80012a2:	7d3b      	ldrb	r3, [r7, #20]
 80012a4:	3b01      	subs	r3, #1
 80012a6:	753b      	strb	r3, [r7, #20]
				}
			}

			SetPWM(r, g, b);
 80012a8:	7d3a      	ldrb	r2, [r7, #20]
 80012aa:	7d79      	ldrb	r1, [r7, #21]
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff fd58 	bl	8000d64 <SetPWM>
		while (GPIORead(JOY_DOWN)) {
 80012b4:	2100      	movs	r1, #0
 80012b6:	484c      	ldr	r0, [pc, #304]	; (80013e8 <main+0x630>)
 80012b8:	f000 ff39 	bl	800212e <GPIORead>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1d5      	bne.n	800126e <main+0x4b6>

		}
		if (GPIORead(JOY_CENTER)) {
 80012c2:	2105      	movs	r1, #5
 80012c4:	4848      	ldr	r0, [pc, #288]	; (80013e8 <main+0x630>)
 80012c6:	f000 ff32 	bl	800212e <GPIORead>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d021      	beq.n	8001314 <main+0x55c>

				r = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	75bb      	strb	r3, [r7, #22]
				g = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	757b      	strb	r3, [r7, #21]
				b = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	753b      	strb	r3, [r7, #20]

			SetPWM(r, g, b);
 80012dc:	7d3a      	ldrb	r2, [r7, #20]
 80012de:	7d79      	ldrb	r1, [r7, #21]
 80012e0:	7dbb      	ldrb	r3, [r7, #22]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fd3e 	bl	8000d64 <SetPWM>

			while (GPIORead(JOY_CENTER))
 80012e8:	e006      	b.n	80012f8 <main+0x540>
			{
				TIM2->CCR3 = TIM2->ARR/2;
 80012ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f4:	085b      	lsrs	r3, r3, #1
 80012f6:	63d3      	str	r3, [r2, #60]	; 0x3c
			while (GPIORead(JOY_CENTER))
 80012f8:	2105      	movs	r1, #5
 80012fa:	483b      	ldr	r0, [pc, #236]	; (80013e8 <main+0x630>)
 80012fc:	f000 ff17 	bl	800212e <GPIORead>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1f1      	bne.n	80012ea <main+0x532>
			}

			TIM2->CCR3 = TIM2->ARR +1;
 8001306:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800130a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800130e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001310:	3301      	adds	r3, #1
 8001312:	63d3      	str	r3, [r2, #60]	; 0x3c
				;
		}

		if (IsUsart2Recived()) {
 8001314:	f000 fcb6 	bl	8001c84 <IsUsart2Recived>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	f43f af10 	beq.w	8001140 <main+0x388>
			char x = Usart2Recived();
 8001320:	f000 fc9e 	bl	8001c60 <Usart2Recived>
 8001324:	4603      	mov	r3, r0
 8001326:	71fb      	strb	r3, [r7, #7]

			if((r<5)&&(!(r%5)==0))
 8001328:	7dbb      	ldrb	r3, [r7, #22]
 800132a:	2b04      	cmp	r3, #4
 800132c:	d811      	bhi.n	8001352 <main+0x59a>
 800132e:	7dba      	ldrb	r2, [r7, #22]
 8001330:	4b2e      	ldr	r3, [pc, #184]	; (80013ec <main+0x634>)
 8001332:	fba3 1302 	umull	r1, r3, r3, r2
 8001336:	0899      	lsrs	r1, r3, #2
 8001338:	460b      	mov	r3, r1
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	440b      	add	r3, r1
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	d005      	beq.n	8001352 <main+0x59a>
			{
				r=0;
 8001346:	2300      	movs	r3, #0
 8001348:	75bb      	strb	r3, [r7, #22]
 800134a:	e00e      	b.n	800136a <main+0x5b2>
			}
			else
			{
			while(!(r%5)==0)
			{
				r--;
 800134c:	7dbb      	ldrb	r3, [r7, #22]
 800134e:	3b01      	subs	r3, #1
 8001350:	75bb      	strb	r3, [r7, #22]
			while(!(r%5)==0)
 8001352:	7dba      	ldrb	r2, [r7, #22]
 8001354:	4b25      	ldr	r3, [pc, #148]	; (80013ec <main+0x634>)
 8001356:	fba3 1302 	umull	r1, r3, r3, r2
 800135a:	0899      	lsrs	r1, r3, #2
 800135c:	460b      	mov	r3, r1
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f0      	bne.n	800134c <main+0x594>
			}
			}
			if((g<5)&&(!(g%5)==0))
 800136a:	7d7b      	ldrb	r3, [r7, #21]
 800136c:	2b04      	cmp	r3, #4
 800136e:	d811      	bhi.n	8001394 <main+0x5dc>
 8001370:	7d7a      	ldrb	r2, [r7, #21]
 8001372:	4b1e      	ldr	r3, [pc, #120]	; (80013ec <main+0x634>)
 8001374:	fba3 1302 	umull	r1, r3, r3, r2
 8001378:	0899      	lsrs	r1, r3, #2
 800137a:	460b      	mov	r3, r1
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	b2db      	uxtb	r3, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <main+0x5dc>
			{
				g=0;
 8001388:	2300      	movs	r3, #0
 800138a:	757b      	strb	r3, [r7, #21]
 800138c:	e00e      	b.n	80013ac <main+0x5f4>
			}
			else
			{
			while(!(g%5)==0)
			{
				g--;
 800138e:	7d7b      	ldrb	r3, [r7, #21]
 8001390:	3b01      	subs	r3, #1
 8001392:	757b      	strb	r3, [r7, #21]
			while(!(g%5)==0)
 8001394:	7d7a      	ldrb	r2, [r7, #21]
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <main+0x634>)
 8001398:	fba3 1302 	umull	r1, r3, r3, r2
 800139c:	0899      	lsrs	r1, r3, #2
 800139e:	460b      	mov	r3, r1
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	440b      	add	r3, r1
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1f0      	bne.n	800138e <main+0x5d6>
			}
			}
			if((b<5)&&(!(b%5)==0))
 80013ac:	7d3b      	ldrb	r3, [r7, #20]
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	d821      	bhi.n	80013f6 <main+0x63e>
 80013b2:	7d3a      	ldrb	r2, [r7, #20]
 80013b4:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <main+0x634>)
 80013b6:	fba3 1302 	umull	r1, r3, r3, r2
 80013ba:	0899      	lsrs	r1, r3, #2
 80013bc:	460b      	mov	r3, r1
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	440b      	add	r3, r1
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d015      	beq.n	80013f6 <main+0x63e>
			{
				b=0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	753b      	strb	r3, [r7, #20]
 80013ce:	e01e      	b.n	800140e <main+0x656>
 80013d0:	20000488 	.word	0x20000488
 80013d4:	08002fbc 	.word	0x08002fbc
 80013d8:	80808081 	.word	0x80808081
 80013dc:	08002fd0 	.word	0x08002fd0
 80013e0:	40020800 	.word	0x40020800
 80013e4:	40020000 	.word	0x40020000
 80013e8:	40020400 	.word	0x40020400
 80013ec:	cccccccd 	.word	0xcccccccd
			}
			else
			{
			while(!(b%5)==0)
			{
				b--;
 80013f0:	7d3b      	ldrb	r3, [r7, #20]
 80013f2:	3b01      	subs	r3, #1
 80013f4:	753b      	strb	r3, [r7, #20]
			while(!(b%5)==0)
 80013f6:	7d3a      	ldrb	r2, [r7, #20]
 80013f8:	4b4e      	ldr	r3, [pc, #312]	; (8001534 <main+0x77c>)
 80013fa:	fba3 1302 	umull	r1, r3, r3, r2
 80013fe:	0899      	lsrs	r1, r3, #2
 8001400:	460b      	mov	r3, r1
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	440b      	add	r3, r1
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f0      	bne.n	80013f0 <main+0x638>
			}
			}

			if (x == 'a') {
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	2b61      	cmp	r3, #97	; 0x61
 8001412:	d10b      	bne.n	800142c <main+0x674>
				rezim--;
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	3b01      	subs	r3, #1
 8001418:	75fb      	strb	r3, [r7, #23]
				if (rezim == 255) {
 800141a:	7dfb      	ldrb	r3, [r7, #23]
 800141c:	2bff      	cmp	r3, #255	; 0xff
 800141e:	d101      	bne.n	8001424 <main+0x66c>
					rezim = 2;
 8001420:	2302      	movs	r3, #2
 8001422:	75fb      	strb	r3, [r7, #23]
				}
				DrawBackground(rezim);
 8001424:	7dfb      	ldrb	r3, [r7, #23]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fba2 	bl	8000b70 <DrawBackground>
			}
			if (x == 'd') {
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2b64      	cmp	r3, #100	; 0x64
 8001430:	d10b      	bne.n	800144a <main+0x692>
				rezim++;
 8001432:	7dfb      	ldrb	r3, [r7, #23]
 8001434:	3301      	adds	r3, #1
 8001436:	75fb      	strb	r3, [r7, #23]
				if (rezim == 3) {
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d101      	bne.n	8001442 <main+0x68a>
					rezim = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	75fb      	strb	r3, [r7, #23]
				}
				DrawBackground(rezim);
 8001442:	7dfb      	ldrb	r3, [r7, #23]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fb93 	bl	8000b70 <DrawBackground>
			}
			if (x == 'w') {
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b77      	cmp	r3, #119	; 0x77
 800144e:	d122      	bne.n	8001496 <main+0x6de>
				if (rezim == 0) {
 8001450:	7dfb      	ldrb	r3, [r7, #23]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d106      	bne.n	8001464 <main+0x6ac>
					if (r != 255) {
 8001456:	7dbb      	ldrb	r3, [r7, #22]
 8001458:	2bff      	cmp	r3, #255	; 0xff
 800145a:	d016      	beq.n	800148a <main+0x6d2>
						r+=5;
 800145c:	7dbb      	ldrb	r3, [r7, #22]
 800145e:	3305      	adds	r3, #5
 8001460:	75bb      	strb	r3, [r7, #22]
 8001462:	e012      	b.n	800148a <main+0x6d2>
					}
				} else if (rezim == 1) {
 8001464:	7dfb      	ldrb	r3, [r7, #23]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d106      	bne.n	8001478 <main+0x6c0>
					if (g != 255) {
 800146a:	7d7b      	ldrb	r3, [r7, #21]
 800146c:	2bff      	cmp	r3, #255	; 0xff
 800146e:	d00c      	beq.n	800148a <main+0x6d2>
						g+=5;
 8001470:	7d7b      	ldrb	r3, [r7, #21]
 8001472:	3305      	adds	r3, #5
 8001474:	757b      	strb	r3, [r7, #21]
 8001476:	e008      	b.n	800148a <main+0x6d2>
					}
				} else if (rezim == 2) {
 8001478:	7dfb      	ldrb	r3, [r7, #23]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d105      	bne.n	800148a <main+0x6d2>
					if (b != 255) {
 800147e:	7d3b      	ldrb	r3, [r7, #20]
 8001480:	2bff      	cmp	r3, #255	; 0xff
 8001482:	d002      	beq.n	800148a <main+0x6d2>
						b+=5;
 8001484:	7d3b      	ldrb	r3, [r7, #20]
 8001486:	3305      	adds	r3, #5
 8001488:	753b      	strb	r3, [r7, #20]
					}
				}
				SetPWM(r, g, b);
 800148a:	7d3a      	ldrb	r2, [r7, #20]
 800148c:	7d79      	ldrb	r1, [r7, #21]
 800148e:	7dbb      	ldrb	r3, [r7, #22]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fc67 	bl	8000d64 <SetPWM>

			}
			if (x == 's') {
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b73      	cmp	r3, #115	; 0x73
 800149a:	d122      	bne.n	80014e2 <main+0x72a>
				if (rezim == 0) {
 800149c:	7dfb      	ldrb	r3, [r7, #23]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d106      	bne.n	80014b0 <main+0x6f8>
					if (r != 0) {
 80014a2:	7dbb      	ldrb	r3, [r7, #22]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d016      	beq.n	80014d6 <main+0x71e>
						r-=5;
 80014a8:	7dbb      	ldrb	r3, [r7, #22]
 80014aa:	3b05      	subs	r3, #5
 80014ac:	75bb      	strb	r3, [r7, #22]
 80014ae:	e012      	b.n	80014d6 <main+0x71e>
					}
				} else if (rezim == 1) {
 80014b0:	7dfb      	ldrb	r3, [r7, #23]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d106      	bne.n	80014c4 <main+0x70c>
					if (g != 0) {
 80014b6:	7d7b      	ldrb	r3, [r7, #21]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d00c      	beq.n	80014d6 <main+0x71e>
						g-=5;
 80014bc:	7d7b      	ldrb	r3, [r7, #21]
 80014be:	3b05      	subs	r3, #5
 80014c0:	757b      	strb	r3, [r7, #21]
 80014c2:	e008      	b.n	80014d6 <main+0x71e>
					}
				} else if (rezim == 2) {
 80014c4:	7dfb      	ldrb	r3, [r7, #23]
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d105      	bne.n	80014d6 <main+0x71e>
					if (b != 0) {
 80014ca:	7d3b      	ldrb	r3, [r7, #20]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <main+0x71e>
						b-=5;
 80014d0:	7d3b      	ldrb	r3, [r7, #20]
 80014d2:	3b05      	subs	r3, #5
 80014d4:	753b      	strb	r3, [r7, #20]
					}
				}

				SetPWM(r, g, b);
 80014d6:	7d3a      	ldrb	r2, [r7, #20]
 80014d8:	7d79      	ldrb	r1, [r7, #21]
 80014da:	7dbb      	ldrb	r3, [r7, #22]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff fc41 	bl	8000d64 <SetPWM>


			}
				if (x == 'r')
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	2b72      	cmp	r3, #114	; 0x72
 80014e6:	f47f ae2b 	bne.w	8001140 <main+0x388>
				{
					r = 0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	75bb      	strb	r3, [r7, #22]
					g = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	757b      	strb	r3, [r7, #21]
					b = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	753b      	strb	r3, [r7, #20]

					SetPWM(r, g, b);
 80014f6:	7d3a      	ldrb	r2, [r7, #20]
 80014f8:	7d79      	ldrb	r1, [r7, #21]
 80014fa:	7dbb      	ldrb	r3, [r7, #22]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff fc31 	bl	8000d64 <SetPWM>

					TIM2->CCR3 = TIM2->ARR/2;
 8001502:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001506:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800150a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800150c:	085b      	lsrs	r3, r3, #1
 800150e:	63d3      	str	r3, [r2, #60]	; 0x3c

					for(int i =0;i<100000;i++);
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	e002      	b.n	800151c <main+0x764>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	3301      	adds	r3, #1
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4a06      	ldr	r2, [pc, #24]	; (8001538 <main+0x780>)
 8001520:	4293      	cmp	r3, r2
 8001522:	ddf8      	ble.n	8001516 <main+0x75e>

					TIM2->CCR3 = TIM2->ARR +1;
 8001524:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800152c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152e:	3301      	adds	r3, #1
 8001530:	63d3      	str	r3, [r2, #60]	; 0x3c
		if (ticks >= timeConstant) {
 8001532:	e605      	b.n	8001140 <main+0x388>
 8001534:	cccccccd 	.word	0xcccccccd
 8001538:	0001869f 	.word	0x0001869f

0800153c <MBED_LCD_send>:

/**
 * Private funcions
 */
static void MBED_LCD_send(uint8_t val, bool a0)       ///< Write single value to LCD - using SPI, A0 selects CMD = 0, DATA = 1
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	460a      	mov	r2, r1
 8001546:	71fb      	strb	r3, [r7, #7]
 8001548:	4613      	mov	r3, r2
 800154a:	71bb      	strb	r3, [r7, #6]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, a0 ? 1 : 0);
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	461a      	mov	r2, r3
 8001550:	2108      	movs	r1, #8
 8001552:	4810      	ldr	r0, [pc, #64]	; (8001594 <MBED_LCD_send+0x58>)
 8001554:	f000 fe2a 	bl	80021ac <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 8001558:	2200      	movs	r2, #0
 800155a:	2106      	movs	r1, #6
 800155c:	480e      	ldr	r0, [pc, #56]	; (8001598 <MBED_LCD_send+0x5c>)
 800155e:	f000 fe25 	bl	80021ac <GPIOWrite>

  _MBED_LCD_SPI->DR = val;
 8001562:	4a0e      	ldr	r2, [pc, #56]	; (800159c <MBED_LCD_send+0x60>)
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	60d3      	str	r3, [r2, #12]
  while(SPI_IS_BUSY(_MBED_LCD_SPI))                   // waiting is different fo F4xx and another Fxxx
 8001568:	bf00      	nop
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <MBED_LCD_send+0x60>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f9      	beq.n	800156a <MBED_LCD_send+0x2e>
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <MBED_LCD_send+0x60>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800157e:	2b00      	cmp	r3, #0
 8001580:	d1f3      	bne.n	800156a <MBED_LCD_send+0x2e>
    ;                                                 // blocking waiting

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8001582:	2201      	movs	r2, #1
 8001584:	2106      	movs	r1, #6
 8001586:	4804      	ldr	r0, [pc, #16]	; (8001598 <MBED_LCD_send+0x5c>)
 8001588:	f000 fe10 	bl	80021ac <GPIOWrite>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40020000 	.word	0x40020000
 8001598:	40020400 	.word	0x40020400
 800159c:	40013000 	.word	0x40013000

080015a0 <MBED_LCD_sendData>:

static void MBED_LCD_sendData(uint8_t *val, uint16_t len)   ///< Write block of data, pointer to start and length
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 1);      // always data
 80015ac:	2201      	movs	r2, #1
 80015ae:	2108      	movs	r1, #8
 80015b0:	4812      	ldr	r0, [pc, #72]	; (80015fc <MBED_LCD_sendData+0x5c>)
 80015b2:	f000 fdfb 	bl	80021ac <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2106      	movs	r1, #6
 80015ba:	4811      	ldr	r0, [pc, #68]	; (8001600 <MBED_LCD_sendData+0x60>)
 80015bc:	f000 fdf6 	bl	80021ac <GPIOWrite>

  for(; len; len--)
 80015c0:	e010      	b.n	80015e4 <MBED_LCD_sendData+0x44>
  {
    _MBED_LCD_SPI->DR = *val;
 80015c2:	4a10      	ldr	r2, [pc, #64]	; (8001604 <MBED_LCD_sendData+0x64>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	60d3      	str	r3, [r2, #12]
    val++;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3301      	adds	r3, #1
 80015ce:	607b      	str	r3, [r7, #4]

    while(_MBED_LCD_SPI->SR & SPI_SR_BSY)               // blocking wait
 80015d0:	bf00      	nop
 80015d2:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <MBED_LCD_sendData+0x64>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f9      	bne.n	80015d2 <MBED_LCD_sendData+0x32>
  for(; len; len--)
 80015de:	887b      	ldrh	r3, [r7, #2]
 80015e0:	3b01      	subs	r3, #1
 80015e2:	807b      	strh	r3, [r7, #2]
 80015e4:	887b      	ldrh	r3, [r7, #2]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1eb      	bne.n	80015c2 <MBED_LCD_sendData+0x22>
      ;
  }

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 80015ea:	2201      	movs	r2, #1
 80015ec:	2106      	movs	r1, #6
 80015ee:	4804      	ldr	r0, [pc, #16]	; (8001600 <MBED_LCD_sendData+0x60>)
 80015f0:	f000 fddc 	bl	80021ac <GPIOWrite>
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40020000 	.word	0x40020000
 8001600:	40020400 	.word	0x40020400
 8001604:	40013000 	.word	0x40013000

08001608 <MBED_LCD_reset>:

static bool MBED_LCD_reset(void)                        ///< Perform reset sequence
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
  uint16_t w, x = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	80bb      	strh	r3, [r7, #4]

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2108      	movs	r1, #8
 8001616:	4819      	ldr	r0, [pc, #100]	; (800167c <MBED_LCD_reset+0x74>)
 8001618:	f000 fdc8 	bl	80021ac <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 0);
 800161c:	2200      	movs	r2, #0
 800161e:	2106      	movs	r1, #6
 8001620:	4816      	ldr	r0, [pc, #88]	; (800167c <MBED_LCD_reset+0x74>)
 8001622:	f000 fdc3 	bl	80021ac <GPIOWrite>

  for(w = 0; w < 10000; w++)
 8001626:	2300      	movs	r3, #0
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	e005      	b.n	8001638 <MBED_LCD_reset+0x30>
    x++;                                                // Dummy increment prevents optimalisation
 800162c:	88bb      	ldrh	r3, [r7, #4]
 800162e:	3301      	adds	r3, #1
 8001630:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 10000; w++)
 8001632:	88fb      	ldrh	r3, [r7, #6]
 8001634:	3301      	adds	r3, #1
 8001636:	80fb      	strh	r3, [r7, #6]
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f242 720f 	movw	r2, #9999	; 0x270f
 800163e:	4293      	cmp	r3, r2
 8001640:	d9f4      	bls.n	800162c <MBED_LCD_reset+0x24>

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 8001642:	2201      	movs	r2, #1
 8001644:	2106      	movs	r1, #6
 8001646:	480d      	ldr	r0, [pc, #52]	; (800167c <MBED_LCD_reset+0x74>)
 8001648:	f000 fdb0 	bl	80021ac <GPIOWrite>

  for(w = 0; w < 1000; w++)
 800164c:	2300      	movs	r3, #0
 800164e:	80fb      	strh	r3, [r7, #6]
 8001650:	e005      	b.n	800165e <MBED_LCD_reset+0x56>
    x++;
 8001652:	88bb      	ldrh	r3, [r7, #4]
 8001654:	3301      	adds	r3, #1
 8001656:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 1000; w++)
 8001658:	88fb      	ldrh	r3, [r7, #6]
 800165a:	3301      	adds	r3, #1
 800165c:	80fb      	strh	r3, [r7, #6]
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001664:	d3f5      	bcc.n	8001652 <MBED_LCD_reset+0x4a>

  return (x > 0);                                       // Trick to keep vaiable unoptimalised ...
 8001666:	88bb      	ldrh	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	bf14      	ite	ne
 800166c:	2301      	movne	r3, #1
 800166e:	2300      	moveq	r3, #0
 8001670:	b2db      	uxtb	r3, r3
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40020000 	.word	0x40020000

08001680 <MBED_LCD_set_start_line>:

static void MBED_LCD_set_start_line(uint8_t x)          ///< Send command to LCD, info from DS
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	71fb      	strb	r3, [r7, #7]
  MBED_LCD_send(0x10 | ((x & 0xf0) >> 4), 0);           // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	091b      	lsrs	r3, r3, #4
 800168e:	b2db      	uxtb	r3, r3
 8001690:	f043 0310 	orr.w	r3, r3, #16
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2100      	movs	r1, #0
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff ff4f 	bl	800153c <MBED_LCD_send>
  MBED_LCD_send(0x00 | (x & 0x0f), 0);                  // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	f003 030f 	and.w	r3, r3, #15
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff ff47 	bl	800153c <MBED_LCD_send>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <MBED_LCD_set_page>:

static void MBED_LCD_set_page(uint8_t p)                ///< Send command to LCD, info from DS
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	4603      	mov	r3, r0
 80016be:	71fb      	strb	r3, [r7, #7]
   MBED_LCD_send(0xB0 | (p & 0x0f), 0);                 // (3) Page address set = Sets the display RAM page address - lower 4 bits
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	f003 030f 	and.w	r3, r3, #15
 80016c8:	b25b      	sxtb	r3, r3
 80016ca:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80016ce:	b25b      	sxtb	r3, r3
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff31 	bl	800153c <MBED_LCD_send>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	0000      	movs	r0, r0
 80016e4:	0000      	movs	r0, r0
	...

080016e8 <MBED_LCD_init_hw>:

static bool MBED_LCD_init_hw()                          ///< Init SPI, GPIO, ...
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_RSTN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2106      	movs	r1, #6
 80016f2:	484f      	ldr	r0, [pc, #316]	; (8001830 <MBED_LCD_init_hw+0x148>)
 80016f4:	f000 fb62 	bl	8001dbc <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 80016f8:	2201      	movs	r2, #1
 80016fa:	2106      	movs	r1, #6
 80016fc:	484c      	ldr	r0, [pc, #304]	; (8001830 <MBED_LCD_init_hw+0x148>)
 80016fe:	f000 fd55 	bl	80021ac <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_CSN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8001702:	2200      	movs	r2, #0
 8001704:	2106      	movs	r1, #6
 8001706:	484b      	ldr	r0, [pc, #300]	; (8001834 <MBED_LCD_init_hw+0x14c>)
 8001708:	f000 fb58 	bl	8001dbc <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 800170c:	2201      	movs	r2, #1
 800170e:	2106      	movs	r1, #6
 8001710:	4848      	ldr	r0, [pc, #288]	; (8001834 <MBED_LCD_init_hw+0x14c>)
 8001712:	f000 fd4b 	bl	80021ac <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_A0, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8001716:	2200      	movs	r2, #0
 8001718:	2108      	movs	r1, #8
 800171a:	4845      	ldr	r0, [pc, #276]	; (8001830 <MBED_LCD_init_hw+0x148>)
 800171c:	f000 fb4e 	bl	8001dbc <GPIOConfigurePin>

  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_MOSI, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 8001720:	2206      	movs	r2, #6
 8001722:	2107      	movs	r1, #7
 8001724:	4842      	ldr	r0, [pc, #264]	; (8001830 <MBED_LCD_init_hw+0x148>)
 8001726:	f000 fb49 	bl	8001dbc <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_MOSI, _MBED_LCD_SPI_AF_NUM);        // AFxx
 800172a:	2205      	movs	r2, #5
 800172c:	2107      	movs	r1, #7
 800172e:	4840      	ldr	r0, [pc, #256]	; (8001830 <MBED_LCD_init_hw+0x148>)
 8001730:	f000 fcc2 	bl	80020b8 <GPIOConfigureAlternativFunction>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_SCK, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 8001734:	2206      	movs	r2, #6
 8001736:	2105      	movs	r1, #5
 8001738:	483d      	ldr	r0, [pc, #244]	; (8001830 <MBED_LCD_init_hw+0x148>)
 800173a:	f000 fb3f 	bl	8001dbc <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_SCK, _MBED_LCD_SPI_AF_NUM);         // AFxx
 800173e:	2205      	movs	r2, #5
 8001740:	2105      	movs	r1, #5
 8001742:	483b      	ldr	r0, [pc, #236]	; (8001830 <MBED_LCD_init_hw+0x148>)
 8001744:	f000 fcb8 	bl	80020b8 <GPIOConfigureAlternativFunction>

  switch((uint32_t)_MBED_LCD_SPI)                       // Switch reuired due using ohter APBx for some SPIx
  {
    case (uint32_t)SPI1:
      if (!(RCC->APB2ENR & RCC_APB2ENR_SPI1EN))
 8001748:	4b3b      	ldr	r3, [pc, #236]	; (8001838 <MBED_LCD_init_hw+0x150>)
 800174a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d111      	bne.n	8001778 <MBED_LCD_init_hw+0x90>
      {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8001754:	4a38      	ldr	r2, [pc, #224]	; (8001838 <MBED_LCD_init_hw+0x150>)
 8001756:	4b38      	ldr	r3, [pc, #224]	; (8001838 <MBED_LCD_init_hw+0x150>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800175e:	6453      	str	r3, [r2, #68]	; 0x44
        RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST;
 8001760:	4a35      	ldr	r2, [pc, #212]	; (8001838 <MBED_LCD_init_hw+0x150>)
 8001762:	4b35      	ldr	r3, [pc, #212]	; (8001838 <MBED_LCD_init_hw+0x150>)
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800176a:	6253      	str	r3, [r2, #36]	; 0x24
        RCC->APB2RSTR &= ~RCC_APB2RSTR_SPI1RST;
 800176c:	4a32      	ldr	r2, [pc, #200]	; (8001838 <MBED_LCD_init_hw+0x150>)
 800176e:	4b32      	ldr	r3, [pc, #200]	; (8001838 <MBED_LCD_init_hw+0x150>)
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001776:	6253      	str	r3, [r2, #36]	; 0x24
      }
      break;
 8001778:	bf00      	nop
    //TODO other SPIx peripheral
    default:
      return false;
  }

  _MBED_LCD_SPI->CR1 = 0
 800177a:	4b30      	ldr	r3, [pc, #192]	; (800183c <MBED_LCD_init_hw+0x154>)
 800177c:	f240 3207 	movw	r2, #775	; 0x307
 8001780:	601a      	str	r2, [r3, #0]
      | SPI_CR1_CPHA | SPI_CR1_CPOL     // polarity from DS
      | SPI_CR1_SSI | SPI_CR1_SSM       // required for correct function
      | SPI_CR1_MSTR;
  _MBED_LCD_SPI->CR2 = 0;
 8001782:	4b2e      	ldr	r3, [pc, #184]	; (800183c <MBED_LCD_init_hw+0x154>)
 8001784:	2200      	movs	r2, #0
 8001786:	605a      	str	r2, [r3, #4]

  {                                     // from DS - max clock 10MHz (100ns period)
    uint32_t apb2 = SystemCoreClock;    //TODO calculate from RCC
 8001788:	4b2d      	ldr	r3, [pc, #180]	; (8001840 <MBED_LCD_init_hw+0x158>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	603b      	str	r3, [r7, #0]
    uint32_t BRDiv = 0;                 // 000 = pclk / 2
 800178e:	2300      	movs	r3, #0
 8001790:	607b      	str	r3, [r7, #4]

    if (apb2 > 20e6) BRDiv = 0x01;      // 001 = pclk / 4
 8001792:	6838      	ldr	r0, [r7, #0]
 8001794:	f7fe fe62 	bl	800045c <__aeabi_ui2d>
 8001798:	a31f      	add	r3, pc, #124	; (adr r3, 8001818 <MBED_LCD_init_hw+0x130>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	f7ff f963 	bl	8000a68 <__aeabi_dcmpgt>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MBED_LCD_init_hw+0xc4>
 80017a8:	2301      	movs	r3, #1
 80017aa:	607b      	str	r3, [r7, #4]
    if (apb2 > 40e6) BRDiv = 0x02;      // 010 = pclk / 8
 80017ac:	6838      	ldr	r0, [r7, #0]
 80017ae:	f7fe fe55 	bl	800045c <__aeabi_ui2d>
 80017b2:	a31b      	add	r3, pc, #108	; (adr r3, 8001820 <MBED_LCD_init_hw+0x138>)
 80017b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b8:	f7ff f956 	bl	8000a68 <__aeabi_dcmpgt>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MBED_LCD_init_hw+0xde>
 80017c2:	2302      	movs	r3, #2
 80017c4:	607b      	str	r3, [r7, #4]
    if (apb2 > 80e6) BRDiv = 0x03;      // 011 = pclk / 16
 80017c6:	6838      	ldr	r0, [r7, #0]
 80017c8:	f7fe fe48 	bl	800045c <__aeabi_ui2d>
 80017cc:	a316      	add	r3, pc, #88	; (adr r3, 8001828 <MBED_LCD_init_hw+0x140>)
 80017ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d2:	f7ff f949 	bl	8000a68 <__aeabi_dcmpgt>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MBED_LCD_init_hw+0xf8>
 80017dc:	2303      	movs	r3, #3
 80017de:	607b      	str	r3, [r7, #4]

    _MBED_LCD_SPI->CR1 &= ~SPI_CR1_BR;
 80017e0:	4a16      	ldr	r2, [pc, #88]	; (800183c <MBED_LCD_init_hw+0x154>)
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <MBED_LCD_init_hw+0x154>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80017ea:	6013      	str	r3, [r2, #0]
    //  only for F4xx:
    _MBED_LCD_SPI->CR1 |= (BRDiv & 0x07) << 3;    // isolate 3 bits and set to bits 5..3
 80017ec:	4913      	ldr	r1, [pc, #76]	; (800183c <MBED_LCD_init_hw+0x154>)
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <MBED_LCD_init_hw+0x154>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80017fa:	4313      	orrs	r3, r2
 80017fc:	600b      	str	r3, [r1, #0]
    //TODO another platforms
  }

  _MBED_LCD_SPI->CR1 |= SPI_CR1_SPE;             // enable
 80017fe:	4a0f      	ldr	r2, [pc, #60]	; (800183c <MBED_LCD_init_hw+0x154>)
 8001800:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MBED_LCD_init_hw+0x154>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001808:	6013      	str	r3, [r2, #0]
  return true;
 800180a:	2301      	movs	r3, #1
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	f3af 8000 	nop.w
 8001818:	00000000 	.word	0x00000000
 800181c:	417312d0 	.word	0x417312d0
 8001820:	00000000 	.word	0x00000000
 8001824:	418312d0 	.word	0x418312d0
 8001828:	00000000 	.word	0x00000000
 800182c:	419312d0 	.word	0x419312d0
 8001830:	40020000 	.word	0x40020000
 8001834:	40020400 	.word	0x40020400
 8001838:	40023800 	.word	0x40023800
 800183c:	40013000 	.word	0x40013000
 8001840:	20000404 	.word	0x20000404

08001844 <MBED_LCD_InitVideoRam>:

/**
 * Fill videoram with value, bytes = columns, MSB on top
 */
void MBED_LCD_InitVideoRam(uint8_t val)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	e013      	b.n	800187c <MBED_LCD_InitVideoRam+0x38>
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	e00a      	b.n	8001870 <MBED_LCD_InitVideoRam+0x2c>
      m_videoRam[r][x] = val;
 800185a:	4a0d      	ldr	r2, [pc, #52]	; (8001890 <MBED_LCD_InitVideoRam+0x4c>)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	01db      	lsls	r3, r3, #7
 8001860:	441a      	add	r2, r3
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	4413      	add	r3, r2
 8001866:	79fa      	ldrb	r2, [r7, #7]
 8001868:	701a      	strb	r2, [r3, #0]
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	3301      	adds	r3, #1
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	2b7f      	cmp	r3, #127	; 0x7f
 8001874:	ddf1      	ble.n	800185a <MBED_LCD_InitVideoRam+0x16>
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	3301      	adds	r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2b03      	cmp	r3, #3
 8001880:	dde8      	ble.n	8001854 <MBED_LCD_InitVideoRam+0x10>
}
 8001882:	bf00      	nop
 8001884:	3714      	adds	r7, #20
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	2000048c 	.word	0x2000048c

08001894 <MBED_LCD_init>:
/**
 * Initialisation - HW parts and init commands for LCD controller (see DS and MBED sample init code)
 * Returns false if ini fails
 */
bool MBED_LCD_init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  if (!MBED_LCD_init_hw())  // check success of HW init
 8001898:	f7ff ff26 	bl	80016e8 <MBED_LCD_init_hw>
 800189c:	4603      	mov	r3, r0
 800189e:	f083 0301 	eor.w	r3, r3, #1
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MBED_LCD_init+0x18>
    return false;
 80018a8:	2300      	movs	r3, #0
 80018aa:	e02e      	b.n	800190a <MBED_LCD_init+0x76>

  MBED_LCD_reset();
 80018ac:	f7ff feac 	bl	8001608 <MBED_LCD_reset>

  MBED_LCD_send(0xAE, 0);   //  display off
 80018b0:	2100      	movs	r1, #0
 80018b2:	20ae      	movs	r0, #174	; 0xae
 80018b4:	f7ff fe42 	bl	800153c <MBED_LCD_send>
  MBED_LCD_send(0xA2, 0);   //  bias voltage
 80018b8:	2100      	movs	r1, #0
 80018ba:	20a2      	movs	r0, #162	; 0xa2
 80018bc:	f7ff fe3e 	bl	800153c <MBED_LCD_send>

  MBED_LCD_send(0xA0, 0);
 80018c0:	2100      	movs	r1, #0
 80018c2:	20a0      	movs	r0, #160	; 0xa0
 80018c4:	f7ff fe3a 	bl	800153c <MBED_LCD_send>
  MBED_LCD_send(0xC8, 0);   //  colum normal
 80018c8:	2100      	movs	r1, #0
 80018ca:	20c8      	movs	r0, #200	; 0xc8
 80018cc:	f7ff fe36 	bl	800153c <MBED_LCD_send>

  MBED_LCD_send(0x22, 0);   //  voltage resistor ratio
 80018d0:	2100      	movs	r1, #0
 80018d2:	2022      	movs	r0, #34	; 0x22
 80018d4:	f7ff fe32 	bl	800153c <MBED_LCD_send>
  MBED_LCD_send(0x2F, 0);   //  power on
 80018d8:	2100      	movs	r1, #0
 80018da:	202f      	movs	r0, #47	; 0x2f
 80018dc:	f7ff fe2e 	bl	800153c <MBED_LCD_send>
  //wr_cmd(0xA4);   //  LCD display ram
  MBED_LCD_send(0x40, 0);   // start line = 0
 80018e0:	2100      	movs	r1, #0
 80018e2:	2040      	movs	r0, #64	; 0x40
 80018e4:	f7ff fe2a 	bl	800153c <MBED_LCD_send>
  MBED_LCD_send(0xAF, 0);     // display ON
 80018e8:	2100      	movs	r1, #0
 80018ea:	20af      	movs	r0, #175	; 0xaf
 80018ec:	f7ff fe26 	bl	800153c <MBED_LCD_send>

  MBED_LCD_send(0x81, 0);   //  set contrast
 80018f0:	2100      	movs	r1, #0
 80018f2:	2081      	movs	r0, #129	; 0x81
 80018f4:	f7ff fe22 	bl	800153c <MBED_LCD_send>
  MBED_LCD_send(0x17, 0);   //  set contrast
 80018f8:	2100      	movs	r1, #0
 80018fa:	2017      	movs	r0, #23
 80018fc:	f7ff fe1e 	bl	800153c <MBED_LCD_send>

  MBED_LCD_send(0xA6, 0);     // display normal
 8001900:	2100      	movs	r1, #0
 8001902:	20a6      	movs	r0, #166	; 0xa6
 8001904:	f7ff fe1a 	bl	800153c <MBED_LCD_send>
//  MBED_LCD_send(0xA7, 0);     // display inverted

//  MBED_LCD_send(0xa5, 0);
  return true;                // ALL init OK
 8001908:	2301      	movs	r3, #1
}
 800190a:	4618      	mov	r0, r3
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <MBED_LCD_WriteCharXY>:
/**
 * Writes 8x8 character at position
 * Return false if coordinates are outside working area
 */
bool MBED_LCD_WriteCharXY(char c, uint8_t col, uint8_t row)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
 800191a:	460b      	mov	r3, r1
 800191c:	71bb      	strb	r3, [r7, #6]
 800191e:	4613      	mov	r3, r2
 8001920:	717b      	strb	r3, [r7, #5]
  int i;

  if ((col > _MBED_LCD_COLUMNS / 8) || (row > (_MBED_LCD_ROWS - 1)))
 8001922:	79bb      	ldrb	r3, [r7, #6]
 8001924:	2b10      	cmp	r3, #16
 8001926:	d802      	bhi.n	800192e <MBED_LCD_WriteCharXY+0x1e>
 8001928:	797b      	ldrb	r3, [r7, #5]
 800192a:	2b1f      	cmp	r3, #31
 800192c:	d901      	bls.n	8001932 <MBED_LCD_WriteCharXY+0x22>
    return false;
 800192e:	2300      	movs	r3, #0
 8001930:	e022      	b.n	8001978 <MBED_LCD_WriteCharXY+0x68>

  if (c > 127)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	2b00      	cmp	r3, #0
 8001938:	da03      	bge.n	8001942 <MBED_LCD_WriteCharXY+0x32>
    c %= 128;
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001940:	71fb      	strb	r3, [r7, #7]

  for (i = 0; i < 8; i++)
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	e013      	b.n	8001970 <MBED_LCD_WriteCharXY+0x60>
    m_videoRam[row][col * 8 + i] = font8x8_basic[c * 8 + i];
 8001948:	797a      	ldrb	r2, [r7, #5]
 800194a:	79bb      	ldrb	r3, [r7, #6]
 800194c:	00d9      	lsls	r1, r3, #3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	440b      	add	r3, r1
 8001952:	79f9      	ldrb	r1, [r7, #7]
 8001954:	00c8      	lsls	r0, r1, #3
 8001956:	68f9      	ldr	r1, [r7, #12]
 8001958:	4401      	add	r1, r0
 800195a:	480a      	ldr	r0, [pc, #40]	; (8001984 <MBED_LCD_WriteCharXY+0x74>)
 800195c:	5c40      	ldrb	r0, [r0, r1]
 800195e:	490a      	ldr	r1, [pc, #40]	; (8001988 <MBED_LCD_WriteCharXY+0x78>)
 8001960:	01d2      	lsls	r2, r2, #7
 8001962:	440a      	add	r2, r1
 8001964:	4413      	add	r3, r2
 8001966:	4602      	mov	r2, r0
 8001968:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; i++)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	3301      	adds	r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b07      	cmp	r3, #7
 8001974:	dde8      	ble.n	8001948 <MBED_LCD_WriteCharXY+0x38>

  return true;
 8001976:	2301      	movs	r3, #1
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	20000000 	.word	0x20000000
 8001988:	2000048c 	.word	0x2000048c

0800198c <MBED_LCD_VideoRam2LCD>:

/**
 * Copying content of videoRAM to LCD controller, based on SPI bulk transfer
 */
void MBED_LCD_VideoRam2LCD()
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 8001992:	2300      	movs	r3, #0
 8001994:	71fb      	strb	r3, [r7, #7]
 8001996:	e011      	b.n	80019bc <MBED_LCD_VideoRam2LCD+0x30>
  {
    MBED_LCD_set_page(r);
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fe8b 	bl	80016b6 <MBED_LCD_set_page>
    MBED_LCD_set_start_line(0);
 80019a0:	2000      	movs	r0, #0
 80019a2:	f7ff fe6d 	bl	8001680 <MBED_LCD_set_start_line>

#if 1
    MBED_LCD_sendData(m_videoRam[r], _MBED_LCD_COLUMNS);      // block operation
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	01db      	lsls	r3, r3, #7
 80019aa:	4a08      	ldr	r2, [pc, #32]	; (80019cc <MBED_LCD_VideoRam2LCD+0x40>)
 80019ac:	4413      	add	r3, r2
 80019ae:	2180      	movs	r1, #128	; 0x80
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fdf5 	bl	80015a0 <MBED_LCD_sendData>
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	3301      	adds	r3, #1
 80019ba:	71fb      	strb	r3, [r7, #7]
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	2b03      	cmp	r3, #3
 80019c0:	d9ea      	bls.n	8001998 <MBED_LCD_VideoRam2LCD+0xc>
#else
    for(uint8_t x = 0; x < _MBED_LCD_COLUMNS; x++)
      MBED_LCD_send(m_videoRam[r][x], 1);
#endif
  }
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000048c 	.word	0x2000048c

080019d0 <MBED_LCD_PutPixel>:
/**
 * Puts pixel with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_PutPixel(uint8_t x, uint8_t y, bool black)
{
 80019d0:	b490      	push	{r4, r7}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
 80019da:	460b      	mov	r3, r1
 80019dc:	71bb      	strb	r3, [r7, #6]
 80019de:	4613      	mov	r3, r2
 80019e0:	717b      	strb	r3, [r7, #5]
  //TODO check x < 128 and y < 32
  if (black)
 80019e2:	797b      	ldrb	r3, [r7, #5]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d01d      	beq.n	8001a24 <MBED_LCD_PutPixel+0x54>
    m_videoRam[y / 8][x] |= 1 << (y % 8);
 80019e8:	79bb      	ldrb	r3, [r7, #6]
 80019ea:	08db      	lsrs	r3, r3, #3
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4614      	mov	r4, r2
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	4611      	mov	r1, r2
 80019f4:	79fa      	ldrb	r2, [r7, #7]
 80019f6:	481d      	ldr	r0, [pc, #116]	; (8001a6c <MBED_LCD_PutPixel+0x9c>)
 80019f8:	01c9      	lsls	r1, r1, #7
 80019fa:	4401      	add	r1, r0
 80019fc:	440a      	add	r2, r1
 80019fe:	7812      	ldrb	r2, [r2, #0]
 8001a00:	b251      	sxtb	r1, r2
 8001a02:	79ba      	ldrb	r2, [r7, #6]
 8001a04:	f002 0207 	and.w	r2, r2, #7
 8001a08:	2001      	movs	r0, #1
 8001a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0e:	b252      	sxtb	r2, r2
 8001a10:	430a      	orrs	r2, r1
 8001a12:	b252      	sxtb	r2, r2
 8001a14:	b2d0      	uxtb	r0, r2
 8001a16:	4915      	ldr	r1, [pc, #84]	; (8001a6c <MBED_LCD_PutPixel+0x9c>)
 8001a18:	01e2      	lsls	r2, r4, #7
 8001a1a:	440a      	add	r2, r1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4602      	mov	r2, r0
 8001a20:	701a      	strb	r2, [r3, #0]
  else
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
}
 8001a22:	e01e      	b.n	8001a62 <MBED_LCD_PutPixel+0x92>
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
 8001a24:	79bb      	ldrb	r3, [r7, #6]
 8001a26:	08db      	lsrs	r3, r3, #3
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	4614      	mov	r4, r2
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	4611      	mov	r1, r2
 8001a30:	79fa      	ldrb	r2, [r7, #7]
 8001a32:	480e      	ldr	r0, [pc, #56]	; (8001a6c <MBED_LCD_PutPixel+0x9c>)
 8001a34:	01c9      	lsls	r1, r1, #7
 8001a36:	4401      	add	r1, r0
 8001a38:	440a      	add	r2, r1
 8001a3a:	7812      	ldrb	r2, [r2, #0]
 8001a3c:	b251      	sxtb	r1, r2
 8001a3e:	79ba      	ldrb	r2, [r7, #6]
 8001a40:	f002 0207 	and.w	r2, r2, #7
 8001a44:	2001      	movs	r0, #1
 8001a46:	fa00 f202 	lsl.w	r2, r0, r2
 8001a4a:	b252      	sxtb	r2, r2
 8001a4c:	43d2      	mvns	r2, r2
 8001a4e:	b252      	sxtb	r2, r2
 8001a50:	400a      	ands	r2, r1
 8001a52:	b252      	sxtb	r2, r2
 8001a54:	b2d0      	uxtb	r0, r2
 8001a56:	4905      	ldr	r1, [pc, #20]	; (8001a6c <MBED_LCD_PutPixel+0x9c>)
 8001a58:	01e2      	lsls	r2, r4, #7
 8001a5a:	440a      	add	r2, r1
 8001a5c:	4413      	add	r3, r2
 8001a5e:	4602      	mov	r2, r0
 8001a60:	701a      	strb	r2, [r3, #0]
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc90      	pop	{r4, r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	2000048c 	.word	0x2000048c

08001a70 <MBED_LCD_DrawLine>:
 * Coordinates x,y of start point a x,y of end point
 * Bresenham algorithm used (see rosetacode.org)
 * TODO check valied coordinates
 */
void MBED_LCD_DrawLine(int x0, int y0, int x1, int y1, bool color)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	; 0x28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
 8001a7c:	603b      	str	r3, [r7, #0]
  int dx = (x0 < x1) ? (x1 - x0) : (x0 - x1), sx = (x0 < x1) ? 1 : -1;
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	da03      	bge.n	8001a8e <MBED_LCD_DrawLine+0x1e>
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	e002      	b.n	8001a94 <MBED_LCD_DrawLine+0x24>
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	623b      	str	r3, [r7, #32]
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	da01      	bge.n	8001aa2 <MBED_LCD_DrawLine+0x32>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e001      	b.n	8001aa6 <MBED_LCD_DrawLine+0x36>
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	61fb      	str	r3, [r7, #28]
  int dy = (y0 < y1) ? (y1 - y0) : (y0 - y1), sy = (y0 < y1) ? 1 : -1;
 8001aa8:	68ba      	ldr	r2, [r7, #8]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	da03      	bge.n	8001ab8 <MBED_LCD_DrawLine+0x48>
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	e002      	b.n	8001abe <MBED_LCD_DrawLine+0x4e>
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	61bb      	str	r3, [r7, #24]
 8001ac0:	68ba      	ldr	r2, [r7, #8]
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	da01      	bge.n	8001acc <MBED_LCD_DrawLine+0x5c>
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e001      	b.n	8001ad0 <MBED_LCD_DrawLine+0x60>
 8001acc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad0:	617b      	str	r3, [r7, #20]
  int err = ((dx > dy) ? dx : -dy) / 2, e2;
 8001ad2:	6a3a      	ldr	r2, [r7, #32]
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	dc05      	bgt.n	8001ae6 <MBED_LCD_DrawLine+0x76>
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	425b      	negs	r3, r3
 8001ade:	0fda      	lsrs	r2, r3, #31
 8001ae0:	4413      	add	r3, r2
 8001ae2:	105b      	asrs	r3, r3, #1
 8001ae4:	e003      	b.n	8001aee <MBED_LCD_DrawLine+0x7e>
 8001ae6:	6a3b      	ldr	r3, [r7, #32]
 8001ae8:	0fda      	lsrs	r2, r3, #31
 8001aea:	4413      	add	r3, r2
 8001aec:	105b      	asrs	r3, r3, #1
 8001aee:	627b      	str	r3, [r7, #36]	; 0x24

  for (; ; )
  {
    if ((x0 == x1) && (y0 == y1))
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d103      	bne.n	8001b00 <MBED_LCD_DrawLine+0x90>
 8001af8:	68ba      	ldr	r2, [r7, #8]
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d024      	beq.n	8001b4a <MBED_LCD_DrawLine+0xda>
      break;

    MBED_LCD_PutPixel((uint8_t)x0, (uint8_t)y0, color);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	b2d1      	uxtb	r1, r2
 8001b08:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff5f 	bl	80019d0 <MBED_LCD_PutPixel>

    e2 = err;
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	613b      	str	r3, [r7, #16]
    if (e2 > -dx)
 8001b16:	6a3b      	ldr	r3, [r7, #32]
 8001b18:	425a      	negs	r2, r3
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	da07      	bge.n	8001b30 <MBED_LCD_DrawLine+0xc0>
    {
      err -= dy; x0 += sx;
 8001b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]
    }

    if (e2 < dy)
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	dadb      	bge.n	8001af0 <MBED_LCD_DrawLine+0x80>
    {
      err += dx; y0 += sy;
 8001b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b3a:	6a3b      	ldr	r3, [r7, #32]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b40:	68ba      	ldr	r2, [r7, #8]
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	4413      	add	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
    if ((x0 == x1) && (y0 == y1))
 8001b48:	e7d2      	b.n	8001af0 <MBED_LCD_DrawLine+0x80>
      break;
 8001b4a:	bf00      	nop
    }
  }
}
 8001b4c:	bf00      	nop
 8001b4e:	3728      	adds	r7, #40	; 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <MBED_LCD_DrawRect>:
/**
 * Draw lines as rectangle with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_DrawRect(int x, int y, int w, int h, bool color)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af02      	add	r7, sp, #8
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
 8001b60:	603b      	str	r3, [r7, #0]
  MBED_LCD_DrawLine(x, y, x + w, y, color);
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	441a      	add	r2, r3
 8001b68:	7e3b      	ldrb	r3, [r7, #24]
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f7ff ff7d 	bl	8001a70 <MBED_LCD_DrawLine>
  MBED_LCD_DrawLine(x + w, y, x + w, y + h, color);
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	18d0      	adds	r0, r2, r3
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	18d1      	adds	r1, r2, r3
 8001b82:	68ba      	ldr	r2, [r7, #8]
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	441a      	add	r2, r3
 8001b88:	7e3b      	ldrb	r3, [r7, #24]
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	460a      	mov	r2, r1
 8001b90:	68b9      	ldr	r1, [r7, #8]
 8001b92:	f7ff ff6d 	bl	8001a70 <MBED_LCD_DrawLine>
  MBED_LCD_DrawLine(x + w, y + h, x, y + h, color);
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	18d0      	adds	r0, r2, r3
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	18d1      	adds	r1, r2, r3
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	441a      	add	r2, r3
 8001ba8:	7e3b      	ldrb	r3, [r7, #24]
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	4613      	mov	r3, r2
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	f7ff ff5e 	bl	8001a70 <MBED_LCD_DrawLine>
  MBED_LCD_DrawLine(x, y + h, x, y, color);
 8001bb4:	68ba      	ldr	r2, [r7, #8]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	18d1      	adds	r1, r2, r3
 8001bba:	7e3b      	ldrb	r3, [r7, #24]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	68f8      	ldr	r0, [r7, #12]
 8001bc4:	f7ff ff54 	bl	8001a70 <MBED_LCD_DrawLine>
}
 8001bc8:	bf00      	nop
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <MBED_LCD_FillRect>:
/**
 * Draw lines as filled rectangle with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_FillRect(int x, int y, int w, int h, bool color)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
 8001bdc:	603b      	str	r3, [r7, #0]
  int ww = w, xx = x;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	613b      	str	r3, [r7, #16]

  for(; h; h--)
 8001be6:	e01c      	b.n	8001c22 <MBED_LCD_FillRect+0x52>
  {
    x = xx;
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	60fb      	str	r3, [r7, #12]

    for(w = ww; w; w--)
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	e00e      	b.n	8001c10 <MBED_LCD_FillRect+0x40>
    {
      MBED_LCD_PutPixel(x, y, color);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	b2d1      	uxtb	r1, r2
 8001bfa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fee6 	bl	80019d0 <MBED_LCD_PutPixel>
      x++;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	3301      	adds	r3, #1
 8001c08:	60fb      	str	r3, [r7, #12]
    for(w = ww; w; w--)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1ed      	bne.n	8001bf2 <MBED_LCD_FillRect+0x22>
    }

    y++;
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
  for(; h; h--)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1df      	bne.n	8001be8 <MBED_LCD_FillRect+0x18>
  }
}
 8001c28:	bf00      	nop
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <Usart2Send>:
 */

#include "nucleo_usart.h"

int Usart2Send(char c) //vstup znak ktery se ma odeslat, navratova hodnota int znak ktery se odesilal
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]

	//Flag TXE je nastaven do jednicky pokud je prazdny datovy registr, tud meme zast odeslat data, flag se automaticky nuluje kdy se datov registr zapln
	// vlastn ik ekej dokud nebude volno, chtlo by to ochranu protoe kdy tuhle funkci zavolm a usart bude vypnut, nikdy tento jev nenastane a bude to vlastn while(true)
	while (!(USART2->SR & USART_SR_TXE)) {
 8001c3a:	bf00      	nop
 8001c3c:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <Usart2Send+0x2c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0f9      	beq.n	8001c3c <Usart2Send+0xc>
		// TXE nemusim nulovat, dela to sam ze zapisu nove data
	}
	USART2->DR = c; // do datovho registru vlom znak kter chci odeslat
 8001c48:	4a04      	ldr	r2, [pc, #16]	; (8001c5c <Usart2Send+0x2c>)
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	6053      	str	r3, [r2, #4]
	return c;
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	40004400 	.word	0x40004400

08001c60 <Usart2Recived>:
		Usart2Send(*txt); // na konci je ukoncovaci nula(jakoe przdn data)
		txt++;
	}
}

int Usart2Recived(void) {
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
	while (!(USART2->SR & USART_SR_RXNE)) {
 8001c64:	bf00      	nop
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <Usart2Recived+0x20>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0320 	and.w	r3, r3, #32
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f9      	beq.n	8001c66 <Usart2Recived+0x6>
		// RXNE nemusim nulovat, dela to sam kdy data vytu, kdy je nevytu, nulovat se nebude
	}
	return USART2->DR;
 8001c72:	4b03      	ldr	r3, [pc, #12]	; (8001c80 <Usart2Recived+0x20>)
 8001c74:	685b      	ldr	r3, [r3, #4]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	40004400 	.word	0x40004400

08001c84 <IsUsart2Recived>:

bool IsUsart2Recived(void) {
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
	return (USART2->SR & USART_SR_RXNE) != 0; // testovn jestli jsou njak data k peten
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <IsUsart2Recived+0x20>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	bf14      	ite	ne
 8001c94:	2301      	movne	r3, #1
 8001c96:	2300      	moveq	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	40004400 	.word	0x40004400

08001ca8 <Usart2Initialization>:


void Usart2Initialization(int baudSpeed){ // baud zatim nefunkcni
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]

	if (!(RCC->APB1ENR & RCC_APB1ENR_USART2EN)) // neni povolen USART2
 8001cb0:	4b29      	ldr	r3, [pc, #164]	; (8001d58 <Usart2Initialization+0xb0>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d111      	bne.n	8001ce0 <Usart2Initialization+0x38>
	{
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001cbc:	4a26      	ldr	r2, [pc, #152]	; (8001d58 <Usart2Initialization+0xb0>)
 8001cbe:	4b26      	ldr	r3, [pc, #152]	; (8001d58 <Usart2Initialization+0xb0>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc6:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_USART2RST;
 8001cc8:	4a23      	ldr	r2, [pc, #140]	; (8001d58 <Usart2Initialization+0xb0>)
 8001cca:	4b23      	ldr	r3, [pc, #140]	; (8001d58 <Usart2Initialization+0xb0>)
 8001ccc:	6a1b      	ldr	r3, [r3, #32]
 8001cce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd2:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_USART2RST;
 8001cd4:	4a20      	ldr	r2, [pc, #128]	; (8001d58 <Usart2Initialization+0xb0>)
 8001cd6:	4b20      	ldr	r3, [pc, #128]	; (8001d58 <Usart2Initialization+0xb0>)
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001cde:	6213      	str	r3, [r2, #32]
	}

	// v nucleo schematu lze najit ze USART TX a USART RX (ten z procesoru, zpis do nj) je na pinech PA2 a PA3
	GPIOConfigurePin(GPIOA, 2, ioPortAlternatrPushPull); // vysln procesoru
 8001ce0:	2206      	movs	r2, #6
 8001ce2:	2102      	movs	r1, #2
 8001ce4:	481d      	ldr	r0, [pc, #116]	; (8001d5c <Usart2Initialization+0xb4>)
 8001ce6:	f000 f869 	bl	8001dbc <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 2, 7); // z DS kap. 4 table 9 je vidt e pro PA2 resp. 3 je USART2 nastaven na alternativn funkci 7
 8001cea:	2207      	movs	r2, #7
 8001cec:	2102      	movs	r1, #2
 8001cee:	481b      	ldr	r0, [pc, #108]	; (8001d5c <Usart2Initialization+0xb4>)
 8001cf0:	f000 f9e2 	bl	80020b8 <GPIOConfigureAlternativFunction>
	GPIOConfigurePin(GPIOA, 3, ioPortAlternatrPushPull); // pjem procesoru, pro pjem vede cesta jinudy take nezle jestli push pull nebo openDrain
 8001cf4:	2206      	movs	r2, #6
 8001cf6:	2103      	movs	r1, #3
 8001cf8:	4818      	ldr	r0, [pc, #96]	; (8001d5c <Usart2Initialization+0xb4>)
 8001cfa:	f000 f85f 	bl	8001dbc <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 3, 7);
 8001cfe:	2207      	movs	r2, #7
 8001d00:	2103      	movs	r1, #3
 8001d02:	4816      	ldr	r0, [pc, #88]	; (8001d5c <Usart2Initialization+0xb4>)
 8001d04:	f000 f9d8 	bl	80020b8 <GPIOConfigureAlternativFunction>
// do te jsme nastavovali GPIO na USART, ale te musme nastavit samotnou periferii USART

	USART2->CR1 = USART_CR1_RE | USART_CR1_TE; // Do konfiguranho registru jedna "zapnu" recived(pijmn) a transmit (vysln)
 8001d08:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <Usart2Initialization+0xb8>)
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	60da      	str	r2, [r3, #12]
	USART2->CR2 = 0; // nic nenastavujeme zatm
 8001d0e:	4b14      	ldr	r3, [pc, #80]	; (8001d60 <Usart2Initialization+0xb8>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0; // nic nenastavujeme zatm
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <Usart2Initialization+0xb8>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	615a      	str	r2, [r3, #20]

	USART2->BRR = 0x1A1; // v podstat dli kter nastavuje rychlost komunikace (pro komunikan rychlost 38400 pi 16MHz je 0x1A1)
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <Usart2Initialization+0xb8>)
 8001d1c:	f240 12a1 	movw	r2, #417	; 0x1a1
 8001d20:	609a      	str	r2, [r3, #8]

	USART2->CR1 |= USART_CR1_UE; // nakonec povoluji usart
 8001d22:	4a0f      	ldr	r2, [pc, #60]	; (8001d60 <Usart2Initialization+0xb8>)
 8001d24:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <Usart2Initialization+0xb8>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d2c:	60d3      	str	r3, [r2, #12]

	setvbuf(stdout,NULL,_IONBF,0); // datov proud, nepovin parametr, typ(nebufrovat), dlka v tomto ppad nesmysln argument, take nula
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <Usart2Initialization+0xbc>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6898      	ldr	r0, [r3, #8]
 8001d34:	2300      	movs	r3, #0
 8001d36:	2202      	movs	r2, #2
 8001d38:	2100      	movs	r1, #0
 8001d3a:	f000 fd7b 	bl	8002834 <setvbuf>
	setvbuf(stdin,NULL,_IONBF,0); // pouvm pro vstupn i vstupn (printf a podobn vechno pouv stdint/stdout)
 8001d3e:	4b09      	ldr	r3, [pc, #36]	; (8001d64 <Usart2Initialization+0xbc>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	6858      	ldr	r0, [r3, #4]
 8001d44:	2300      	movs	r3, #0
 8001d46:	2202      	movs	r2, #2
 8001d48:	2100      	movs	r1, #0
 8001d4a:	f000 fd73 	bl	8002834 <setvbuf>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40020000 	.word	0x40020000
 8001d60:	40004400 	.word	0x40004400
 8001d64:	20000408 	.word	0x20000408

08001d68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001da0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d6e:	e003      	b.n	8001d78 <LoopCopyDataInit>

08001d70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d70:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d76:	3104      	adds	r1, #4

08001d78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d78:	480b      	ldr	r0, [pc, #44]	; (8001da8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d7a:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d80:	d3f6      	bcc.n	8001d70 <CopyDataInit>
  ldr  r2, =_sbss
 8001d82:	4a0b      	ldr	r2, [pc, #44]	; (8001db0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d84:	e002      	b.n	8001d8c <LoopFillZerobss>

08001d86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d88:	f842 3b04 	str.w	r3, [r2], #4

08001d8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d8c:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d90:	d3f9      	bcc.n	8001d86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d92:	f000 fabb 	bl	800230c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d96:	f000 fd29 	bl	80027ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d9a:	f7ff f80d 	bl	8000db8 <main>
  bx  lr    
 8001d9e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001da0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001da4:	08003074 	.word	0x08003074
  ldr  r0, =_sdata
 8001da8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001dac:	2000046c 	.word	0x2000046c
  ldr  r2, =_sbss
 8001db0:	2000046c 	.word	0x2000046c
  ldr  r3, = _ebss
 8001db4:	2000069c 	.word	0x2000069c

08001db8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001db8:	e7fe      	b.n	8001db8 <ADC_IRQHandler>
	...

08001dbc <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pedpipravench stav
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je poteba zapnout hodiny podle toho kter gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4a99      	ldr	r2, [pc, #612]	; (800203c <GPIOConfigurePin+0x280>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d01d      	beq.n	8001e16 <GPIOConfigurePin+0x5a>
 8001dda:	4a98      	ldr	r2, [pc, #608]	; (800203c <GPIOConfigurePin+0x280>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d806      	bhi.n	8001dee <GPIOConfigurePin+0x32>
 8001de0:	4a97      	ldr	r2, [pc, #604]	; (8002040 <GPIOConfigurePin+0x284>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00d      	beq.n	8001e02 <GPIOConfigurePin+0x46>
 8001de6:	4a97      	ldr	r2, [pc, #604]	; (8002044 <GPIOConfigurePin+0x288>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d00f      	beq.n	8001e0c <GPIOConfigurePin+0x50>
 8001dec:	e027      	b.n	8001e3e <GPIOConfigurePin+0x82>
 8001dee:	4a96      	ldr	r2, [pc, #600]	; (8002048 <GPIOConfigurePin+0x28c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d01a      	beq.n	8001e2a <GPIOConfigurePin+0x6e>
 8001df4:	4a95      	ldr	r2, [pc, #596]	; (800204c <GPIOConfigurePin+0x290>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d01c      	beq.n	8001e34 <GPIOConfigurePin+0x78>
 8001dfa:	4a95      	ldr	r2, [pc, #596]	; (8002050 <GPIOConfigurePin+0x294>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d00f      	beq.n	8001e20 <GPIOConfigurePin+0x64>
 8001e00:	e01d      	b.n	8001e3e <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formtu "ukazatel", proto msm petypovat na celoselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 8001e02:	2301      	movs	r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 8001e06:	2301      	movs	r3, #1
 8001e08:	613b      	str	r3, [r7, #16]
	break;
 8001e0a:	e018      	b.n	8001e3e <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 8001e10:	2302      	movs	r3, #2
 8001e12:	613b      	str	r3, [r7, #16]
	break;
 8001e14:	e013      	b.n	8001e3e <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 8001e16:	2304      	movs	r3, #4
 8001e18:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 8001e1a:	2304      	movs	r3, #4
 8001e1c:	613b      	str	r3, [r7, #16]
	break;
 8001e1e:	e00e      	b.n	8001e3e <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 8001e20:	2308      	movs	r3, #8
 8001e22:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 8001e24:	2308      	movs	r3, #8
 8001e26:	613b      	str	r3, [r7, #16]
	break;
 8001e28:	e009      	b.n	8001e3e <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 8001e2a:	2310      	movs	r3, #16
 8001e2c:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 8001e2e:	2310      	movs	r3, #16
 8001e30:	613b      	str	r3, [r7, #16]
	break;
 8001e32:	e004      	b.n	8001e3e <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 8001e34:	2380      	movs	r3, #128	; 0x80
 8001e36:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 8001e38:	2380      	movs	r3, #128	; 0x80
 8001e3a:	613b      	str	r3, [r7, #16]
	break;
 8001e3c:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuloila dn hodnota, ukoni konfiguraci a vrat zpravu false o nespchu
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <GPIOConfigurePin+0x8e>
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <GPIOConfigurePin+0x92>
	{
		return false;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e12d      	b.n	80020aa <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestlie nejsou masky przdn, poui je pro nastaven hodin
 8001e4e:	4b81      	ldr	r3, [pc, #516]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	4013      	ands	r3, r2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d112      	bne.n	8001e80 <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 8001e5a:	497e      	ldr	r1, [pc, #504]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e5c:	4b7d      	ldr	r3, [pc, #500]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 8001e66:	497b      	ldr	r1, [pc, #492]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e68:	4b7a      	ldr	r3, [pc, #488]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e6a:	691a      	ldr	r2, [r3, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 8001e72:	4978      	ldr	r1, [pc, #480]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e74:	4b77      	ldr	r3, [pc, #476]	; (8002054 <GPIOConfigurePin+0x298>)
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojench bitu ped nastavovnm (kdyby nkde byla kombinace 10 a j tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehroz
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	0052      	lsls	r2, r2, #1
 8001e88:	2103      	movs	r1, #3
 8001e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e8e:	43d2      	mvns	r2, r2
 8001e90:	401a      	ands	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	0052      	lsls	r2, r2, #1
 8001e9e:	2103      	movs	r1, #3
 8001ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea4:	43d2      	mvns	r2, r2
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	0052      	lsls	r2, r2, #1
 8001eb4:	2103      	movs	r1, #3
 8001eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eba:	43d2      	mvns	r2, r2
 8001ebc:	401a      	ands	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	609a      	str	r2, [r3, #8]


switch(mode)
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2b07      	cmp	r3, #7
 8001ec6:	f200 80ef 	bhi.w	80020a8 <GPIOConfigurePin+0x2ec>
 8001eca:	a201      	add	r2, pc, #4	; (adr r2, 8001ed0 <GPIOConfigurePin+0x114>)
 8001ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed0:	08001ef1 	.word	0x08001ef1
 8001ed4:	08001f43 	.word	0x08001f43
 8001ed8:	08001f93 	.word	0x08001f93
 8001edc:	08001fa9 	.word	0x08001fa9
 8001ee0:	08001fbf 	.word	0x08001fbf
 8001ee4:	08001fd5 	.word	0x08001fd5
 8001ee8:	08001feb 	.word	0x08001feb
 8001eec:	08002059 	.word	0x08002059
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	0052      	lsls	r2, r2, #1
 8001ef8:	2101      	movs	r1, #1
 8001efa:	fa01 f202 	lsl.w	r2, r1, r2
 8001efe:	431a      	orrs	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2101      	movs	r1, #1
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f10:	43d2      	mvns	r2, r2
 8001f12:	401a      	ands	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	68ba      	ldr	r2, [r7, #8]
 8001f1e:	0052      	lsls	r2, r2, #1
 8001f20:	2103      	movs	r1, #3
 8001f22:	fa01 f202 	lsl.w	r2, r1, r2
 8001f26:	431a      	orrs	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2103      	movs	r1, #3
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	fa01 f202 	lsl.w	r2, r1, r2
 8001f38:	43d2      	mvns	r2, r2
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	60da      	str	r2, [r3, #12]
    break;
 8001f40:	e0b2      	b.n	80020a8 <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	0052      	lsls	r2, r2, #1
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f50:	431a      	orrs	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f62:	431a      	orrs	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	68ba      	ldr	r2, [r7, #8]
 8001f6e:	0052      	lsls	r2, r2, #1
 8001f70:	2103      	movs	r1, #3
 8001f72:	fa01 f202 	lsl.w	r2, r1, r2
 8001f76:	431a      	orrs	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	2103      	movs	r1, #3
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	fa01 f202 	lsl.w	r2, r1, r2
 8001f88:	43d2      	mvns	r2, r2
 8001f8a:	401a      	ands	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	60da      	str	r2, [r3, #12]
    break;
 8001f90:	e08a      	b.n	80020a8 <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	0052      	lsls	r2, r2, #1
 8001f9a:	2103      	movs	r1, #3
 8001f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	601a      	str	r2, [r3, #0]
    break;
 8001fa6:	e07f      	b.n	80020a8 <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	2103      	movs	r1, #3
 8001fae:	68ba      	ldr	r2, [r7, #8]
 8001fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb4:	43d2      	mvns	r2, r2
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	60da      	str	r2, [r3, #12]
    break;
 8001fbc:	e074      	b.n	80020a8 <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fca:	43d2      	mvns	r2, r2
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	60da      	str	r2, [r3, #12]
    break;
 8001fd2:	e069      	b.n	80020a8 <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2102      	movs	r1, #2
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	43d2      	mvns	r2, r2
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	60da      	str	r2, [r3, #12]
    break;
 8001fe8:	e05e      	b.n	80020a8 <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	0052      	lsls	r2, r2, #1
 8001ff2:	2102      	movs	r1, #2
 8001ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2101      	movs	r1, #1
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	fa01 f202 	lsl.w	r2, r1, r2
 800200a:	43d2      	mvns	r2, r2
 800200c:	401a      	ands	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	0052      	lsls	r2, r2, #1
 800201a:	2103      	movs	r1, #3
 800201c:	fa01 f202 	lsl.w	r2, r1, r2
 8002020:	431a      	orrs	r2, r3
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	2103      	movs	r1, #3
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	fa01 f202 	lsl.w	r2, r1, r2
 8002032:	43d2      	mvns	r2, r2
 8002034:	401a      	ands	r2, r3
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	60da      	str	r2, [r3, #12]
    break;
 800203a:	e035      	b.n	80020a8 <GPIOConfigurePin+0x2ec>
 800203c:	40020800 	.word	0x40020800
 8002040:	40020000 	.word	0x40020000
 8002044:	40020400 	.word	0x40020400
 8002048:	40021000 	.word	0x40021000
 800204c:	40021c00 	.word	0x40021c00
 8002050:	40020c00 	.word	0x40020c00
 8002054:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	0052      	lsls	r2, r2, #1
 8002060:	2102      	movs	r1, #2
 8002062:	fa01 f202 	lsl.w	r2, r1, r2
 8002066:	431a      	orrs	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2101      	movs	r1, #1
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	431a      	orrs	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	0052      	lsls	r2, r2, #1
 8002086:	2103      	movs	r1, #3
 8002088:	fa01 f202 	lsl.w	r2, r1, r2
 800208c:	431a      	orrs	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	2103      	movs	r1, #3
 8002098:	68ba      	ldr	r2, [r7, #8]
 800209a:	fa01 f202 	lsl.w	r2, r1, r2
 800209e:	43d2      	mvns	r2, r2
 80020a0:	401a      	ands	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	60da      	str	r2, [r3, #12]
    break;
 80020a6:	bf00      	nop


}
    return true;
 80020a8:	2301      	movs	r3, #1
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	371c      	adds	r7, #28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop

080020b8 <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativn funkce
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registr AFR,(to k kter alternativn funkce je pipojena), registry jsou dva(AFRL,AFRH) protoe potebujeme 64bit (je tam estnct alternativnch kanl na kadej vstup a vstup(to zanemn 4 bity na jeden kanl))
	// v hlavikovch souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	2b07      	cmp	r3, #7
 80020c8:	bf8c      	ite	hi
 80020ca:	2301      	movhi	r3, #1
 80020cc:	2300      	movls	r3, #0
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 80020d2:	7dfa      	ldrb	r2, [r7, #23]
 80020d4:	7df9      	ldrb	r1, [r7, #23]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3108      	adds	r1, #8
 80020da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	f001 0107 	and.w	r1, r1, #7
 80020e4:	0089      	lsls	r1, r1, #2
 80020e6:	200f      	movs	r0, #15
 80020e8:	fa00 f101 	lsl.w	r1, r0, r1
 80020ec:	43c9      	mvns	r1, r1
 80020ee:	4019      	ands	r1, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	3208      	adds	r2, #8
 80020f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi ne 4 bity(nemla by bt) si maskujeme jenom dan 4 bity kter chceme pouvat
 80020f8:	7dfa      	ldrb	r2, [r7, #23]
 80020fa:	7df9      	ldrb	r1, [r7, #23]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	3108      	adds	r1, #8
 8002100:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f003 000f 	and.w	r0, r3, #15
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	fa00 f303 	lsl.w	r3, r0, r3
 8002116:	4319      	orrs	r1, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3208      	adds	r2, #8
 800211c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 8002120:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 8002122:	4618      	mov	r0, r3
 8002124:	371c      	adds	r7, #28
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <GPIORead>:
{
gpio -> ODR ^= (1<<bitNumber); // prost jen zm hobnotu v ODR pro pslun bit
}

bool GPIORead(GPIO_TypeDef *gpio, uint32_t bitNumber) // funkce pro zjitn hodnoty na vstupu ODR pro bit na zadanm mst
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
 8002136:	6039      	str	r1, [r7, #0]
	if((gpio -> MODER & (0x03<<(bitNumber*2))) == 0x00) // jestlie je pin nastaven jako vstup
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	0052      	lsls	r2, r2, #1
 8002140:	2103      	movs	r1, #3
 8002142:	fa01 f202 	lsl.w	r2, r1, r2
 8002146:	4013      	ands	r3, r2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10c      	bne.n	8002166 <GPIORead+0x38>
	{
		 return ((gpio -> IDR) & (1<<bitNumber)); // AND ODR s maskou vrt 0 (false) pokud zkoumany bit je nula, a pokud neni nula a je to jakekoliv jine cislo, nezalezi na to jake, vrati (true)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	2101      	movs	r1, #1
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	fa01 f202 	lsl.w	r2, r1, r2
 8002158:	4013      	ands	r3, r2
 800215a:	2b00      	cmp	r3, #0
 800215c:	bf14      	ite	ne
 800215e:	2301      	movne	r3, #1
 8002160:	2300      	moveq	r3, #0
 8002162:	b2db      	uxtb	r3, r3
 8002164:	e01c      	b.n	80021a0 <GPIORead+0x72>

	}else if ((gpio -> MODER & (0x03<<(bitNumber*2))) == (0x01<<(bitNumber*2))) // pokud ne, tak je na prislusnem bitNumber kombinace 01
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	0052      	lsls	r2, r2, #1
 800216e:	2103      	movs	r1, #3
 8002170:	fa01 f202 	lsl.w	r2, r1, r2
 8002174:	4013      	ands	r3, r2
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	0052      	lsls	r2, r2, #1
 800217a:	2101      	movs	r1, #1
 800217c:	fa01 f202 	lsl.w	r2, r1, r2
 8002180:	4293      	cmp	r3, r2
 8002182:	d10c      	bne.n	800219e <GPIORead+0x70>
	{
		 return ((gpio -> ODR) & (1<<bitNumber)); // AND ODR s maskou vrt 0 (false) pokud zkoumany bit je nula, a pokud neni nula a je to jakekoliv jine cislo, nezalezi na to jake, vrati (true)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	2101      	movs	r1, #1
 800218a:	683a      	ldr	r2, [r7, #0]
 800218c:	fa01 f202 	lsl.w	r2, r1, r2
 8002190:	4013      	ands	r3, r2
 8002192:	2b00      	cmp	r3, #0
 8002194:	bf14      	ite	ne
 8002196:	2301      	movne	r3, #1
 8002198:	2300      	moveq	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	e000      	b.n	80021a0 <GPIORead+0x72>
	}else
	{
		return false; // je poteba dodlat!!!!! pro analog a alternativvn funkce nebude fungovat!!!!!!!!
 800219e:	2300      	movs	r3, #0
	}

}
 80021a0:	4618      	mov	r0, r3
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <GPIOWrite>:

void GPIOWrite(GPIO_TypeDef *gpio, uint32_t bitNumber,bool state) // funkce pro zapsani hodnoty na vstupu ODR pro bit na zadanm mst
{ // BSRR je registr kter nastavi natvrdo hodnotu na registru ODR, mme celkem 16 vstup, BSRR m 32 vstup, s tm e pokud dm jedniku na nkter ze spodnch 16, km tm nastav jedna na konkrtn bit(0-16) a pokud dm jedniku na nkter z hornch 16 bit BSRR, tak vlastn km, nastav nulu na konkrtnm bitu (0-16)
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	4613      	mov	r3, r2
 80021b8:	71fb      	strb	r3, [r7, #7]
 if(state) // pokud chci zapsat jednicku
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d007      	beq.n	80021d0 <GPIOWrite+0x24>
 {
	gpio -> BSRR = (0x01<<bitNumber); // zapis ji do spodni poloviny BSRR na msto (0-16)
 80021c0:	2201      	movs	r2, #1
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	461a      	mov	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	619a      	str	r2, [r3, #24]
 }else // pokud ne
 {
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), co zajist vynulovn pslunho bitu
 }
}
 80021ce:	e007      	b.n	80021e0 <GPIOWrite+0x34>
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), co zajist vynulovn pslunho bitu
 80021d0:	2201      	movs	r2, #1
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	041b      	lsls	r3, r3, #16
 80021da:	461a      	mov	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	619a      	str	r2, [r3, #24]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_sbrk>:
	while (1) {}		/* Make sure we hang here */
}


void * _sbrk(int32_t incr)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 80021f4:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <_sbrk+0x38>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d102      	bne.n	8002202 <_sbrk+0x16>
		heap_end = & end;
 80021fc:	4b09      	ldr	r3, [pc, #36]	; (8002224 <_sbrk+0x38>)
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <_sbrk+0x3c>)
 8002200:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <_sbrk+0x38>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <_sbrk+0x38>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	4a04      	ldr	r2, [pc, #16]	; (8002224 <_sbrk+0x38>)
 8002212:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8002214:	68fb      	ldr	r3, [r7, #12]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	2000068c 	.word	0x2000068c
 8002228:	2000069c 	.word	0x2000069c

0800222c <_close>:

int _close(int32_t file)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <_close+0x20>)
 8002236:	2258      	movs	r2, #88	; 0x58
 8002238:	601a      	str	r2, [r3, #0]
	return -1;
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20000698 	.word	0x20000698

08002250 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 800225a:	4b05      	ldr	r3, [pc, #20]	; (8002270 <_fstat+0x20>)
 800225c:	2258      	movs	r2, #88	; 0x58
 800225e:	601a      	str	r2, [r3, #0]
	return -1;
 8002260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	20000698 	.word	0x20000698

08002274 <_lseek>:
	errno = ENOSYS;
	return 0;
}

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <_lseek+0x24>)
 8002282:	2258      	movs	r2, #88	; 0x58
 8002284:	601a      	str	r2, [r3, #0]
	return -1;
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228a:	4618      	mov	r0, r3
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000698 	.word	0x20000698

0800229c <_write>:
// pomocna deklarace, asi to ten kompiltor pochop e u je nkde mm vytvoen a nevytvo si je sm a kdy je pak najde v main, tak je pouv tam odsud, nebo nevm
int Usart2Send(char c);
int Usart2Recived(void);

int _write(int32_t file, uint8_t *ptr, int32_t len)
{ // prvni parametr, jestli se jedn stdin, stdout a podobn.. druh parametr je ukazatel na data kter se maj vyslat a tet parametr je dlka dat, kolik se jich m vyslat (respektive u write pijmout)
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]


	for(int i = 0;i<len;i++)
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	e009      	b.n	80022c2 <_write+0x26>
	{
		Usart2Send(ptr[i]);
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	4413      	add	r3, r2
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fcba 	bl	8001c30 <Usart2Send>
	for(int i = 0;i<len;i++)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	3301      	adds	r3, #1
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	dbf1      	blt.n	80022ae <_write+0x12>
	}

	errno = 0; // priznak ze neni chbya chyby
 80022ca:	4b04      	ldr	r3, [pc, #16]	; (80022dc <_write+0x40>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]

	return len; // vratim kolik jsem jich odvisilal
 80022d0:	687b      	ldr	r3, [r7, #4]

//	errno = ENOSYS; // ENOSYS je chybov pznak e funkce nen implementovna... priznak bez chyby je nula
//	return -1;

}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000698 	.word	0x20000698

080022e0 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]

	*ptr = Usart2Recived();
 80022ec:	f7ff fcb8 	bl	8001c60 <Usart2Recived>
 80022f0:	4603      	mov	r3, r0
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	701a      	strb	r2, [r3, #0]

    errno = 0;
 80022f8:	4b03      	ldr	r3, [pc, #12]	; (8002308 <_read+0x28>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]

	return 1; // budu vracet pouze jeden znak, pokud budu chtit vic, zavolam funkci nekolikrat (protoe Usar2Read je blokujc, take aby zbyten neblokovala ne pijdou vechny znaky)
 80022fe:	2301      	movs	r3, #1


//	errno = ENOSYS;
//	return -1;
}
 8002300:	4618      	mov	r0, r3
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000698 	.word	0x20000698

0800230c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002310:	4a16      	ldr	r2, [pc, #88]	; (800236c <SystemInit+0x60>)
 8002312:	4b16      	ldr	r3, [pc, #88]	; (800236c <SystemInit+0x60>)
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002318:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800231c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002320:	4a13      	ldr	r2, [pc, #76]	; (8002370 <SystemInit+0x64>)
 8002322:	4b13      	ldr	r3, [pc, #76]	; (8002370 <SystemInit+0x64>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f043 0301 	orr.w	r3, r3, #1
 800232a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800232c:	4b10      	ldr	r3, [pc, #64]	; (8002370 <SystemInit+0x64>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002332:	4a0f      	ldr	r2, [pc, #60]	; (8002370 <SystemInit+0x64>)
 8002334:	4b0e      	ldr	r3, [pc, #56]	; (8002370 <SystemInit+0x64>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800233c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002340:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002342:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <SystemInit+0x64>)
 8002344:	4a0b      	ldr	r2, [pc, #44]	; (8002374 <SystemInit+0x68>)
 8002346:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002348:	4a09      	ldr	r2, [pc, #36]	; (8002370 <SystemInit+0x64>)
 800234a:	4b09      	ldr	r3, [pc, #36]	; (8002370 <SystemInit+0x64>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002352:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002354:	4b06      	ldr	r3, [pc, #24]	; (8002370 <SystemInit+0x64>)
 8002356:	2200      	movs	r2, #0
 8002358:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800235a:	4b04      	ldr	r3, [pc, #16]	; (800236c <SystemInit+0x60>)
 800235c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002360:	609a      	str	r2, [r3, #8]
#endif
}
 8002362:	bf00      	nop
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00
 8002370:	40023800 	.word	0x40023800
 8002374:	24003010 	.word	0x24003010

08002378 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002378:	b480      	push	{r7}
 800237a:	b087      	sub	sp, #28
 800237c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	2302      	movs	r3, #2
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	2300      	movs	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	2302      	movs	r3, #2
 8002390:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002392:	4b31      	ldr	r3, [pc, #196]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 030c 	and.w	r3, r3, #12
 800239a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d007      	beq.n	80023b2 <SystemCoreClockUpdate+0x3a>
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d009      	beq.n	80023ba <SystemCoreClockUpdate+0x42>
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d13d      	bne.n	8002426 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80023aa:	4b2c      	ldr	r3, [pc, #176]	; (800245c <SystemCoreClockUpdate+0xe4>)
 80023ac:	4a2c      	ldr	r2, [pc, #176]	; (8002460 <SystemCoreClockUpdate+0xe8>)
 80023ae:	601a      	str	r2, [r3, #0]
      break;
 80023b0:	e03d      	b.n	800242e <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80023b2:	4b2a      	ldr	r3, [pc, #168]	; (800245c <SystemCoreClockUpdate+0xe4>)
 80023b4:	4a2b      	ldr	r2, [pc, #172]	; (8002464 <SystemCoreClockUpdate+0xec>)
 80023b6:	601a      	str	r2, [r3, #0]
      break;
 80023b8:	e039      	b.n	800242e <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80023ba:	4b27      	ldr	r3, [pc, #156]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	0d9b      	lsrs	r3, r3, #22
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023c6:	4b24      	ldr	r3, [pc, #144]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023ce:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00c      	beq.n	80023f0 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80023d6:	4a23      	ldr	r2, [pc, #140]	; (8002464 <SystemCoreClockUpdate+0xec>)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	fbb2 f3f3 	udiv	r3, r2, r3
 80023de:	4a1e      	ldr	r2, [pc, #120]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 80023e0:	6852      	ldr	r2, [r2, #4]
 80023e2:	0992      	lsrs	r2, r2, #6
 80023e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023e8:	fb02 f303 	mul.w	r3, r2, r3
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	e00b      	b.n	8002408 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80023f0:	4a1b      	ldr	r2, [pc, #108]	; (8002460 <SystemCoreClockUpdate+0xe8>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f8:	4a17      	ldr	r2, [pc, #92]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 80023fa:	6852      	ldr	r2, [r2, #4]
 80023fc:	0992      	lsrs	r2, r2, #6
 80023fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002402:	fb02 f303 	mul.w	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002408:	4b13      	ldr	r3, [pc, #76]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	0c1b      	lsrs	r3, r3, #16
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	3301      	adds	r3, #1
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002420:	4a0e      	ldr	r2, [pc, #56]	; (800245c <SystemCoreClockUpdate+0xe4>)
 8002422:	6013      	str	r3, [r2, #0]
      break;
 8002424:	e003      	b.n	800242e <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <SystemCoreClockUpdate+0xe4>)
 8002428:	4a0d      	ldr	r2, [pc, #52]	; (8002460 <SystemCoreClockUpdate+0xe8>)
 800242a:	601a      	str	r2, [r3, #0]
      break;
 800242c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <SystemCoreClockUpdate+0xe0>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	f003 030f 	and.w	r3, r3, #15
 8002438:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <SystemCoreClockUpdate+0xf0>)
 800243a:	5cd3      	ldrb	r3, [r2, r3]
 800243c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <SystemCoreClockUpdate+0xe4>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
 8002448:	4a04      	ldr	r2, [pc, #16]	; (800245c <SystemCoreClockUpdate+0xe4>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	371c      	adds	r7, #28
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	40023800 	.word	0x40023800
 800245c:	20000404 	.word	0x20000404
 8002460:	00f42400 	.word	0x00f42400
 8002464:	017d7840 	.word	0x017d7840
 8002468:	08002ff8 	.word	0x08002ff8

0800246c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800246c:	b480      	push	{r7}
 800246e:	b087      	sub	sp, #28
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
	int div = 1;
 8002478:	2301      	movs	r3, #1
 800247a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800247c:	e004      	b.n	8002488 <ts_itoa+0x1c>
		div *= base;
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	fb02 f303 	mul.w	r3, r2, r3
 8002486:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	429a      	cmp	r2, r3
 8002494:	d2f3      	bcs.n	800247e <ts_itoa+0x12>

	while (div != 0)
 8002496:	e029      	b.n	80024ec <ts_itoa+0x80>
	{
		int num = d/div;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a0:	613b      	str	r3, [r7, #16]
		d = d%div;
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80024aa:	fb02 f201 	mul.w	r2, r2, r1
 80024ae:	1a9b      	subs	r3, r3, r2
 80024b0:	60bb      	str	r3, [r7, #8]
		div /= base;
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80024ba:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	2b09      	cmp	r3, #9
 80024c0:	dd0a      	ble.n	80024d8 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	1c59      	adds	r1, r3, #1
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	6011      	str	r1, [r2, #0]
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	3237      	adds	r2, #55	; 0x37
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	701a      	strb	r2, [r3, #0]
 80024d6:	e009      	b.n	80024ec <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	1c59      	adds	r1, r3, #1
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	6011      	str	r1, [r2, #0]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	3230      	adds	r2, #48	; 0x30
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1d2      	bne.n	8002498 <ts_itoa+0x2c>
	}
}
 80024f2:	bf00      	nop
 80024f4:	371c      	adds	r7, #28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b088      	sub	sp, #32
 8002502:	af00      	add	r7, sp, #0
 8002504:	60f8      	str	r0, [r7, #12]
 8002506:	60b9      	str	r1, [r7, #8]
 8002508:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800250e:	e07d      	b.n	800260c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b25      	cmp	r3, #37	; 0x25
 8002516:	d171      	bne.n	80025fc <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	3301      	adds	r3, #1
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b64      	cmp	r3, #100	; 0x64
 8002524:	d01e      	beq.n	8002564 <ts_formatstring+0x66>
 8002526:	2b64      	cmp	r3, #100	; 0x64
 8002528:	dc06      	bgt.n	8002538 <ts_formatstring+0x3a>
 800252a:	2b58      	cmp	r3, #88	; 0x58
 800252c:	d050      	beq.n	80025d0 <ts_formatstring+0xd2>
 800252e:	2b63      	cmp	r3, #99	; 0x63
 8002530:	d00e      	beq.n	8002550 <ts_formatstring+0x52>
 8002532:	2b25      	cmp	r3, #37	; 0x25
 8002534:	d058      	beq.n	80025e8 <ts_formatstring+0xea>
 8002536:	e05d      	b.n	80025f4 <ts_formatstring+0xf6>
 8002538:	2b73      	cmp	r3, #115	; 0x73
 800253a:	d02b      	beq.n	8002594 <ts_formatstring+0x96>
 800253c:	2b73      	cmp	r3, #115	; 0x73
 800253e:	dc02      	bgt.n	8002546 <ts_formatstring+0x48>
 8002540:	2b69      	cmp	r3, #105	; 0x69
 8002542:	d00f      	beq.n	8002564 <ts_formatstring+0x66>
 8002544:	e056      	b.n	80025f4 <ts_formatstring+0xf6>
 8002546:	2b75      	cmp	r3, #117	; 0x75
 8002548:	d037      	beq.n	80025ba <ts_formatstring+0xbc>
 800254a:	2b78      	cmp	r3, #120	; 0x78
 800254c:	d040      	beq.n	80025d0 <ts_formatstring+0xd2>
 800254e:	e051      	b.n	80025f4 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	60fa      	str	r2, [r7, #12]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	1d11      	adds	r1, r2, #4
 800255a:	6079      	str	r1, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	701a      	strb	r2, [r3, #0]
				break;
 8002562:	e047      	b.n	80025f4 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	1d1a      	adds	r2, r3, #4
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	2b00      	cmp	r3, #0
 8002572:	da07      	bge.n	8002584 <ts_formatstring+0x86>
					{
						val *= -1;
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	425b      	negs	r3, r3
 8002578:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	60fa      	str	r2, [r7, #12]
 8002580:	222d      	movs	r2, #45	; 0x2d
 8002582:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002584:	69f9      	ldr	r1, [r7, #28]
 8002586:	f107 030c 	add.w	r3, r7, #12
 800258a:	220a      	movs	r2, #10
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ff6d 	bl	800246c <ts_itoa>
				}
				break;
 8002592:	e02f      	b.n	80025f4 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	1d1a      	adds	r2, r3, #4
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800259e:	e007      	b.n	80025b0 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	1c5a      	adds	r2, r3, #1
 80025a4:	60fa      	str	r2, [r7, #12]
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	1c51      	adds	r1, r2, #1
 80025aa:	61b9      	str	r1, [r7, #24]
 80025ac:	7812      	ldrb	r2, [r2, #0]
 80025ae:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1f3      	bne.n	80025a0 <ts_formatstring+0xa2>
					}
				}
				break;
 80025b8:	e01c      	b.n	80025f4 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	1d1a      	adds	r2, r3, #4
 80025be:	607a      	str	r2, [r7, #4]
 80025c0:	6819      	ldr	r1, [r3, #0]
 80025c2:	f107 030c 	add.w	r3, r7, #12
 80025c6:	220a      	movs	r2, #10
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff4f 	bl	800246c <ts_itoa>
				break;
 80025ce:	e011      	b.n	80025f4 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	1d1a      	adds	r2, r3, #4
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	f107 030c 	add.w	r3, r7, #12
 80025de:	2210      	movs	r2, #16
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff ff43 	bl	800246c <ts_itoa>
				break;
 80025e6:	e005      	b.n	80025f4 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	60fa      	str	r2, [r7, #12]
 80025ee:	2225      	movs	r2, #37	; 0x25
 80025f0:	701a      	strb	r2, [r3, #0]
				  break;
 80025f2:	bf00      	nop
			}
			fmt++;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	3301      	adds	r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	e007      	b.n	800260c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	60fa      	str	r2, [r7, #12]
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	1c51      	adds	r1, r2, #1
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	7812      	ldrb	r2, [r2, #0]
 800260a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	f47f af7d 	bne.w	8002510 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	461a      	mov	r2, r3
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	1ad3      	subs	r3, r2, r3
}
 8002624:	4618      	mov	r0, r3
 8002626:	3720      	adds	r7, #32
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
	int length = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 800263a:	e081      	b.n	8002740 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b25      	cmp	r3, #37	; 0x25
 8002642:	d177      	bne.n	8002734 <ts_formatlength+0x108>
		{
			++fmt;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3301      	adds	r3, #1
 8002648:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	3b58      	subs	r3, #88	; 0x58
 8002650:	2b20      	cmp	r3, #32
 8002652:	d86a      	bhi.n	800272a <ts_formatlength+0xfe>
 8002654:	a201      	add	r2, pc, #4	; (adr r2, 800265c <ts_formatlength+0x30>)
 8002656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800265a:	bf00      	nop
 800265c:	0800271d 	.word	0x0800271d
 8002660:	0800272b 	.word	0x0800272b
 8002664:	0800272b 	.word	0x0800272b
 8002668:	0800272b 	.word	0x0800272b
 800266c:	0800272b 	.word	0x0800272b
 8002670:	0800272b 	.word	0x0800272b
 8002674:	0800272b 	.word	0x0800272b
 8002678:	0800272b 	.word	0x0800272b
 800267c:	0800272b 	.word	0x0800272b
 8002680:	0800272b 	.word	0x0800272b
 8002684:	0800272b 	.word	0x0800272b
 8002688:	080026e1 	.word	0x080026e1
 800268c:	080026ef 	.word	0x080026ef
 8002690:	0800272b 	.word	0x0800272b
 8002694:	0800272b 	.word	0x0800272b
 8002698:	0800272b 	.word	0x0800272b
 800269c:	0800272b 	.word	0x0800272b
 80026a0:	080026ef 	.word	0x080026ef
 80026a4:	0800272b 	.word	0x0800272b
 80026a8:	0800272b 	.word	0x0800272b
 80026ac:	0800272b 	.word	0x0800272b
 80026b0:	0800272b 	.word	0x0800272b
 80026b4:	0800272b 	.word	0x0800272b
 80026b8:	0800272b 	.word	0x0800272b
 80026bc:	0800272b 	.word	0x0800272b
 80026c0:	0800272b 	.word	0x0800272b
 80026c4:	0800272b 	.word	0x0800272b
 80026c8:	080026fd 	.word	0x080026fd
 80026cc:	0800272b 	.word	0x0800272b
 80026d0:	080026ef 	.word	0x080026ef
 80026d4:	0800272b 	.word	0x0800272b
 80026d8:	0800272b 	.word	0x0800272b
 80026dc:	0800271d 	.word	0x0800271d
			{
			  case 'c':
		  		  va_arg(va, int);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	3304      	adds	r3, #4
 80026e4:	603b      	str	r3, [r7, #0]
				  ++length;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	3301      	adds	r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
				  break;
 80026ec:	e025      	b.n	800273a <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	330b      	adds	r3, #11
 80026f2:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	3304      	adds	r3, #4
 80026f8:	603b      	str	r3, [r7, #0]
				  break;
 80026fa:	e01e      	b.n	800273a <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	1d1a      	adds	r2, r3, #4
 8002700:	603a      	str	r2, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8002706:	e002      	b.n	800270e <ts_formatlength+0xe2>
			  			  ++length;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	3301      	adds	r3, #1
 800270c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	60ba      	str	r2, [r7, #8]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f6      	bne.n	8002708 <ts_formatlength+0xdc>
			  	  }
				  break;
 800271a:	e00e      	b.n	800273a <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	3308      	adds	r3, #8
 8002720:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	3304      	adds	r3, #4
 8002726:	603b      	str	r3, [r7, #0]
				  break;
 8002728:	e007      	b.n	800273a <ts_formatlength+0x10e>
			  default:
				  ++length;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	3301      	adds	r3, #1
 800272e:	60fb      	str	r3, [r7, #12]
				  break;
 8002730:	bf00      	nop
 8002732:	e002      	b.n	800273a <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3301      	adds	r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3301      	adds	r3, #1
 800273e:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	f47f af79 	bne.w	800263c <ts_formatlength+0x10>
	}
	return length;
 800274a:	68fb      	ldr	r3, [r7, #12]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8002758:	b40f      	push	{r0, r1, r2, r3}
 800275a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
	int length = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8002766:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800276a:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 800276c:	6839      	ldr	r1, [r7, #0]
 800276e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002770:	f7ff ff5c 	bl	800262c <ts_formatlength>
 8002774:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8002776:	466b      	mov	r3, sp
 8002778:	461e      	mov	r6, r3
		char buf[length];
 800277a:	68f9      	ldr	r1, [r7, #12]
 800277c:	1e4b      	subs	r3, r1, #1
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	460b      	mov	r3, r1
 8002782:	461a      	mov	r2, r3
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800278c:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8002790:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8002794:	460b      	mov	r3, r1
 8002796:	461a      	mov	r2, r3
 8002798:	f04f 0300 	mov.w	r3, #0
 800279c:	00dd      	lsls	r5, r3, #3
 800279e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80027a2:	00d4      	lsls	r4, r2, #3
 80027a4:	460b      	mov	r3, r1
 80027a6:	3307      	adds	r3, #7
 80027a8:	08db      	lsrs	r3, r3, #3
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	ebad 0d03 	sub.w	sp, sp, r3
 80027b0:	466b      	mov	r3, sp
 80027b2:	3300      	adds	r3, #0
 80027b4:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 80027b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027ba:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fe9b 	bl	80024fe <ts_formatstring>
 80027c8:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	4619      	mov	r1, r3
 80027d0:	2001      	movs	r0, #1
 80027d2:	f7ff fd63 	bl	800229c <_write>
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 80027da:	68fb      	ldr	r3, [r7, #12]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027e6:	b004      	add	sp, #16
 80027e8:	4770      	bx	lr
	...

080027ec <__libc_init_array>:
 80027ec:	b570      	push	{r4, r5, r6, lr}
 80027ee:	4e0d      	ldr	r6, [pc, #52]	; (8002824 <__libc_init_array+0x38>)
 80027f0:	4c0d      	ldr	r4, [pc, #52]	; (8002828 <__libc_init_array+0x3c>)
 80027f2:	1ba4      	subs	r4, r4, r6
 80027f4:	10a4      	asrs	r4, r4, #2
 80027f6:	2500      	movs	r5, #0
 80027f8:	42a5      	cmp	r5, r4
 80027fa:	d109      	bne.n	8002810 <__libc_init_array+0x24>
 80027fc:	4e0b      	ldr	r6, [pc, #44]	; (800282c <__libc_init_array+0x40>)
 80027fe:	4c0c      	ldr	r4, [pc, #48]	; (8002830 <__libc_init_array+0x44>)
 8002800:	f000 fbd0 	bl	8002fa4 <_init>
 8002804:	1ba4      	subs	r4, r4, r6
 8002806:	10a4      	asrs	r4, r4, #2
 8002808:	2500      	movs	r5, #0
 800280a:	42a5      	cmp	r5, r4
 800280c:	d105      	bne.n	800281a <__libc_init_array+0x2e>
 800280e:	bd70      	pop	{r4, r5, r6, pc}
 8002810:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002814:	4798      	blx	r3
 8002816:	3501      	adds	r5, #1
 8002818:	e7ee      	b.n	80027f8 <__libc_init_array+0xc>
 800281a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800281e:	4798      	blx	r3
 8002820:	3501      	adds	r5, #1
 8002822:	e7f2      	b.n	800280a <__libc_init_array+0x1e>
 8002824:	0800306c 	.word	0x0800306c
 8002828:	0800306c 	.word	0x0800306c
 800282c:	0800306c 	.word	0x0800306c
 8002830:	08003070 	.word	0x08003070

08002834 <setvbuf>:
 8002834:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002838:	461d      	mov	r5, r3
 800283a:	4b51      	ldr	r3, [pc, #324]	; (8002980 <setvbuf+0x14c>)
 800283c:	681e      	ldr	r6, [r3, #0]
 800283e:	4604      	mov	r4, r0
 8002840:	460f      	mov	r7, r1
 8002842:	4690      	mov	r8, r2
 8002844:	b126      	cbz	r6, 8002850 <setvbuf+0x1c>
 8002846:	69b3      	ldr	r3, [r6, #24]
 8002848:	b913      	cbnz	r3, 8002850 <setvbuf+0x1c>
 800284a:	4630      	mov	r0, r6
 800284c:	f000 f992 	bl	8002b74 <__sinit>
 8002850:	4b4c      	ldr	r3, [pc, #304]	; (8002984 <setvbuf+0x150>)
 8002852:	429c      	cmp	r4, r3
 8002854:	d152      	bne.n	80028fc <setvbuf+0xc8>
 8002856:	6874      	ldr	r4, [r6, #4]
 8002858:	f1b8 0f02 	cmp.w	r8, #2
 800285c:	d006      	beq.n	800286c <setvbuf+0x38>
 800285e:	f1b8 0f01 	cmp.w	r8, #1
 8002862:	f200 8089 	bhi.w	8002978 <setvbuf+0x144>
 8002866:	2d00      	cmp	r5, #0
 8002868:	f2c0 8086 	blt.w	8002978 <setvbuf+0x144>
 800286c:	4621      	mov	r1, r4
 800286e:	4630      	mov	r0, r6
 8002870:	f000 f916 	bl	8002aa0 <_fflush_r>
 8002874:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002876:	b141      	cbz	r1, 800288a <setvbuf+0x56>
 8002878:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800287c:	4299      	cmp	r1, r3
 800287e:	d002      	beq.n	8002886 <setvbuf+0x52>
 8002880:	4630      	mov	r0, r6
 8002882:	f000 fa35 	bl	8002cf0 <_free_r>
 8002886:	2300      	movs	r3, #0
 8002888:	6363      	str	r3, [r4, #52]	; 0x34
 800288a:	2300      	movs	r3, #0
 800288c:	61a3      	str	r3, [r4, #24]
 800288e:	6063      	str	r3, [r4, #4]
 8002890:	89a3      	ldrh	r3, [r4, #12]
 8002892:	061b      	lsls	r3, r3, #24
 8002894:	d503      	bpl.n	800289e <setvbuf+0x6a>
 8002896:	6921      	ldr	r1, [r4, #16]
 8002898:	4630      	mov	r0, r6
 800289a:	f000 fa29 	bl	8002cf0 <_free_r>
 800289e:	89a3      	ldrh	r3, [r4, #12]
 80028a0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80028a4:	f023 0303 	bic.w	r3, r3, #3
 80028a8:	f1b8 0f02 	cmp.w	r8, #2
 80028ac:	81a3      	strh	r3, [r4, #12]
 80028ae:	d05d      	beq.n	800296c <setvbuf+0x138>
 80028b0:	ab01      	add	r3, sp, #4
 80028b2:	466a      	mov	r2, sp
 80028b4:	4621      	mov	r1, r4
 80028b6:	4630      	mov	r0, r6
 80028b8:	f000 f9e6 	bl	8002c88 <__swhatbuf_r>
 80028bc:	89a3      	ldrh	r3, [r4, #12]
 80028be:	4318      	orrs	r0, r3
 80028c0:	81a0      	strh	r0, [r4, #12]
 80028c2:	bb2d      	cbnz	r5, 8002910 <setvbuf+0xdc>
 80028c4:	9d00      	ldr	r5, [sp, #0]
 80028c6:	4628      	mov	r0, r5
 80028c8:	f000 fa02 	bl	8002cd0 <malloc>
 80028cc:	4607      	mov	r7, r0
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d14e      	bne.n	8002970 <setvbuf+0x13c>
 80028d2:	f8dd 9000 	ldr.w	r9, [sp]
 80028d6:	45a9      	cmp	r9, r5
 80028d8:	d13c      	bne.n	8002954 <setvbuf+0x120>
 80028da:	f04f 30ff 	mov.w	r0, #4294967295
 80028de:	89a3      	ldrh	r3, [r4, #12]
 80028e0:	f043 0302 	orr.w	r3, r3, #2
 80028e4:	81a3      	strh	r3, [r4, #12]
 80028e6:	2300      	movs	r3, #0
 80028e8:	60a3      	str	r3, [r4, #8]
 80028ea:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80028ee:	6023      	str	r3, [r4, #0]
 80028f0:	6123      	str	r3, [r4, #16]
 80028f2:	2301      	movs	r3, #1
 80028f4:	6163      	str	r3, [r4, #20]
 80028f6:	b003      	add	sp, #12
 80028f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028fc:	4b22      	ldr	r3, [pc, #136]	; (8002988 <setvbuf+0x154>)
 80028fe:	429c      	cmp	r4, r3
 8002900:	d101      	bne.n	8002906 <setvbuf+0xd2>
 8002902:	68b4      	ldr	r4, [r6, #8]
 8002904:	e7a8      	b.n	8002858 <setvbuf+0x24>
 8002906:	4b21      	ldr	r3, [pc, #132]	; (800298c <setvbuf+0x158>)
 8002908:	429c      	cmp	r4, r3
 800290a:	bf08      	it	eq
 800290c:	68f4      	ldreq	r4, [r6, #12]
 800290e:	e7a3      	b.n	8002858 <setvbuf+0x24>
 8002910:	2f00      	cmp	r7, #0
 8002912:	d0d8      	beq.n	80028c6 <setvbuf+0x92>
 8002914:	69b3      	ldr	r3, [r6, #24]
 8002916:	b913      	cbnz	r3, 800291e <setvbuf+0xea>
 8002918:	4630      	mov	r0, r6
 800291a:	f000 f92b 	bl	8002b74 <__sinit>
 800291e:	f1b8 0f01 	cmp.w	r8, #1
 8002922:	bf08      	it	eq
 8002924:	89a3      	ldrheq	r3, [r4, #12]
 8002926:	6027      	str	r7, [r4, #0]
 8002928:	bf04      	itt	eq
 800292a:	f043 0301 	orreq.w	r3, r3, #1
 800292e:	81a3      	strheq	r3, [r4, #12]
 8002930:	89a3      	ldrh	r3, [r4, #12]
 8002932:	6127      	str	r7, [r4, #16]
 8002934:	f013 0008 	ands.w	r0, r3, #8
 8002938:	6165      	str	r5, [r4, #20]
 800293a:	d01b      	beq.n	8002974 <setvbuf+0x140>
 800293c:	f013 0001 	ands.w	r0, r3, #1
 8002940:	bf18      	it	ne
 8002942:	426d      	negne	r5, r5
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	bf1d      	ittte	ne
 800294a:	60a3      	strne	r3, [r4, #8]
 800294c:	61a5      	strne	r5, [r4, #24]
 800294e:	4618      	movne	r0, r3
 8002950:	60a5      	streq	r5, [r4, #8]
 8002952:	e7d0      	b.n	80028f6 <setvbuf+0xc2>
 8002954:	4648      	mov	r0, r9
 8002956:	f000 f9bb 	bl	8002cd0 <malloc>
 800295a:	4607      	mov	r7, r0
 800295c:	2800      	cmp	r0, #0
 800295e:	d0bc      	beq.n	80028da <setvbuf+0xa6>
 8002960:	89a3      	ldrh	r3, [r4, #12]
 8002962:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002966:	81a3      	strh	r3, [r4, #12]
 8002968:	464d      	mov	r5, r9
 800296a:	e7d3      	b.n	8002914 <setvbuf+0xe0>
 800296c:	2000      	movs	r0, #0
 800296e:	e7b6      	b.n	80028de <setvbuf+0xaa>
 8002970:	46a9      	mov	r9, r5
 8002972:	e7f5      	b.n	8002960 <setvbuf+0x12c>
 8002974:	60a0      	str	r0, [r4, #8]
 8002976:	e7be      	b.n	80028f6 <setvbuf+0xc2>
 8002978:	f04f 30ff 	mov.w	r0, #4294967295
 800297c:	e7bb      	b.n	80028f6 <setvbuf+0xc2>
 800297e:	bf00      	nop
 8002980:	20000408 	.word	0x20000408
 8002984:	0800302c 	.word	0x0800302c
 8002988:	0800304c 	.word	0x0800304c
 800298c:	0800300c 	.word	0x0800300c

08002990 <__sflush_r>:
 8002990:	898a      	ldrh	r2, [r1, #12]
 8002992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002996:	4605      	mov	r5, r0
 8002998:	0710      	lsls	r0, r2, #28
 800299a:	460c      	mov	r4, r1
 800299c:	d45a      	bmi.n	8002a54 <__sflush_r+0xc4>
 800299e:	684b      	ldr	r3, [r1, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	dc05      	bgt.n	80029b0 <__sflush_r+0x20>
 80029a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	dc02      	bgt.n	80029b0 <__sflush_r+0x20>
 80029aa:	2000      	movs	r0, #0
 80029ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80029b2:	2e00      	cmp	r6, #0
 80029b4:	d0f9      	beq.n	80029aa <__sflush_r+0x1a>
 80029b6:	2300      	movs	r3, #0
 80029b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80029bc:	682f      	ldr	r7, [r5, #0]
 80029be:	602b      	str	r3, [r5, #0]
 80029c0:	d033      	beq.n	8002a2a <__sflush_r+0x9a>
 80029c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80029c4:	89a3      	ldrh	r3, [r4, #12]
 80029c6:	075a      	lsls	r2, r3, #29
 80029c8:	d505      	bpl.n	80029d6 <__sflush_r+0x46>
 80029ca:	6863      	ldr	r3, [r4, #4]
 80029cc:	1ac0      	subs	r0, r0, r3
 80029ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029d0:	b10b      	cbz	r3, 80029d6 <__sflush_r+0x46>
 80029d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029d4:	1ac0      	subs	r0, r0, r3
 80029d6:	2300      	movs	r3, #0
 80029d8:	4602      	mov	r2, r0
 80029da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80029dc:	6a21      	ldr	r1, [r4, #32]
 80029de:	4628      	mov	r0, r5
 80029e0:	47b0      	blx	r6
 80029e2:	1c43      	adds	r3, r0, #1
 80029e4:	89a3      	ldrh	r3, [r4, #12]
 80029e6:	d106      	bne.n	80029f6 <__sflush_r+0x66>
 80029e8:	6829      	ldr	r1, [r5, #0]
 80029ea:	291d      	cmp	r1, #29
 80029ec:	d84b      	bhi.n	8002a86 <__sflush_r+0xf6>
 80029ee:	4a2b      	ldr	r2, [pc, #172]	; (8002a9c <__sflush_r+0x10c>)
 80029f0:	40ca      	lsrs	r2, r1
 80029f2:	07d6      	lsls	r6, r2, #31
 80029f4:	d547      	bpl.n	8002a86 <__sflush_r+0xf6>
 80029f6:	2200      	movs	r2, #0
 80029f8:	6062      	str	r2, [r4, #4]
 80029fa:	04d9      	lsls	r1, r3, #19
 80029fc:	6922      	ldr	r2, [r4, #16]
 80029fe:	6022      	str	r2, [r4, #0]
 8002a00:	d504      	bpl.n	8002a0c <__sflush_r+0x7c>
 8002a02:	1c42      	adds	r2, r0, #1
 8002a04:	d101      	bne.n	8002a0a <__sflush_r+0x7a>
 8002a06:	682b      	ldr	r3, [r5, #0]
 8002a08:	b903      	cbnz	r3, 8002a0c <__sflush_r+0x7c>
 8002a0a:	6560      	str	r0, [r4, #84]	; 0x54
 8002a0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a0e:	602f      	str	r7, [r5, #0]
 8002a10:	2900      	cmp	r1, #0
 8002a12:	d0ca      	beq.n	80029aa <__sflush_r+0x1a>
 8002a14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a18:	4299      	cmp	r1, r3
 8002a1a:	d002      	beq.n	8002a22 <__sflush_r+0x92>
 8002a1c:	4628      	mov	r0, r5
 8002a1e:	f000 f967 	bl	8002cf0 <_free_r>
 8002a22:	2000      	movs	r0, #0
 8002a24:	6360      	str	r0, [r4, #52]	; 0x34
 8002a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a2a:	6a21      	ldr	r1, [r4, #32]
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	4628      	mov	r0, r5
 8002a30:	47b0      	blx	r6
 8002a32:	1c41      	adds	r1, r0, #1
 8002a34:	d1c6      	bne.n	80029c4 <__sflush_r+0x34>
 8002a36:	682b      	ldr	r3, [r5, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0c3      	beq.n	80029c4 <__sflush_r+0x34>
 8002a3c:	2b1d      	cmp	r3, #29
 8002a3e:	d001      	beq.n	8002a44 <__sflush_r+0xb4>
 8002a40:	2b16      	cmp	r3, #22
 8002a42:	d101      	bne.n	8002a48 <__sflush_r+0xb8>
 8002a44:	602f      	str	r7, [r5, #0]
 8002a46:	e7b0      	b.n	80029aa <__sflush_r+0x1a>
 8002a48:	89a3      	ldrh	r3, [r4, #12]
 8002a4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a4e:	81a3      	strh	r3, [r4, #12]
 8002a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a54:	690f      	ldr	r7, [r1, #16]
 8002a56:	2f00      	cmp	r7, #0
 8002a58:	d0a7      	beq.n	80029aa <__sflush_r+0x1a>
 8002a5a:	0793      	lsls	r3, r2, #30
 8002a5c:	680e      	ldr	r6, [r1, #0]
 8002a5e:	bf08      	it	eq
 8002a60:	694b      	ldreq	r3, [r1, #20]
 8002a62:	600f      	str	r7, [r1, #0]
 8002a64:	bf18      	it	ne
 8002a66:	2300      	movne	r3, #0
 8002a68:	eba6 0807 	sub.w	r8, r6, r7
 8002a6c:	608b      	str	r3, [r1, #8]
 8002a6e:	f1b8 0f00 	cmp.w	r8, #0
 8002a72:	dd9a      	ble.n	80029aa <__sflush_r+0x1a>
 8002a74:	4643      	mov	r3, r8
 8002a76:	463a      	mov	r2, r7
 8002a78:	6a21      	ldr	r1, [r4, #32]
 8002a7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	47b0      	blx	r6
 8002a80:	2800      	cmp	r0, #0
 8002a82:	dc07      	bgt.n	8002a94 <__sflush_r+0x104>
 8002a84:	89a3      	ldrh	r3, [r4, #12]
 8002a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a8a:	81a3      	strh	r3, [r4, #12]
 8002a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a94:	4407      	add	r7, r0
 8002a96:	eba8 0800 	sub.w	r8, r8, r0
 8002a9a:	e7e8      	b.n	8002a6e <__sflush_r+0xde>
 8002a9c:	20400001 	.word	0x20400001

08002aa0 <_fflush_r>:
 8002aa0:	b538      	push	{r3, r4, r5, lr}
 8002aa2:	690b      	ldr	r3, [r1, #16]
 8002aa4:	4605      	mov	r5, r0
 8002aa6:	460c      	mov	r4, r1
 8002aa8:	b1db      	cbz	r3, 8002ae2 <_fflush_r+0x42>
 8002aaa:	b118      	cbz	r0, 8002ab4 <_fflush_r+0x14>
 8002aac:	6983      	ldr	r3, [r0, #24]
 8002aae:	b90b      	cbnz	r3, 8002ab4 <_fflush_r+0x14>
 8002ab0:	f000 f860 	bl	8002b74 <__sinit>
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <_fflush_r+0x48>)
 8002ab6:	429c      	cmp	r4, r3
 8002ab8:	d109      	bne.n	8002ace <_fflush_r+0x2e>
 8002aba:	686c      	ldr	r4, [r5, #4]
 8002abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ac0:	b17b      	cbz	r3, 8002ae2 <_fflush_r+0x42>
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	4628      	mov	r0, r5
 8002ac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002aca:	f7ff bf61 	b.w	8002990 <__sflush_r>
 8002ace:	4b07      	ldr	r3, [pc, #28]	; (8002aec <_fflush_r+0x4c>)
 8002ad0:	429c      	cmp	r4, r3
 8002ad2:	d101      	bne.n	8002ad8 <_fflush_r+0x38>
 8002ad4:	68ac      	ldr	r4, [r5, #8]
 8002ad6:	e7f1      	b.n	8002abc <_fflush_r+0x1c>
 8002ad8:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <_fflush_r+0x50>)
 8002ada:	429c      	cmp	r4, r3
 8002adc:	bf08      	it	eq
 8002ade:	68ec      	ldreq	r4, [r5, #12]
 8002ae0:	e7ec      	b.n	8002abc <_fflush_r+0x1c>
 8002ae2:	2000      	movs	r0, #0
 8002ae4:	bd38      	pop	{r3, r4, r5, pc}
 8002ae6:	bf00      	nop
 8002ae8:	0800302c 	.word	0x0800302c
 8002aec:	0800304c 	.word	0x0800304c
 8002af0:	0800300c 	.word	0x0800300c

08002af4 <_cleanup_r>:
 8002af4:	4901      	ldr	r1, [pc, #4]	; (8002afc <_cleanup_r+0x8>)
 8002af6:	f000 b8a9 	b.w	8002c4c <_fwalk_reent>
 8002afa:	bf00      	nop
 8002afc:	08002aa1 	.word	0x08002aa1

08002b00 <std.isra.0>:
 8002b00:	2300      	movs	r3, #0
 8002b02:	b510      	push	{r4, lr}
 8002b04:	4604      	mov	r4, r0
 8002b06:	6003      	str	r3, [r0, #0]
 8002b08:	6043      	str	r3, [r0, #4]
 8002b0a:	6083      	str	r3, [r0, #8]
 8002b0c:	8181      	strh	r1, [r0, #12]
 8002b0e:	6643      	str	r3, [r0, #100]	; 0x64
 8002b10:	81c2      	strh	r2, [r0, #14]
 8002b12:	6103      	str	r3, [r0, #16]
 8002b14:	6143      	str	r3, [r0, #20]
 8002b16:	6183      	str	r3, [r0, #24]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	2208      	movs	r2, #8
 8002b1c:	305c      	adds	r0, #92	; 0x5c
 8002b1e:	f000 f8df 	bl	8002ce0 <memset>
 8002b22:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <std.isra.0+0x38>)
 8002b24:	6263      	str	r3, [r4, #36]	; 0x24
 8002b26:	4b05      	ldr	r3, [pc, #20]	; (8002b3c <std.isra.0+0x3c>)
 8002b28:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b2a:	4b05      	ldr	r3, [pc, #20]	; (8002b40 <std.isra.0+0x40>)
 8002b2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002b2e:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <std.isra.0+0x44>)
 8002b30:	6224      	str	r4, [r4, #32]
 8002b32:	6323      	str	r3, [r4, #48]	; 0x30
 8002b34:	bd10      	pop	{r4, pc}
 8002b36:	bf00      	nop
 8002b38:	08002e69 	.word	0x08002e69
 8002b3c:	08002e8b 	.word	0x08002e8b
 8002b40:	08002ec3 	.word	0x08002ec3
 8002b44:	08002ee7 	.word	0x08002ee7

08002b48 <__sfmoreglue>:
 8002b48:	b570      	push	{r4, r5, r6, lr}
 8002b4a:	1e4a      	subs	r2, r1, #1
 8002b4c:	2568      	movs	r5, #104	; 0x68
 8002b4e:	4355      	muls	r5, r2
 8002b50:	460e      	mov	r6, r1
 8002b52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002b56:	f000 f919 	bl	8002d8c <_malloc_r>
 8002b5a:	4604      	mov	r4, r0
 8002b5c:	b140      	cbz	r0, 8002b70 <__sfmoreglue+0x28>
 8002b5e:	2100      	movs	r1, #0
 8002b60:	e880 0042 	stmia.w	r0, {r1, r6}
 8002b64:	300c      	adds	r0, #12
 8002b66:	60a0      	str	r0, [r4, #8]
 8002b68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002b6c:	f000 f8b8 	bl	8002ce0 <memset>
 8002b70:	4620      	mov	r0, r4
 8002b72:	bd70      	pop	{r4, r5, r6, pc}

08002b74 <__sinit>:
 8002b74:	6983      	ldr	r3, [r0, #24]
 8002b76:	b510      	push	{r4, lr}
 8002b78:	4604      	mov	r4, r0
 8002b7a:	bb33      	cbnz	r3, 8002bca <__sinit+0x56>
 8002b7c:	6483      	str	r3, [r0, #72]	; 0x48
 8002b7e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002b80:	6503      	str	r3, [r0, #80]	; 0x50
 8002b82:	4b12      	ldr	r3, [pc, #72]	; (8002bcc <__sinit+0x58>)
 8002b84:	4a12      	ldr	r2, [pc, #72]	; (8002bd0 <__sinit+0x5c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6282      	str	r2, [r0, #40]	; 0x28
 8002b8a:	4298      	cmp	r0, r3
 8002b8c:	bf04      	itt	eq
 8002b8e:	2301      	moveq	r3, #1
 8002b90:	6183      	streq	r3, [r0, #24]
 8002b92:	f000 f81f 	bl	8002bd4 <__sfp>
 8002b96:	6060      	str	r0, [r4, #4]
 8002b98:	4620      	mov	r0, r4
 8002b9a:	f000 f81b 	bl	8002bd4 <__sfp>
 8002b9e:	60a0      	str	r0, [r4, #8]
 8002ba0:	4620      	mov	r0, r4
 8002ba2:	f000 f817 	bl	8002bd4 <__sfp>
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	60e0      	str	r0, [r4, #12]
 8002baa:	2104      	movs	r1, #4
 8002bac:	6860      	ldr	r0, [r4, #4]
 8002bae:	f7ff ffa7 	bl	8002b00 <std.isra.0>
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2109      	movs	r1, #9
 8002bb6:	68a0      	ldr	r0, [r4, #8]
 8002bb8:	f7ff ffa2 	bl	8002b00 <std.isra.0>
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	2112      	movs	r1, #18
 8002bc0:	68e0      	ldr	r0, [r4, #12]
 8002bc2:	f7ff ff9d 	bl	8002b00 <std.isra.0>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	61a3      	str	r3, [r4, #24]
 8002bca:	bd10      	pop	{r4, pc}
 8002bcc:	08003008 	.word	0x08003008
 8002bd0:	08002af5 	.word	0x08002af5

08002bd4 <__sfp>:
 8002bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd6:	4b1c      	ldr	r3, [pc, #112]	; (8002c48 <__sfp+0x74>)
 8002bd8:	681e      	ldr	r6, [r3, #0]
 8002bda:	69b3      	ldr	r3, [r6, #24]
 8002bdc:	4607      	mov	r7, r0
 8002bde:	b913      	cbnz	r3, 8002be6 <__sfp+0x12>
 8002be0:	4630      	mov	r0, r6
 8002be2:	f7ff ffc7 	bl	8002b74 <__sinit>
 8002be6:	3648      	adds	r6, #72	; 0x48
 8002be8:	68b4      	ldr	r4, [r6, #8]
 8002bea:	6873      	ldr	r3, [r6, #4]
 8002bec:	3b01      	subs	r3, #1
 8002bee:	d503      	bpl.n	8002bf8 <__sfp+0x24>
 8002bf0:	6833      	ldr	r3, [r6, #0]
 8002bf2:	b133      	cbz	r3, 8002c02 <__sfp+0x2e>
 8002bf4:	6836      	ldr	r6, [r6, #0]
 8002bf6:	e7f7      	b.n	8002be8 <__sfp+0x14>
 8002bf8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002bfc:	b16d      	cbz	r5, 8002c1a <__sfp+0x46>
 8002bfe:	3468      	adds	r4, #104	; 0x68
 8002c00:	e7f4      	b.n	8002bec <__sfp+0x18>
 8002c02:	2104      	movs	r1, #4
 8002c04:	4638      	mov	r0, r7
 8002c06:	f7ff ff9f 	bl	8002b48 <__sfmoreglue>
 8002c0a:	6030      	str	r0, [r6, #0]
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	d1f1      	bne.n	8002bf4 <__sfp+0x20>
 8002c10:	230c      	movs	r3, #12
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	4604      	mov	r4, r0
 8002c16:	4620      	mov	r0, r4
 8002c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c1e:	81e3      	strh	r3, [r4, #14]
 8002c20:	2301      	movs	r3, #1
 8002c22:	81a3      	strh	r3, [r4, #12]
 8002c24:	6665      	str	r5, [r4, #100]	; 0x64
 8002c26:	6025      	str	r5, [r4, #0]
 8002c28:	60a5      	str	r5, [r4, #8]
 8002c2a:	6065      	str	r5, [r4, #4]
 8002c2c:	6125      	str	r5, [r4, #16]
 8002c2e:	6165      	str	r5, [r4, #20]
 8002c30:	61a5      	str	r5, [r4, #24]
 8002c32:	2208      	movs	r2, #8
 8002c34:	4629      	mov	r1, r5
 8002c36:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002c3a:	f000 f851 	bl	8002ce0 <memset>
 8002c3e:	6365      	str	r5, [r4, #52]	; 0x34
 8002c40:	63a5      	str	r5, [r4, #56]	; 0x38
 8002c42:	64a5      	str	r5, [r4, #72]	; 0x48
 8002c44:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002c46:	e7e6      	b.n	8002c16 <__sfp+0x42>
 8002c48:	08003008 	.word	0x08003008

08002c4c <_fwalk_reent>:
 8002c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c50:	4680      	mov	r8, r0
 8002c52:	4689      	mov	r9, r1
 8002c54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002c58:	2600      	movs	r6, #0
 8002c5a:	b914      	cbnz	r4, 8002c62 <_fwalk_reent+0x16>
 8002c5c:	4630      	mov	r0, r6
 8002c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c62:	68a5      	ldr	r5, [r4, #8]
 8002c64:	6867      	ldr	r7, [r4, #4]
 8002c66:	3f01      	subs	r7, #1
 8002c68:	d501      	bpl.n	8002c6e <_fwalk_reent+0x22>
 8002c6a:	6824      	ldr	r4, [r4, #0]
 8002c6c:	e7f5      	b.n	8002c5a <_fwalk_reent+0xe>
 8002c6e:	89ab      	ldrh	r3, [r5, #12]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d907      	bls.n	8002c84 <_fwalk_reent+0x38>
 8002c74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	d003      	beq.n	8002c84 <_fwalk_reent+0x38>
 8002c7c:	4629      	mov	r1, r5
 8002c7e:	4640      	mov	r0, r8
 8002c80:	47c8      	blx	r9
 8002c82:	4306      	orrs	r6, r0
 8002c84:	3568      	adds	r5, #104	; 0x68
 8002c86:	e7ee      	b.n	8002c66 <_fwalk_reent+0x1a>

08002c88 <__swhatbuf_r>:
 8002c88:	b570      	push	{r4, r5, r6, lr}
 8002c8a:	460e      	mov	r6, r1
 8002c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c90:	2900      	cmp	r1, #0
 8002c92:	b090      	sub	sp, #64	; 0x40
 8002c94:	4614      	mov	r4, r2
 8002c96:	461d      	mov	r5, r3
 8002c98:	da07      	bge.n	8002caa <__swhatbuf_r+0x22>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	602b      	str	r3, [r5, #0]
 8002c9e:	89b3      	ldrh	r3, [r6, #12]
 8002ca0:	061a      	lsls	r2, r3, #24
 8002ca2:	d410      	bmi.n	8002cc6 <__swhatbuf_r+0x3e>
 8002ca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ca8:	e00e      	b.n	8002cc8 <__swhatbuf_r+0x40>
 8002caa:	aa01      	add	r2, sp, #4
 8002cac:	f000 f942 	bl	8002f34 <_fstat_r>
 8002cb0:	2800      	cmp	r0, #0
 8002cb2:	dbf2      	blt.n	8002c9a <__swhatbuf_r+0x12>
 8002cb4:	9a02      	ldr	r2, [sp, #8]
 8002cb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002cba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002cbe:	425a      	negs	r2, r3
 8002cc0:	415a      	adcs	r2, r3
 8002cc2:	602a      	str	r2, [r5, #0]
 8002cc4:	e7ee      	b.n	8002ca4 <__swhatbuf_r+0x1c>
 8002cc6:	2340      	movs	r3, #64	; 0x40
 8002cc8:	2000      	movs	r0, #0
 8002cca:	6023      	str	r3, [r4, #0]
 8002ccc:	b010      	add	sp, #64	; 0x40
 8002cce:	bd70      	pop	{r4, r5, r6, pc}

08002cd0 <malloc>:
 8002cd0:	4b02      	ldr	r3, [pc, #8]	; (8002cdc <malloc+0xc>)
 8002cd2:	4601      	mov	r1, r0
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	f000 b859 	b.w	8002d8c <_malloc_r>
 8002cda:	bf00      	nop
 8002cdc:	20000408 	.word	0x20000408

08002ce0 <memset>:
 8002ce0:	4402      	add	r2, r0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d100      	bne.n	8002cea <memset+0xa>
 8002ce8:	4770      	bx	lr
 8002cea:	f803 1b01 	strb.w	r1, [r3], #1
 8002cee:	e7f9      	b.n	8002ce4 <memset+0x4>

08002cf0 <_free_r>:
 8002cf0:	b538      	push	{r3, r4, r5, lr}
 8002cf2:	4605      	mov	r5, r0
 8002cf4:	2900      	cmp	r1, #0
 8002cf6:	d045      	beq.n	8002d84 <_free_r+0x94>
 8002cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cfc:	1f0c      	subs	r4, r1, #4
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	bfb8      	it	lt
 8002d02:	18e4      	addlt	r4, r4, r3
 8002d04:	f000 f93a 	bl	8002f7c <__malloc_lock>
 8002d08:	4a1f      	ldr	r2, [pc, #124]	; (8002d88 <_free_r+0x98>)
 8002d0a:	6813      	ldr	r3, [r2, #0]
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	b933      	cbnz	r3, 8002d1e <_free_r+0x2e>
 8002d10:	6063      	str	r3, [r4, #4]
 8002d12:	6014      	str	r4, [r2, #0]
 8002d14:	4628      	mov	r0, r5
 8002d16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d1a:	f000 b930 	b.w	8002f7e <__malloc_unlock>
 8002d1e:	42a3      	cmp	r3, r4
 8002d20:	d90c      	bls.n	8002d3c <_free_r+0x4c>
 8002d22:	6821      	ldr	r1, [r4, #0]
 8002d24:	1862      	adds	r2, r4, r1
 8002d26:	4293      	cmp	r3, r2
 8002d28:	bf04      	itt	eq
 8002d2a:	681a      	ldreq	r2, [r3, #0]
 8002d2c:	685b      	ldreq	r3, [r3, #4]
 8002d2e:	6063      	str	r3, [r4, #4]
 8002d30:	bf04      	itt	eq
 8002d32:	1852      	addeq	r2, r2, r1
 8002d34:	6022      	streq	r2, [r4, #0]
 8002d36:	6004      	str	r4, [r0, #0]
 8002d38:	e7ec      	b.n	8002d14 <_free_r+0x24>
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	b10a      	cbz	r2, 8002d44 <_free_r+0x54>
 8002d40:	42a2      	cmp	r2, r4
 8002d42:	d9fa      	bls.n	8002d3a <_free_r+0x4a>
 8002d44:	6819      	ldr	r1, [r3, #0]
 8002d46:	1858      	adds	r0, r3, r1
 8002d48:	42a0      	cmp	r0, r4
 8002d4a:	d10b      	bne.n	8002d64 <_free_r+0x74>
 8002d4c:	6820      	ldr	r0, [r4, #0]
 8002d4e:	4401      	add	r1, r0
 8002d50:	1858      	adds	r0, r3, r1
 8002d52:	4282      	cmp	r2, r0
 8002d54:	6019      	str	r1, [r3, #0]
 8002d56:	d1dd      	bne.n	8002d14 <_free_r+0x24>
 8002d58:	6810      	ldr	r0, [r2, #0]
 8002d5a:	6852      	ldr	r2, [r2, #4]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	4401      	add	r1, r0
 8002d60:	6019      	str	r1, [r3, #0]
 8002d62:	e7d7      	b.n	8002d14 <_free_r+0x24>
 8002d64:	d902      	bls.n	8002d6c <_free_r+0x7c>
 8002d66:	230c      	movs	r3, #12
 8002d68:	602b      	str	r3, [r5, #0]
 8002d6a:	e7d3      	b.n	8002d14 <_free_r+0x24>
 8002d6c:	6820      	ldr	r0, [r4, #0]
 8002d6e:	1821      	adds	r1, r4, r0
 8002d70:	428a      	cmp	r2, r1
 8002d72:	bf04      	itt	eq
 8002d74:	6811      	ldreq	r1, [r2, #0]
 8002d76:	6852      	ldreq	r2, [r2, #4]
 8002d78:	6062      	str	r2, [r4, #4]
 8002d7a:	bf04      	itt	eq
 8002d7c:	1809      	addeq	r1, r1, r0
 8002d7e:	6021      	streq	r1, [r4, #0]
 8002d80:	605c      	str	r4, [r3, #4]
 8002d82:	e7c7      	b.n	8002d14 <_free_r+0x24>
 8002d84:	bd38      	pop	{r3, r4, r5, pc}
 8002d86:	bf00      	nop
 8002d88:	20000690 	.word	0x20000690

08002d8c <_malloc_r>:
 8002d8c:	b570      	push	{r4, r5, r6, lr}
 8002d8e:	1ccd      	adds	r5, r1, #3
 8002d90:	f025 0503 	bic.w	r5, r5, #3
 8002d94:	3508      	adds	r5, #8
 8002d96:	2d0c      	cmp	r5, #12
 8002d98:	bf38      	it	cc
 8002d9a:	250c      	movcc	r5, #12
 8002d9c:	2d00      	cmp	r5, #0
 8002d9e:	4606      	mov	r6, r0
 8002da0:	db01      	blt.n	8002da6 <_malloc_r+0x1a>
 8002da2:	42a9      	cmp	r1, r5
 8002da4:	d903      	bls.n	8002dae <_malloc_r+0x22>
 8002da6:	230c      	movs	r3, #12
 8002da8:	6033      	str	r3, [r6, #0]
 8002daa:	2000      	movs	r0, #0
 8002dac:	bd70      	pop	{r4, r5, r6, pc}
 8002dae:	f000 f8e5 	bl	8002f7c <__malloc_lock>
 8002db2:	4a23      	ldr	r2, [pc, #140]	; (8002e40 <_malloc_r+0xb4>)
 8002db4:	6814      	ldr	r4, [r2, #0]
 8002db6:	4621      	mov	r1, r4
 8002db8:	b991      	cbnz	r1, 8002de0 <_malloc_r+0x54>
 8002dba:	4c22      	ldr	r4, [pc, #136]	; (8002e44 <_malloc_r+0xb8>)
 8002dbc:	6823      	ldr	r3, [r4, #0]
 8002dbe:	b91b      	cbnz	r3, 8002dc8 <_malloc_r+0x3c>
 8002dc0:	4630      	mov	r0, r6
 8002dc2:	f000 f841 	bl	8002e48 <_sbrk_r>
 8002dc6:	6020      	str	r0, [r4, #0]
 8002dc8:	4629      	mov	r1, r5
 8002dca:	4630      	mov	r0, r6
 8002dcc:	f000 f83c 	bl	8002e48 <_sbrk_r>
 8002dd0:	1c43      	adds	r3, r0, #1
 8002dd2:	d126      	bne.n	8002e22 <_malloc_r+0x96>
 8002dd4:	230c      	movs	r3, #12
 8002dd6:	6033      	str	r3, [r6, #0]
 8002dd8:	4630      	mov	r0, r6
 8002dda:	f000 f8d0 	bl	8002f7e <__malloc_unlock>
 8002dde:	e7e4      	b.n	8002daa <_malloc_r+0x1e>
 8002de0:	680b      	ldr	r3, [r1, #0]
 8002de2:	1b5b      	subs	r3, r3, r5
 8002de4:	d41a      	bmi.n	8002e1c <_malloc_r+0x90>
 8002de6:	2b0b      	cmp	r3, #11
 8002de8:	d90f      	bls.n	8002e0a <_malloc_r+0x7e>
 8002dea:	600b      	str	r3, [r1, #0]
 8002dec:	50cd      	str	r5, [r1, r3]
 8002dee:	18cc      	adds	r4, r1, r3
 8002df0:	4630      	mov	r0, r6
 8002df2:	f000 f8c4 	bl	8002f7e <__malloc_unlock>
 8002df6:	f104 000b 	add.w	r0, r4, #11
 8002dfa:	1d23      	adds	r3, r4, #4
 8002dfc:	f020 0007 	bic.w	r0, r0, #7
 8002e00:	1ac3      	subs	r3, r0, r3
 8002e02:	d01b      	beq.n	8002e3c <_malloc_r+0xb0>
 8002e04:	425a      	negs	r2, r3
 8002e06:	50e2      	str	r2, [r4, r3]
 8002e08:	bd70      	pop	{r4, r5, r6, pc}
 8002e0a:	428c      	cmp	r4, r1
 8002e0c:	bf0d      	iteet	eq
 8002e0e:	6863      	ldreq	r3, [r4, #4]
 8002e10:	684b      	ldrne	r3, [r1, #4]
 8002e12:	6063      	strne	r3, [r4, #4]
 8002e14:	6013      	streq	r3, [r2, #0]
 8002e16:	bf18      	it	ne
 8002e18:	460c      	movne	r4, r1
 8002e1a:	e7e9      	b.n	8002df0 <_malloc_r+0x64>
 8002e1c:	460c      	mov	r4, r1
 8002e1e:	6849      	ldr	r1, [r1, #4]
 8002e20:	e7ca      	b.n	8002db8 <_malloc_r+0x2c>
 8002e22:	1cc4      	adds	r4, r0, #3
 8002e24:	f024 0403 	bic.w	r4, r4, #3
 8002e28:	42a0      	cmp	r0, r4
 8002e2a:	d005      	beq.n	8002e38 <_malloc_r+0xac>
 8002e2c:	1a21      	subs	r1, r4, r0
 8002e2e:	4630      	mov	r0, r6
 8002e30:	f000 f80a 	bl	8002e48 <_sbrk_r>
 8002e34:	3001      	adds	r0, #1
 8002e36:	d0cd      	beq.n	8002dd4 <_malloc_r+0x48>
 8002e38:	6025      	str	r5, [r4, #0]
 8002e3a:	e7d9      	b.n	8002df0 <_malloc_r+0x64>
 8002e3c:	bd70      	pop	{r4, r5, r6, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000690 	.word	0x20000690
 8002e44:	20000694 	.word	0x20000694

08002e48 <_sbrk_r>:
 8002e48:	b538      	push	{r3, r4, r5, lr}
 8002e4a:	4c06      	ldr	r4, [pc, #24]	; (8002e64 <_sbrk_r+0x1c>)
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	4605      	mov	r5, r0
 8002e50:	4608      	mov	r0, r1
 8002e52:	6023      	str	r3, [r4, #0]
 8002e54:	f7ff f9ca 	bl	80021ec <_sbrk>
 8002e58:	1c43      	adds	r3, r0, #1
 8002e5a:	d102      	bne.n	8002e62 <_sbrk_r+0x1a>
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	b103      	cbz	r3, 8002e62 <_sbrk_r+0x1a>
 8002e60:	602b      	str	r3, [r5, #0]
 8002e62:	bd38      	pop	{r3, r4, r5, pc}
 8002e64:	20000698 	.word	0x20000698

08002e68 <__sread>:
 8002e68:	b510      	push	{r4, lr}
 8002e6a:	460c      	mov	r4, r1
 8002e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e70:	f000 f886 	bl	8002f80 <_read_r>
 8002e74:	2800      	cmp	r0, #0
 8002e76:	bfab      	itete	ge
 8002e78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002e7a:	89a3      	ldrhlt	r3, [r4, #12]
 8002e7c:	181b      	addge	r3, r3, r0
 8002e7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002e82:	bfac      	ite	ge
 8002e84:	6563      	strge	r3, [r4, #84]	; 0x54
 8002e86:	81a3      	strhlt	r3, [r4, #12]
 8002e88:	bd10      	pop	{r4, pc}

08002e8a <__swrite>:
 8002e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e8e:	461f      	mov	r7, r3
 8002e90:	898b      	ldrh	r3, [r1, #12]
 8002e92:	05db      	lsls	r3, r3, #23
 8002e94:	4605      	mov	r5, r0
 8002e96:	460c      	mov	r4, r1
 8002e98:	4616      	mov	r6, r2
 8002e9a:	d505      	bpl.n	8002ea8 <__swrite+0x1e>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ea4:	f000 f858 	bl	8002f58 <_lseek_r>
 8002ea8:	89a3      	ldrh	r3, [r4, #12]
 8002eaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002eae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002eb2:	81a3      	strh	r3, [r4, #12]
 8002eb4:	4632      	mov	r2, r6
 8002eb6:	463b      	mov	r3, r7
 8002eb8:	4628      	mov	r0, r5
 8002eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ebe:	f000 b817 	b.w	8002ef0 <_write_r>

08002ec2 <__sseek>:
 8002ec2:	b510      	push	{r4, lr}
 8002ec4:	460c      	mov	r4, r1
 8002ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002eca:	f000 f845 	bl	8002f58 <_lseek_r>
 8002ece:	1c43      	adds	r3, r0, #1
 8002ed0:	89a3      	ldrh	r3, [r4, #12]
 8002ed2:	bf15      	itete	ne
 8002ed4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002ed6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002eda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002ede:	81a3      	strheq	r3, [r4, #12]
 8002ee0:	bf18      	it	ne
 8002ee2:	81a3      	strhne	r3, [r4, #12]
 8002ee4:	bd10      	pop	{r4, pc}

08002ee6 <__sclose>:
 8002ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002eea:	f000 b813 	b.w	8002f14 <_close_r>
	...

08002ef0 <_write_r>:
 8002ef0:	b538      	push	{r3, r4, r5, lr}
 8002ef2:	4c07      	ldr	r4, [pc, #28]	; (8002f10 <_write_r+0x20>)
 8002ef4:	4605      	mov	r5, r0
 8002ef6:	4608      	mov	r0, r1
 8002ef8:	4611      	mov	r1, r2
 8002efa:	2200      	movs	r2, #0
 8002efc:	6022      	str	r2, [r4, #0]
 8002efe:	461a      	mov	r2, r3
 8002f00:	f7ff f9cc 	bl	800229c <_write>
 8002f04:	1c43      	adds	r3, r0, #1
 8002f06:	d102      	bne.n	8002f0e <_write_r+0x1e>
 8002f08:	6823      	ldr	r3, [r4, #0]
 8002f0a:	b103      	cbz	r3, 8002f0e <_write_r+0x1e>
 8002f0c:	602b      	str	r3, [r5, #0]
 8002f0e:	bd38      	pop	{r3, r4, r5, pc}
 8002f10:	20000698 	.word	0x20000698

08002f14 <_close_r>:
 8002f14:	b538      	push	{r3, r4, r5, lr}
 8002f16:	4c06      	ldr	r4, [pc, #24]	; (8002f30 <_close_r+0x1c>)
 8002f18:	2300      	movs	r3, #0
 8002f1a:	4605      	mov	r5, r0
 8002f1c:	4608      	mov	r0, r1
 8002f1e:	6023      	str	r3, [r4, #0]
 8002f20:	f7ff f984 	bl	800222c <_close>
 8002f24:	1c43      	adds	r3, r0, #1
 8002f26:	d102      	bne.n	8002f2e <_close_r+0x1a>
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	b103      	cbz	r3, 8002f2e <_close_r+0x1a>
 8002f2c:	602b      	str	r3, [r5, #0]
 8002f2e:	bd38      	pop	{r3, r4, r5, pc}
 8002f30:	20000698 	.word	0x20000698

08002f34 <_fstat_r>:
 8002f34:	b538      	push	{r3, r4, r5, lr}
 8002f36:	4c07      	ldr	r4, [pc, #28]	; (8002f54 <_fstat_r+0x20>)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	4605      	mov	r5, r0
 8002f3c:	4608      	mov	r0, r1
 8002f3e:	4611      	mov	r1, r2
 8002f40:	6023      	str	r3, [r4, #0]
 8002f42:	f7ff f985 	bl	8002250 <_fstat>
 8002f46:	1c43      	adds	r3, r0, #1
 8002f48:	d102      	bne.n	8002f50 <_fstat_r+0x1c>
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	b103      	cbz	r3, 8002f50 <_fstat_r+0x1c>
 8002f4e:	602b      	str	r3, [r5, #0]
 8002f50:	bd38      	pop	{r3, r4, r5, pc}
 8002f52:	bf00      	nop
 8002f54:	20000698 	.word	0x20000698

08002f58 <_lseek_r>:
 8002f58:	b538      	push	{r3, r4, r5, lr}
 8002f5a:	4c07      	ldr	r4, [pc, #28]	; (8002f78 <_lseek_r+0x20>)
 8002f5c:	4605      	mov	r5, r0
 8002f5e:	4608      	mov	r0, r1
 8002f60:	4611      	mov	r1, r2
 8002f62:	2200      	movs	r2, #0
 8002f64:	6022      	str	r2, [r4, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	f7ff f984 	bl	8002274 <_lseek>
 8002f6c:	1c43      	adds	r3, r0, #1
 8002f6e:	d102      	bne.n	8002f76 <_lseek_r+0x1e>
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	b103      	cbz	r3, 8002f76 <_lseek_r+0x1e>
 8002f74:	602b      	str	r3, [r5, #0]
 8002f76:	bd38      	pop	{r3, r4, r5, pc}
 8002f78:	20000698 	.word	0x20000698

08002f7c <__malloc_lock>:
 8002f7c:	4770      	bx	lr

08002f7e <__malloc_unlock>:
 8002f7e:	4770      	bx	lr

08002f80 <_read_r>:
 8002f80:	b538      	push	{r3, r4, r5, lr}
 8002f82:	4c07      	ldr	r4, [pc, #28]	; (8002fa0 <_read_r+0x20>)
 8002f84:	4605      	mov	r5, r0
 8002f86:	4608      	mov	r0, r1
 8002f88:	4611      	mov	r1, r2
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	6022      	str	r2, [r4, #0]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	f7ff f9a6 	bl	80022e0 <_read>
 8002f94:	1c43      	adds	r3, r0, #1
 8002f96:	d102      	bne.n	8002f9e <_read_r+0x1e>
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	b103      	cbz	r3, 8002f9e <_read_r+0x1e>
 8002f9c:	602b      	str	r3, [r5, #0]
 8002f9e:	bd38      	pop	{r3, r4, r5, pc}
 8002fa0:	20000698 	.word	0x20000698

08002fa4 <_init>:
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	bf00      	nop
 8002fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002faa:	bc08      	pop	{r3}
 8002fac:	469e      	mov	lr, r3
 8002fae:	4770      	bx	lr

08002fb0 <_fini>:
 8002fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb2:	bf00      	nop
 8002fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fb6:	bc08      	pop	{r3}
 8002fb8:	469e      	mov	lr, r3
 8002fba:	4770      	bx	lr
