

================================================================
== Vivado HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Oct 19 18:16:25 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       15|       15| 0.150 us | 0.150 us |   13|   13| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |Loop_writeoutput_pro_U0  |Loop_writeoutput_pro  |       10|       10|  0.100 us | 0.100 us |   10|   10|   none  |
        |Loop_partialsum_proc_U0  |Loop_partialsum_proc  |       12|       12|  0.120 us | 0.120 us |   12|   12|   none  |
        |Block_blockmatmul_me_U0  |Block_blockmatmul_me  |        1|       10| 10.000 ns | 0.100 us |    1|   10|   none  |
        |blockmatmul_entry5_U0    |blockmatmul_entry5    |        0|        0|    0 ns   |   0 ns   |    0|    0|   none  |
        |blockmatmul_entry17_U0   |blockmatmul_entry17   |        0|        0|    0 ns   |   0 ns   |    0|    0|   none  |
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |       29|      -|     556|    858|    -|
|Instance         |        0|     48|    1994|   6277|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       29|     48|    2559|   7235|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|     21|       2|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Block_blockmatmul_me_U0  |Block_blockmatmul_me  |        0|      0|    11|   171|    0|
    |Loop_partialsum_proc_U0  |Loop_partialsum_proc  |        0|     48|  1357|  1150|    0|
    |Loop_writeoutput_pro_U0  |Loop_writeoutput_pro  |        0|      0|   621|  4898|    0|
    |blockmatmul_entry17_U0   |blockmatmul_entry17   |        0|      0|     2|    29|    0|
    |blockmatmul_entry5_U0    |blockmatmul_entry5    |        0|      0|     3|    29|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        0|     48|  1994|  6277|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------+---------+-----+----+-----+------+-----+---------+
    |   Name  | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------+---------+-----+----+-----+------+-----+---------+
    |A_0_U    |        0|    6|   0|    -|     8|   32|      256|
    |A_1_U    |        0|    6|   0|    -|     8|   32|      256|
    |A_2_U    |        0|    6|   0|    -|     8|   32|      256|
    |A_3_U    |        0|    6|   0|    -|     8|   32|      256|
    |it_c1_U  |        0|    5|   0|    -|     2|   32|       64|
    |it_c_U   |        0|    5|   0|    -|     2|   32|       64|
    |tmp_U    |       29|  522|   0|    -|     2|  512|     1024|
    +---------+---------+-----+----+-----+------+-----+---------+
    |Total    |       29|  556|   0|    0|    38|  704|     2176|
    +---------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_blockmatmul_me_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_partialsum_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |blockmatmul_entry5_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |Block_blockmatmul_me_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_partialsum_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |blockmatmul_entry5_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_blockmatmul_me_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_partialsum_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_blockmatmul_entry5_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  46|          14|          11|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Block_blockmatmul_me_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_partialsum_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Block_blockmatmul_me_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_partialsum_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_blockmatmul_entry5_U0_ap_ready    |   9|          2|    1|          2|
    |blockmatmul_entry5_U0_ap_ready_count          |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  54|         12|    9|         18|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Block_blockmatmul_me_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_partialsum_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Block_blockmatmul_me_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_partialsum_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_blockmatmul_entry5_U0_ap_ready    |  1|   0|    1|          0|
    |blockmatmul_entry5_U0_ap_ready_count          |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  9|   0|    9|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|Arows_V_a_0_dout        |  in |   32|   ap_fifo  |  Arows_V_a_0  |    pointer   |
|Arows_V_a_0_empty_n     |  in |    1|   ap_fifo  |  Arows_V_a_0  |    pointer   |
|Arows_V_a_0_read        | out |    1|   ap_fifo  |  Arows_V_a_0  |    pointer   |
|Arows_V_a_1_dout        |  in |   32|   ap_fifo  |  Arows_V_a_1  |    pointer   |
|Arows_V_a_1_empty_n     |  in |    1|   ap_fifo  |  Arows_V_a_1  |    pointer   |
|Arows_V_a_1_read        | out |    1|   ap_fifo  |  Arows_V_a_1  |    pointer   |
|Arows_V_a_2_dout        |  in |   32|   ap_fifo  |  Arows_V_a_2  |    pointer   |
|Arows_V_a_2_empty_n     |  in |    1|   ap_fifo  |  Arows_V_a_2  |    pointer   |
|Arows_V_a_2_read        | out |    1|   ap_fifo  |  Arows_V_a_2  |    pointer   |
|Arows_V_a_3_dout        |  in |   32|   ap_fifo  |  Arows_V_a_3  |    pointer   |
|Arows_V_a_3_empty_n     |  in |    1|   ap_fifo  |  Arows_V_a_3  |    pointer   |
|Arows_V_a_3_read        | out |    1|   ap_fifo  |  Arows_V_a_3  |    pointer   |
|Bcols_V_a_0_dout        |  in |   32|   ap_fifo  |  Bcols_V_a_0  |    pointer   |
|Bcols_V_a_0_empty_n     |  in |    1|   ap_fifo  |  Bcols_V_a_0  |    pointer   |
|Bcols_V_a_0_read        | out |    1|   ap_fifo  |  Bcols_V_a_0  |    pointer   |
|Bcols_V_a_1_dout        |  in |   32|   ap_fifo  |  Bcols_V_a_1  |    pointer   |
|Bcols_V_a_1_empty_n     |  in |    1|   ap_fifo  |  Bcols_V_a_1  |    pointer   |
|Bcols_V_a_1_read        | out |    1|   ap_fifo  |  Bcols_V_a_1  |    pointer   |
|Bcols_V_a_2_dout        |  in |   32|   ap_fifo  |  Bcols_V_a_2  |    pointer   |
|Bcols_V_a_2_empty_n     |  in |    1|   ap_fifo  |  Bcols_V_a_2  |    pointer   |
|Bcols_V_a_2_read        | out |    1|   ap_fifo  |  Bcols_V_a_2  |    pointer   |
|Bcols_V_a_3_dout        |  in |   32|   ap_fifo  |  Bcols_V_a_3  |    pointer   |
|Bcols_V_a_3_empty_n     |  in |    1|   ap_fifo  |  Bcols_V_a_3  |    pointer   |
|Bcols_V_a_3_read        | out |    1|   ap_fifo  |  Bcols_V_a_3  |    pointer   |
|ABpartial_out_address0  | out |    4|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_ce0       | out |    1|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_d0        | out |   32|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_q0        |  in |   32|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_we0       | out |    1|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_address1  | out |    4|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_ce1       | out |    1|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_d1        | out |   32|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_q1        |  in |   32|  ap_memory | ABpartial_out |     array    |
|ABpartial_out_we1       | out |    1|  ap_memory | ABpartial_out |     array    |
|it                      |  in |   32|   ap_none  |       it      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  blockmatmul  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  blockmatmul  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  blockmatmul  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  blockmatmul  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  blockmatmul  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  blockmatmul  | return value |
+------------------------+-----+-----+------------+---------------+--------------+

