#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 21 09:43:19 2019
# Process ID: 16972
# Current directory: /home/daniel/Documents/VHDL/practica/practica.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/daniel/Documents/VHDL/practica/practica.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/daniel/Documents/VHDL/practica/practica.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Documents/VHDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/daniel/Documents/VHDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/daniel/Documents/VHDL/practica/practica.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17006 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1388.238 ; gain = 4.848 ; free physical = 1883 ; free virtual = 6184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/synth/design_1.vhd:34]
INFO: [Synth 8-3491] module 'design_1_main_0_0' declared at '/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/.Xil/Vivado-16972-daniel-X510UAR/realtime/design_1_main_0_0_stub.vhdl:5' bound to instance 'main_0' of component 'design_1_main_0_0' [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/synth/design_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_main_0_0' [/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/.Xil/Vivado-16972-daniel-X510UAR/realtime/design_1_main_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_topmain_0_0' declared at '/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/.Xil/Vivado-16972-daniel-X510UAR/realtime/design_1_topmain_0_0_stub.vhdl:5' bound to instance 'topmain_0' of component 'design_1_topmain_0_0' [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/synth/design_1.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_topmain_0_0' [/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/.Xil/Vivado-16972-daniel-X510UAR/realtime/design_1_topmain_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/synth/design_1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.988 ; gain = 49.598 ; free physical = 1896 ; free virtual = 6198
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.988 ; gain = 49.598 ; free physical = 1895 ; free virtual = 6197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.988 ; gain = 49.598 ; free physical = 1895 ; free virtual = 6197
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/design_1_main_0_0/design_1_main_0_0_in_context.xdc] for cell 'design_1_i/main_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/design_1_main_0_0/design_1_main_0_0_in_context.xdc] for cell 'design_1_i/main_0'
Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/ip/design_1_topmain_0_0/design_1_topmain_0_0/design_1_topmain_0_0_in_context.xdc] for cell 'design_1_i/topmain_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.srcs/sources_1/bd/design_1/ip/design_1_topmain_0_0/design_1_topmain_0_0/design_1_topmain_0_0_in_context.xdc] for cell 'design_1_i/topmain_0'
Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Documents/VHDL/practica/practica.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.426 ; gain = 0.000 ; free physical = 1657 ; free virtual = 5958
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.426 ; gain = 0.000 ; free physical = 1658 ; free virtual = 5959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.426 ; gain = 0.000 ; free physical = 1658 ; free virtual = 5959
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.426 ; gain = 0.000 ; free physical = 1658 ; free virtual = 5959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.426 ; gain = 319.035 ; free physical = 1724 ; free virtual = 6025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.426 ; gain = 319.035 ; free physical = 1724 ; free virtual = 6025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/main_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/topmain_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.426 ; gain = 319.035 ; free physical = 1725 ; free virtual = 6027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.426 ; gain = 319.035 ; free physical = 1724 ; free virtual = 6026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.426 ; gain = 319.035 ; free physical = 1722 ; free virtual = 6025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1705.410 ; gain = 322.020 ; free physical = 1596 ; free virtual = 5900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1705.410 ; gain = 322.020 ; free physical = 1596 ; free virtual = 5900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_1_main_0_0    |         1|
|2     |design_1_topmain_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_main_0_0_bbox_0    |     1|
|2     |design_1_topmain_0_0_bbox_1 |     1|
|3     |IBUF                        |    13|
|4     |OBUF                        |    12|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    37|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.426 ; gain = 332.035 ; free physical = 1596 ; free virtual = 5899
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.426 ; gain = 62.598 ; free physical = 1652 ; free virtual = 5955
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1715.434 ; gain = 332.035 ; free physical = 1652 ; free virtual = 5955
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.426 ; gain = 0.000 ; free physical = 1595 ; free virtual = 5898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1719.426 ; gain = 336.188 ; free physical = 1643 ; free virtual = 5946
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.426 ; gain = 0.000 ; free physical = 1643 ; free virtual = 5946
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/practica/practica.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 09:43:42 2019...
