<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="led1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="archlab_sopc_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="archlab_sopc_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="archlab_sopc_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="archlab_sopc_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="archlab_sopc_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="archlab_sopc_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="archlab_sopc_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="archlab_sopc_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="archlab_sopc_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="archlab_sopc_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="archlab_sopc_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="archlab_sopc_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="archlab_sopc_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="archlab_sopc_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="archlab_sopc_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="archlab_sopc_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="archlab_sopc_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="archlab_sopc_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="archlab_sopc_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="archlab_sopc_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="archlab_sopc_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="archlab_sopc_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="archlab_sopc_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="archlab_sopc_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="archlab_sopc_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="archlab_sopc_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="archlab_sopc_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="archlab_sopc_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="archlab_sopc_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="archlab_sopc_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="archlab_sopc_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="archlab_sopc_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="archlab_sopc_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="archlab_sopc_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="archlab_sopc_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="archlab_sopc_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="archlab_sopc_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="archlab_sopc_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="archlab_sopc_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="godson_system_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="godson_system_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="godson_system_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ls132r_decode_stage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1475981630" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1475981630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476102716" xil_pn:in_ck="-6326103086583154264" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476102716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl_led/AMBA/axi_mux.v"/>
      <outfile xil_pn:name="../../rtl_led/CONFREG/confreg.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_decode_stage.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_define.h"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_execute_stage.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_fetch_stage.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_interface.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_tools.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_top.v"/>
      <outfile xil_pn:name="../../rtl_led/SPI/godson_sbridge_spi.v"/>
      <outfile xil_pn:name="../../rtl_led/TOP/archlab_sopc_top.v"/>
      <outfile xil_pn:name="../../rtl_led/TOP/config.h"/>
      <outfile xil_pn:name="../../rtl_led/ram_16k.v"/>
      <outfile xil_pn:name="../../simu/lib/BLK_MEM_GEN_V6_1.v"/>
      <outfile xil_pn:name="../../simu/testbench/MX25L6405D.v"/>
      <outfile xil_pn:name="../../simu/testbench/godson_system.v"/>
    </transform>
    <transform xil_pn:end_ts="1476102847" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1061324085683660357" xil_pn:start_ts="1476102846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476102847" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1667606759939921917" xil_pn:start_ts="1476102847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475981630" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="292520034712427431" xil_pn:start_ts="1475981630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476102716" xil_pn:in_ck="-6326103086583154264" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476102716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl_led/AMBA/axi_mux.v"/>
      <outfile xil_pn:name="../../rtl_led/CONFREG/confreg.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_decode_stage.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_define.h"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_execute_stage.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_fetch_stage.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_interface.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_tools.v"/>
      <outfile xil_pn:name="../../rtl_led/CPU/ls132r_top.v"/>
      <outfile xil_pn:name="../../rtl_led/SPI/godson_sbridge_spi.v"/>
      <outfile xil_pn:name="../../rtl_led/TOP/archlab_sopc_top.v"/>
      <outfile xil_pn:name="../../rtl_led/TOP/config.h"/>
      <outfile xil_pn:name="../../rtl_led/ram_16k.v"/>
      <outfile xil_pn:name="../../simu/lib/BLK_MEM_GEN_V6_1.v"/>
      <outfile xil_pn:name="../../simu/testbench/MX25L6405D.v"/>
      <outfile xil_pn:name="../../simu/testbench/godson_system.v"/>
    </transform>
    <transform xil_pn:end_ts="1476102907" xil_pn:in_ck="-6326103086583154264" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8543528656132458359" xil_pn:start_ts="1476102847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="godson_system_beh.prj"/>
      <outfile xil_pn:name="godson_system_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476102908" xil_pn:in_ck="-2851686336552044021" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8342446491199478612" xil_pn:start_ts="1476102907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="godson_system_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1475112415" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475112415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475996279" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1924407026318952328" xil_pn:start_ts="1475996279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475996279" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="292520034712427431" xil_pn:start_ts="1475996279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475996279" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1475996279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475996279" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="890677515069524874" xil_pn:start_ts="1475996279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475996279" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453106012" xil_pn:start_ts="1475996279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475996279" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8025668278446423055" xil_pn:start_ts="1475996279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476101380" xil_pn:in_ck="-1959750949376455157" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6387659251025767894" xil_pn:start_ts="1476101244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="archlab_sopc_top.lso"/>
      <outfile xil_pn:name="archlab_sopc_top.ngc"/>
      <outfile xil_pn:name="archlab_sopc_top.ngr"/>
      <outfile xil_pn:name="archlab_sopc_top.prj"/>
      <outfile xil_pn:name="archlab_sopc_top.stx"/>
      <outfile xil_pn:name="archlab_sopc_top.syr"/>
      <outfile xil_pn:name="archlab_sopc_top.xst"/>
      <outfile xil_pn:name="archlab_sopc_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476101107" xil_pn:in_ck="2482867477394967477" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="256039577312786741" xil_pn:start_ts="1476101106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476101530" xil_pn:in_ck="-1233588311157476272" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1253202606880929608" xil_pn:start_ts="1476101514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="archlab_sopc_top.bld"/>
      <outfile xil_pn:name="archlab_sopc_top.ngd"/>
      <outfile xil_pn:name="archlab_sopc_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1476102260" xil_pn:in_ck="8101789566297236079" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="3558422671358588527" xil_pn:start_ts="1476101530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="archlab_sopc_top.pcf"/>
      <outfile xil_pn:name="archlab_sopc_top_map.map"/>
      <outfile xil_pn:name="archlab_sopc_top_map.mrp"/>
      <outfile xil_pn:name="archlab_sopc_top_map.ncd"/>
      <outfile xil_pn:name="archlab_sopc_top_map.ngm"/>
      <outfile xil_pn:name="archlab_sopc_top_map.xrpt"/>
      <outfile xil_pn:name="archlab_sopc_top_summary.xml"/>
      <outfile xil_pn:name="archlab_sopc_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1476102516" xil_pn:in_ck="3499742882794524936" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1476102260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="archlab_sopc_top.ncd"/>
      <outfile xil_pn:name="archlab_sopc_top.pad"/>
      <outfile xil_pn:name="archlab_sopc_top.par"/>
      <outfile xil_pn:name="archlab_sopc_top.ptwx"/>
      <outfile xil_pn:name="archlab_sopc_top.unroutes"/>
      <outfile xil_pn:name="archlab_sopc_top.xpi"/>
      <outfile xil_pn:name="archlab_sopc_top_pad.csv"/>
      <outfile xil_pn:name="archlab_sopc_top_pad.txt"/>
      <outfile xil_pn:name="archlab_sopc_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1476102663" xil_pn:in_ck="-2036579933541828170" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5017394210571468131" xil_pn:start_ts="1476102516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="archlab_sopc_top.bgn"/>
      <outfile xil_pn:name="archlab_sopc_top.bit"/>
      <outfile xil_pn:name="archlab_sopc_top.drc"/>
      <outfile xil_pn:name="archlab_sopc_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1476102516" xil_pn:in_ck="8101789566297235947" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1476102475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="archlab_sopc_top.twr"/>
      <outfile xil_pn:name="archlab_sopc_top.twx"/>
    </transform>
  </transforms>

</generated_project>
