/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(celloutsig_1_3z[23] | celloutsig_1_8z);
  assign celloutsig_1_2z = ~in_data[123];
  assign celloutsig_1_7z = ~celloutsig_1_3z[11];
  assign celloutsig_1_18z = ~((celloutsig_1_2z | celloutsig_1_8z) & celloutsig_1_1z[9]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[17] | in_data[12]) & celloutsig_0_0z[4]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[8] | celloutsig_1_2z) & in_data[110]);
  assign celloutsig_0_10z = celloutsig_0_3z | ~(celloutsig_0_6z);
  assign celloutsig_0_2z = in_data[7] | ~(in_data[66]);
  assign celloutsig_1_19z = in_data[159] ^ celloutsig_1_17z;
  assign celloutsig_0_16z = celloutsig_0_1z ^ _00_;
  assign celloutsig_1_0z = in_data[187] ^ in_data[122];
  reg [21:0] _14_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 22'h000000;
    else _14_ <= { in_data[37:35], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_4z };
  assign { _01_[21:16], _00_, _01_[14:0] } = _14_;
  assign celloutsig_0_0z = in_data[77:56] & in_data[56:35];
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z } == in_data[12:10];
  assign celloutsig_0_6z = { in_data[85:77], celloutsig_0_4z } >= { celloutsig_0_0z[16:8], celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[67:46], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } > { in_data[15:14], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_0z[20:19], celloutsig_0_4z } > { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z[27:21], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } > { celloutsig_1_3z[20:8], celloutsig_1_2z };
  assign celloutsig_1_8z = ! { in_data[171:157], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[87:79], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } * { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[138:121], celloutsig_1_0z, celloutsig_1_1z[9:1], 1'h1, celloutsig_1_0z, celloutsig_1_2z } * { in_data[142:123], celloutsig_1_2z, celloutsig_1_1z[9:1], 1'h1 };
  assign celloutsig_0_3z = celloutsig_0_2z & in_data[22];
  assign celloutsig_0_7z = ~^ { celloutsig_0_0z[21:7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_0z[11:6], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_5z = ~^ in_data[180:167];
  assign celloutsig_1_1z[9:1] = in_data[155:147] ~^ { in_data[175:169], celloutsig_1_0z, celloutsig_1_0z };
  assign _01_[15] = _00_;
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
