$date
	Mon Apr 29 13:40:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ProgramCounter_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_input [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 $ pc_input [31:0] $end
$var reg 1 % first_time $end
$var reg 32 & pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
b0 $
b0 #
0"
bx !
$end
#5
0%
b0 !
b0 &
1"
#10
0"
b1 #
b1 $
#15
b1 !
b1 &
1"
#20
0"
b10 #
b10 $
#25
b10 !
b10 &
1"
#30
0"
b11 #
b11 $
#35
b11 !
b11 &
1"
#40
0"
b100 #
b100 $
#45
b100 !
b100 &
1"
#50
0"
b101 #
b101 $
#55
b101 !
b101 &
1"
#60
0"
b110 #
b110 $
#65
b110 !
b110 &
1"
#70
0"
b111 #
b111 $
#75
b111 !
b111 &
1"
#80
0"
b1000 #
b1000 $
#85
b1000 !
b1000 &
1"
#90
0"
b1001 #
b1001 $
#95
b1001 !
b1001 &
1"
#100
0"
b1010 #
b1010 $
#105
b1010 !
b1010 &
1"
#110
0"
b1011 #
b1011 $
#115
b1011 !
b1011 &
1"
#120
0"
b1100 #
b1100 $
#125
b1100 !
b1100 &
1"
#130
0"
b1101 #
b1101 $
#135
b1101 !
b1101 &
1"
#140
0"
b1110 #
b1110 $
#145
b1110 !
b1110 &
1"
#150
0"
b1111 #
b1111 $
