F_INT_CLR_BIT,VAR_0
F_MMU_FAULT_VA_MSK,VAR_1
IOMMU_FAULT_READ,VAR_2
IRQ_HANDLED,VAR_3
MT2701_M4U_TF_LARB,FUNC_0
MT2701_M4U_TF_PORT,FUNC_1
REG_MMU_FAULT_ST,VAR_4
REG_MMU_FAULT_VA,VAR_5
REG_MMU_INT_CONTROL,VAR_6
REG_MMU_INT_ID,VAR_7
REG_MMU_INVLD_PA,VAR_8
dev_err_ratelimited,FUNC_2
mtk_iommu_tlb_flush_all,FUNC_3
readl_relaxed,FUNC_4
report_iommu_fault,FUNC_5
writel_relaxed,FUNC_6
mtk_iommu_isr,FUNC_7
irq,VAR_9
dev_id,VAR_10
data,VAR_11
dom,VAR_12
int_state,VAR_13
regval,VAR_14
fault_iova,VAR_15
fault_pa,VAR_16
fault_larb,VAR_17
fault_port,VAR_18
