#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Nov 14 01:35:37 2014
# Process ID: 860
# Log file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/zynq_design_wrapper.vdi
# Journal file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_design_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/zynq_design_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-860-laptop/dcp/zynq_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-860-laptop/dcp/zynq_design_wrapper_early.xdc]
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-860-laptop/dcp/zynq_design_wrapper.xdc]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-860-laptop/dcp/zynq_design_wrapper.xdc]
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-860-laptop/dcp/zynq_design_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:7]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 903.832 ; gain = 417.809
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-860-laptop/dcp/zynq_design_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 903.832 ; gain = 0.000
Restoring placement.
Restored 151 out of 151 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 903.832 ; gain = 730.078
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 903.832 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.cache/a0d28f7d".
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:ila:4.0 for u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 964.109 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b41e4c58

Time (s): cpu = 00:00:28 ; elapsed = 00:07:15 . Memory (MB): peak = 964.109 ; gain = 60.277
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13033ddcd

Time (s): cpu = 00:00:31 ; elapsed = 00:07:18 . Memory (MB): peak = 970.543 ; gain = 66.711

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 28 inverter(s) to 28 load pin(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 1364 cells.
Phase 3 Constant Propagation | Checksum: 169b9736a

Time (s): cpu = 00:00:35 ; elapsed = 00:07:23 . Memory (MB): peak = 970.543 ; gain = 66.711

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 3952 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1880 unconnected cells.
Phase 4 Sweep | Checksum: 13f706f9c

Time (s): cpu = 00:00:39 ; elapsed = 00:07:27 . Memory (MB): peak = 970.543 ; gain = 66.711
Ending Logic Optimization Task | Checksum: 13f706f9c

Time (s): cpu = 00:00:00 ; elapsed = 00:07:27 . Memory (MB): peak = 970.543 ; gain = 66.711
Implement Debug Cores | Checksum: 1b41e4c58
Logic Optimization | Checksum: 877a6bdc

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 1b4a341f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1060.469 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b4a341f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1060.469 ; gain = 89.926
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:07:37 . Memory (MB): peak = 1060.469 ; gain = 156.637
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1060.469 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: cec62d91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 4b67e923

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 4b67e923

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 4b67e923

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: c7c80ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: c7c80ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 1d434f19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.469 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 1d434f19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 1d434f19

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 17ca3880

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 942a5f56

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 15309fa61

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1389d82c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 17e2234cc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: a0393809

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: a0393809

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: a0393809

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: a0393809

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: a0393809

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: a0393809

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19ea51db0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19ea51db0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 15a38ecd6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 15e08cde9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 13d078432

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 130b96862

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1e275f43a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1e275f43a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1e275f43a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ac9efc12

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.577. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 23577546c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 23577546c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 23577546c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 23577546c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 23577546c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1060.469 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 18225c0ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1060.469 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18225c0ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1060.469 ; gain = 0.000
Ending Placer Task | Checksum: db6c72c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1060.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1060.469 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1060.469 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d2877a2b

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1151.180 ; gain = 90.711

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2877a2b

Time (s): cpu = 00:01:20 ; elapsed = 00:01:11 . Memory (MB): peak = 1151.180 ; gain = 90.711
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 867c46f1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:20 . Memory (MB): peak = 1167.621 ; gain = 107.152
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.66   | TNS=0      | WHS=-0.197 | THS=-161   |

Phase 2 Router Initialization | Checksum: 867c46f1

Time (s): cpu = 00:01:33 ; elapsed = 00:01:23 . Memory (MB): peak = 1167.621 ; gain = 107.152

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: acab6961

Time (s): cpu = 00:01:36 ; elapsed = 00:01:24 . Memory (MB): peak = 1167.621 ; gain = 107.152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 398
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14a6e56e1

Time (s): cpu = 00:01:44 ; elapsed = 00:01:29 . Memory (MB): peak = 1167.621 ; gain = 107.152
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.37   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 192efe82d

Time (s): cpu = 00:01:45 ; elapsed = 00:01:30 . Memory (MB): peak = 1169.855 ; gain = 109.387

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: d70dc6f0

Time (s): cpu = 00:02:18 ; elapsed = 00:02:03 . Memory (MB): peak = 1192.039 ; gain = 131.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.35   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d70dc6f0

Time (s): cpu = 00:02:18 ; elapsed = 00:02:03 . Memory (MB): peak = 1192.039 ; gain = 131.570
Phase 4 Rip-up And Reroute | Checksum: d70dc6f0

Time (s): cpu = 00:02:18 ; elapsed = 00:02:03 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: d70dc6f0

Time (s): cpu = 00:02:20 ; elapsed = 00:02:04 . Memory (MB): peak = 1192.039 ; gain = 131.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.46   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: d70dc6f0

Time (s): cpu = 00:02:20 ; elapsed = 00:02:04 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: d70dc6f0

Time (s): cpu = 00:02:20 ; elapsed = 00:02:04 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: d70dc6f0

Time (s): cpu = 00:02:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1192.039 ; gain = 131.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.46   | TNS=0      | WHS=0.043  | THS=0      |

Phase 7 Post Hold Fix | Checksum: d70dc6f0

Time (s): cpu = 00:02:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.833644 %
  Global Horizontal Routing Utilization  = 1.0759 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: d70dc6f0

Time (s): cpu = 00:02:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: d70dc6f0

Time (s): cpu = 00:02:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: be33d644

Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 1192.039 ; gain = 131.570

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.46   | TNS=0      | WHS=0.043  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: be33d644

Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 1192.039 ; gain = 131.570
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: be33d644

Time (s): cpu = 00:00:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1192.039 ; gain = 131.570

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1192.039 ; gain = 131.570
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1192.039 ; gain = 131.570
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1192.039 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.039 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/zynq_design_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.039 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.039 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.641 ; gain = 0.602
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings, 10 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1532.793 ; gain = 340.152
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 01:48:47 2014...
