# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.022
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('gcc-libs')
makedepends=('gcc')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('fd0334fb07765dfff44c9ee1f1d762427ae46b7169bfa7bd1bb4673c472fbdb1f10afdc8ae366636ad0ea5844435ed5452ad958dc0d8bd79fceaabe2d7f2fdf5')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
