library ieee;
    use ieee.std_logic_1164.all;
    entity hlf_adr is
        port(a,b:in bit;
            sum,carry:out bit);
        end hlf_adr;
        architecture pgm of hlf_adr is
            begin
                sum<= a xor b;
                carry<= a and b;
            end pgm;
