# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL-mean-filter.srcs/sources_1/new/scheduler2.vhd" \
"../../../../HDL-mean-filter.srcs/sim_1/new/scheduer2_tb.vhd" \

# Do not sort compile order
nosort
