// Seed: 3238027043
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri0 id_9
);
  wire id_11;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd97
) (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wand _id_4,
    output wire id_5,
    input uwire id_6,
    input tri1 id_7
    , id_25,
    input wire id_8,
    output tri1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input tri0 id_13
    , id_26,
    input wand id_14,
    input tri id_15,
    input uwire id_16,
    input tri0 id_17,
    input wor id_18,
    output tri1 id_19,
    output uwire id_20,
    output uwire id_21,
    input tri id_22,
    input wand id_23
);
  assign id_3 = 1 == 1;
  xnor primCall (
      id_9,
      id_8,
      id_25,
      id_15,
      id_17,
      id_0,
      id_26,
      id_12,
      id_22,
      id_2,
      id_6,
      id_14,
      id_18,
      id_7,
      id_11,
      id_13,
      id_16
  );
  module_0 modCall_1 (
      id_20,
      id_9,
      id_9,
      id_19,
      id_10,
      id_18,
      id_2,
      id_20,
      id_3,
      id_23
  );
  logic [id_4 : id_4] id_27;
  ;
endmodule
