// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dhcp_client_send_message (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dhcp_requestMetaFifo_V_dout,
        dhcp_requestMetaFifo_V_empty_n,
        dhcp_requestMetaFifo_V_read,
        dataOutMeta_V_din,
        dataOutMeta_V_full_n,
        dataOutMeta_V_write,
        dataOutLength_V_V_din,
        dataOutLength_V_V_full_n,
        dataOutLength_V_V_write,
        dataOut_V_data_V_din,
        dataOut_V_data_V_full_n,
        dataOut_V_data_V_write,
        dataOut_V_keep_V_din,
        dataOut_V_keep_V_full_n,
        dataOut_V_keep_V_write,
        dataOut_V_last_V_din,
        dataOut_V_last_V_full_n,
        dataOut_V_last_V_write,
        myMacAddress_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_25 = 7'b100101;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv7_1E = 7'b11110;
parameter    ap_const_lv7_1D = 7'b11101;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_6353826300000000 = 64'b110001101010011100000100110001100000000000000000000000000000000;
parameter    ap_const_lv64_800000 = 64'b100000000000000000000000;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv96_FFFFFFFF0043000000000044 = 96'b111111111111111111111111111111110000000001000011000000000000000000000000000000000000000001000100;
parameter    ap_const_lv16_12C = 16'b100101100;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv16_432 = 16'b10000110010;
parameter    ap_const_lv16_135 = 16'b100110101;
parameter    ap_const_lv64_FF010135 = 64'b11111111000000010000000100110101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_60101 = 32'b1100000000100000001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [71:0] dhcp_requestMetaFifo_V_dout;
input   dhcp_requestMetaFifo_V_empty_n;
output   dhcp_requestMetaFifo_V_read;
output  [95:0] dataOutMeta_V_din;
input   dataOutMeta_V_full_n;
output   dataOutMeta_V_write;
output  [15:0] dataOutLength_V_V_din;
input   dataOutLength_V_V_full_n;
output   dataOutLength_V_V_write;
output  [63:0] dataOut_V_data_V_din;
input   dataOut_V_data_V_full_n;
output   dataOut_V_data_V_write;
output  [7:0] dataOut_V_keep_V_din;
input   dataOut_V_keep_V_full_n;
output   dataOut_V_keep_V_write;
output  [0:0] dataOut_V_last_V_din;
input   dataOut_V_last_V_full_n;
output   dataOut_V_last_V_write;
input  [47:0] myMacAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dhcp_requestMetaFifo_V_read;
reg dataOutMeta_V_write;
reg dataOutLength_V_V_write;
reg[63:0] dataOut_V_data_V_din;
reg[7:0] dataOut_V_keep_V_din;
reg[0:0] dataOut_V_last_V_din;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [6:0] tmp_cast_fu_253_p1;
wire   [0:0] tmp_nbreadreq_fu_186_p3;
reg    ap_sig_bdd_53;
wire    dataOut_V_data_V1_status;
reg   [6:0] tmp_cast_reg_409;
reg   [0:0] tmp_reg_413;
reg    ap_sig_bdd_123;
reg   [5:0] sm_wordCount_V = 6'b000000;
reg   [7:0] meta_type_V_1 = 8'b00000000;
reg   [31:0] meta_requestedIpAddress_V = 32'b00000000000000000000000000000000;
wire   [31:0] tmp_28_fu_263_p1;
reg   [31:0] tmp_28_reg_417;
reg   [7:0] tmp_type_V_load_new_reg_422;
reg   [31:0] tmp_requestedIpAddress_V_load_s_reg_427;
reg    dataOut_V_data_V1_update;
wire   [63:0] tmp_data_V_4_fu_319_p1;
wire   [63:0] tmp_data_V_2_fu_346_p3;
wire   [63:0] p_Result_3_fu_364_p3;
wire   [63:0] p_Result_1_fu_376_p3;
wire   [63:0] p_Result_s_fu_395_p3;
wire   [5:0] grp_fu_237_p2;
wire   [0:0] tmp_18_fu_295_p2;
wire   [7:0] p_Result_6_fu_301_p4;
wire   [7:0] tmp_data_V_3_fu_311_p3;
wire   [23:0] tmp_27_fu_330_p1;
wire   [0:0] tmp_17_fu_324_p2;
wire   [63:0] p_Result_4_fu_334_p5;
wire   [15:0] p_Result_2_fu_355_p4;
wire   [31:0] tmp_26_fu_373_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_cast_fu_253_p1 == ap_const_lv7_0) & ~(tmp_nbreadreq_fu_186_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_1F)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_1E)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_1D)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_25) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_1F) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_1E) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_1D) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_4) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_3) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_1) & ~(tmp_cast_fu_253_p1 == ap_const_lv7_0)))) begin
        sm_wordCount_V <= grp_fu_237_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_cast_fu_253_p1 == ap_const_lv7_25))) begin
        sm_wordCount_V <= ap_const_lv6_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        meta_requestedIpAddress_V <= tmp_requestedIpAddress_V_load_s_reg_427;
        meta_type_V_1 <= tmp_type_V_load_new_reg_422;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_fu_253_p1 == ap_const_lv7_0) & ~(tmp_nbreadreq_fu_186_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_28_reg_417 <= tmp_28_fu_263_p1;
        tmp_requestedIpAddress_V_load_s_reg_427 <= {{dhcp_requestMetaFifo_V_dout[ap_const_lv32_47 : ap_const_lv32_28]}};
        tmp_type_V_load_new_reg_422 <= {{dhcp_requestMetaFifo_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_cast_reg_409[0] <= tmp_cast_fu_253_p1[0];
tmp_cast_reg_409[1] <= tmp_cast_fu_253_p1[1];
tmp_cast_reg_409[2] <= tmp_cast_fu_253_p1[2];
tmp_cast_reg_409[3] <= tmp_cast_fu_253_p1[3];
tmp_cast_reg_409[4] <= tmp_cast_fu_253_p1[4];
tmp_cast_reg_409[5] <= tmp_cast_fu_253_p1[5];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_fu_253_p1 == ap_const_lv7_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_413 <= tmp_nbreadreq_fu_186_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or ap_sig_bdd_123)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or ap_sig_bdd_123)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// dataOutLength_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or tmp_cast_reg_409 or tmp_reg_413 or ap_sig_bdd_123)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOutLength_V_V_write = ap_const_logic_1;
    end else begin
        dataOutLength_V_V_write = ap_const_logic_0;
    end
end

/// dataOutMeta_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or tmp_cast_reg_409 or tmp_reg_413 or ap_sig_bdd_123)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOutMeta_V_write = ap_const_logic_1;
    end else begin
        dataOutMeta_V_write = ap_const_logic_0;
    end
end

/// dataOut_V_data_V1_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or tmp_cast_reg_409 or tmp_reg_413 or ap_sig_bdd_123)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_25) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1F) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1E) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1D) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_cast_reg_409 == ap_const_lv7_25) & ~(tmp_cast_reg_409 == ap_const_lv7_1F) & ~(tmp_cast_reg_409 == ap_const_lv7_1E) & ~(tmp_cast_reg_409 == ap_const_lv7_1D) & ~(tmp_cast_reg_409 == ap_const_lv7_4) & ~(tmp_cast_reg_409 == ap_const_lv7_3) & ~(tmp_cast_reg_409 == ap_const_lv7_1) & ~(ap_const_lv7_0 == tmp_cast_reg_409) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        dataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// dataOut_V_data_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or tmp_cast_reg_409 or tmp_reg_413 or ap_sig_bdd_123 or tmp_data_V_4_fu_319_p1 or tmp_data_V_2_fu_346_p3 or p_Result_3_fu_364_p3 or p_Result_1_fu_376_p3 or p_Result_s_fu_395_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = p_Result_s_fu_395_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = ap_const_lv64_800000;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = p_Result_1_fu_376_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = p_Result_3_fu_364_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1D) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = ap_const_lv64_6353826300000000;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1E) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = tmp_data_V_2_fu_346_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1F) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_data_V_din = tmp_data_V_4_fu_319_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_25) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_cast_reg_409 == ap_const_lv7_25) & ~(tmp_cast_reg_409 == ap_const_lv7_1F) & ~(tmp_cast_reg_409 == ap_const_lv7_1E) & ~(tmp_cast_reg_409 == ap_const_lv7_1D) & ~(tmp_cast_reg_409 == ap_const_lv7_4) & ~(tmp_cast_reg_409 == ap_const_lv7_3) & ~(tmp_cast_reg_409 == ap_const_lv7_1) & ~(ap_const_lv7_0 == tmp_cast_reg_409) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_data_V_din = ap_const_lv64_0;
    end else begin
        dataOut_V_data_V_din = 'bx;
    end
end

/// dataOut_V_keep_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or tmp_cast_reg_409 or tmp_reg_413 or ap_sig_bdd_123)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1F) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1E) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1D) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_cast_reg_409 == ap_const_lv7_25) & ~(tmp_cast_reg_409 == ap_const_lv7_1F) & ~(tmp_cast_reg_409 == ap_const_lv7_1E) & ~(tmp_cast_reg_409 == ap_const_lv7_1D) & ~(tmp_cast_reg_409 == ap_const_lv7_4) & ~(tmp_cast_reg_409 == ap_const_lv7_3) & ~(tmp_cast_reg_409 == ap_const_lv7_1) & ~(ap_const_lv7_0 == tmp_cast_reg_409) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_keep_V_din = ap_const_lv8_FF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_25) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_keep_V_din = ap_const_lv8_F;
    end else begin
        dataOut_V_keep_V_din = 'bx;
    end
end

/// dataOut_V_last_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or tmp_cast_reg_409 or tmp_reg_413 or ap_sig_bdd_123)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1F) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1E) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1D) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_cast_reg_409 == ap_const_lv7_25) & ~(tmp_cast_reg_409 == ap_const_lv7_1F) & ~(tmp_cast_reg_409 == ap_const_lv7_1E) & ~(tmp_cast_reg_409 == ap_const_lv7_1D) & ~(tmp_cast_reg_409 == ap_const_lv7_4) & ~(tmp_cast_reg_409 == ap_const_lv7_3) & ~(tmp_cast_reg_409 == ap_const_lv7_1) & ~(ap_const_lv7_0 == tmp_cast_reg_409) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_last_V_din = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_cast_reg_409 == ap_const_lv7_25) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_last_V_din = ap_const_lv1_1;
    end else begin
        dataOut_V_last_V_din = 'bx;
    end
end

/// dhcp_requestMetaFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_cast_fu_253_p1 or tmp_nbreadreq_fu_186_p3 or ap_sig_bdd_53 or ap_sig_bdd_123)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_cast_fu_253_p1 == ap_const_lv7_0) & ~(tmp_nbreadreq_fu_186_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_53) | (ap_sig_bdd_123 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dhcp_requestMetaFifo_V_read = ap_const_logic_1;
    end else begin
        dhcp_requestMetaFifo_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_53 or ap_sig_bdd_123 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_123 assign process. ///
always @ (dataOut_V_data_V1_status or tmp_cast_reg_409 or tmp_reg_413 or dataOutMeta_V_full_n or dataOutLength_V_V_full_n)
begin
    ap_sig_bdd_123 = (((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_25)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_1F)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_1E)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_1D)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_4)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_3)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (tmp_cast_reg_409 == ap_const_lv7_1)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413)) | ((ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (dataOutMeta_V_full_n == ap_const_logic_0)) | ((ap_const_lv7_0 == tmp_cast_reg_409) & ~(ap_const_lv1_0 == tmp_reg_413) & (dataOutLength_V_V_full_n == ap_const_logic_0)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & ~(tmp_cast_reg_409 == ap_const_lv7_25) & ~(tmp_cast_reg_409 == ap_const_lv7_1F) & ~(tmp_cast_reg_409 == ap_const_lv7_1E) & ~(tmp_cast_reg_409 == ap_const_lv7_1D) & ~(tmp_cast_reg_409 == ap_const_lv7_4) & ~(tmp_cast_reg_409 == ap_const_lv7_3) & ~(tmp_cast_reg_409 == ap_const_lv7_1) & ~(ap_const_lv7_0 == tmp_cast_reg_409)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_53 assign process. ///
always @ (ap_start or ap_done_reg or dhcp_requestMetaFifo_V_empty_n or tmp_cast_fu_253_p1 or tmp_nbreadreq_fu_186_p3)
begin
    ap_sig_bdd_53 = (((dhcp_requestMetaFifo_V_empty_n == ap_const_logic_0) & (tmp_cast_fu_253_p1 == ap_const_lv7_0) & ~(tmp_nbreadreq_fu_186_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign dataOutLength_V_V_din = ap_const_lv16_12C;
assign dataOutMeta_V_din = ap_const_lv96_FFFFFFFF0043000000000044;
assign dataOut_V_data_V1_status = (dataOut_V_data_V_full_n & dataOut_V_keep_V_full_n & dataOut_V_last_V_full_n);
assign dataOut_V_data_V_write = dataOut_V_data_V1_update;
assign dataOut_V_keep_V_write = dataOut_V_data_V1_update;
assign dataOut_V_last_V_write = dataOut_V_data_V1_update;
assign grp_fu_237_p2 = (sm_wordCount_V + ap_const_lv6_1);
assign p_Result_1_fu_376_p3 = {{tmp_26_fu_373_p1}, {ap_const_lv32_0}};
assign p_Result_2_fu_355_p4 = {{myMacAddress_V[ap_const_lv32_2F : ap_const_lv32_20]}};
assign p_Result_3_fu_364_p3 = {{ap_const_lv48_0}, {p_Result_2_fu_355_p4}};
assign p_Result_4_fu_334_p5 = {{{{{{tmp_27_fu_330_p1}, {ap_const_lv16_432}}}, {meta_type_V_1}}}, {ap_const_lv16_135}};
assign p_Result_6_fu_301_p4 = {{meta_requestedIpAddress_V[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_s_fu_395_p3 = {{tmp_28_reg_417}, {ap_const_lv32_60101}};
assign tmp_17_fu_324_p2 = (meta_type_V_1 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_18_fu_295_p2 = (meta_type_V_1 == ap_const_lv8_3? 1'b1: 1'b0);
assign tmp_26_fu_373_p1 = myMacAddress_V[31:0];
assign tmp_27_fu_330_p1 = meta_requestedIpAddress_V[23:0];
assign tmp_28_fu_263_p1 = dhcp_requestMetaFifo_V_dout[31:0];
assign tmp_cast_fu_253_p1 = sm_wordCount_V;
assign tmp_data_V_2_fu_346_p3 = ((tmp_17_fu_324_p2)? ap_const_lv64_FF010135: p_Result_4_fu_334_p5);
assign tmp_data_V_3_fu_311_p3 = ((tmp_18_fu_295_p2)? p_Result_6_fu_301_p4: ap_const_lv8_0);
assign tmp_data_V_4_fu_319_p1 = tmp_data_V_3_fu_311_p3;
assign tmp_nbreadreq_fu_186_p3 = dhcp_requestMetaFifo_V_empty_n;
always @ (posedge ap_clk)
begin
    tmp_cast_reg_409[6] <= 1'b0;
end



endmodule //dhcp_client_send_message

