Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 18 14:18:05 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPE_Wrapper_timing_summary_routed.rpt -pb CPE_Wrapper_timing_summary_routed.pb -rpx CPE_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CPE_Wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.383        0.000                      0                34772        0.012        0.000                      0                34772        0.000        0.000                       0                 12804  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.383        0.000                      0                34772        0.012        0.000                      0                34772        0.000        0.000                       0                 12804  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convolution_Processor/Convolution_Processor/adder/out_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 4.021ns (43.582%)  route 5.205ns (56.418%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.868     3.162    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/FCLK_CLK0_0
    DSP48_X3Y25          DSP48E1                                      r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.596 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/P[0]
                         net (fo=1, routed)           0.937     4.532    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0_n_105
    SLICE_X93Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.656 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.656    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.236 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry/O[2]
                         net (fo=2, routed)           1.156     6.393    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg_0[18]
    SLICE_X92Y71         LUT3 (Prop_lut3_I2_O)        0.331     6.724 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_1/O
                         net (fo=2, routed)           0.708     7.431    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg__0_1[3]
    SLICE_X92Y71         LUT4 (Prop_lut4_I3_O)        0.331     7.762 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.762    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__3_i_3_5[3]
    SLICE_X92Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.138 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.138    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.453 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4/O[3]
                         net (fo=2, routed)           1.594    10.047    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4_n_4
    SLICE_X51Y68         LUT3 (Prop_lut3_I0_O)        0.332    10.379 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4/O
                         net (fo=2, routed)           0.810    11.190    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I3_O)        0.332    11.522 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8/O
                         net (fo=1, routed)           0.000    11.522    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.054 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.054    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.388 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.388    Convolution_Processor/Convolution_Processor/adder/p_1_in[29]
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.455    12.634    Convolution_Processor/Convolution_Processor/adder/FCLK_CLK0_0
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[29]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y70         FDRE (Setup_fdre_C_D)        0.062    12.771    Convolution_Processor/Convolution_Processor/adder/out_data_reg[29]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convolution_Processor/Convolution_Processor/adder/out_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 4.000ns (43.453%)  route 5.205ns (56.547%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.868     3.162    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/FCLK_CLK0_0
    DSP48_X3Y25          DSP48E1                                      r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.596 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/P[0]
                         net (fo=1, routed)           0.937     4.532    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0_n_105
    SLICE_X93Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.656 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.656    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.236 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry/O[2]
                         net (fo=2, routed)           1.156     6.393    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg_0[18]
    SLICE_X92Y71         LUT3 (Prop_lut3_I2_O)        0.331     6.724 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_1/O
                         net (fo=2, routed)           0.708     7.431    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg__0_1[3]
    SLICE_X92Y71         LUT4 (Prop_lut4_I3_O)        0.331     7.762 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.762    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__3_i_3_5[3]
    SLICE_X92Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.138 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.138    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.453 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4/O[3]
                         net (fo=2, routed)           1.594    10.047    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4_n_4
    SLICE_X51Y68         LUT3 (Prop_lut3_I0_O)        0.332    10.379 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4/O
                         net (fo=2, routed)           0.810    11.190    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I3_O)        0.332    11.522 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8/O
                         net (fo=1, routed)           0.000    11.522    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.054 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.054    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.367 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.367    Convolution_Processor/Convolution_Processor/adder/p_1_in[31]
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.455    12.634    Convolution_Processor/Convolution_Processor/adder/FCLK_CLK0_0
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[31]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y70         FDRE (Setup_fdre_C_D)        0.062    12.771    Convolution_Processor/Convolution_Processor/adder/out_data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 2.648ns (28.175%)  route 6.750ns (71.825%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.650     2.944    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X43Y91         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.672     4.072    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.196 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.154     4.349    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.473 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.415     4.888    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X43Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.012 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=44, routed)          1.229     6.241    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_awvalid
    SLICE_X49Y87         LUT5 (Prop_lut5_I1_O)        0.152     6.393 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9/O
                         net (fo=128, routed)         1.271     7.665    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.332     7.997 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[70][30]_i_2/O
                         net (fo=60, routed)          0.877     8.874    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[70][30]_i_2_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I0_O)        0.124     8.998 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[70][7]_i_1/O
                         net (fo=2, routed)           0.654     9.652    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/data25[7]
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.776 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[7]_i_68/O
                         net (fo=1, routed)           0.000     9.776    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[7]_i_68_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.993 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]_i_31/O
                         net (fo=1, routed)           1.008    11.002    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]_i_31_n_0
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.325    11.327 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[7]_i_11/O
                         net (fo=1, routed)           0.470    11.796    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[7]_i_11_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.332    12.128 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.000    12.128    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[7]_i_3_n_0
    SLICE_X54Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    12.342 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.342    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[7]
    SLICE_X54Y88         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.533    12.712    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X54Y88         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.113    12.800    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 2.288ns (24.480%)  route 7.058ns (75.520%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.650     2.944    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X43Y91         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.672     4.072    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.196 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.154     4.349    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.473 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.415     4.888    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X43Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.012 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=44, routed)          1.229     6.241    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_awvalid
    SLICE_X49Y87         LUT5 (Prop_lut5_I1_O)        0.152     6.393 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9/O
                         net (fo=128, routed)         1.270     7.664    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9_n_0
    SLICE_X67Y92         LUT6 (Prop_lut6_I5_O)        0.332     7.996 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[62][13]_i_1/O
                         net (fo=2, routed)           0.414     8.410    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/data33[13]
    SLICE_X67Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.534 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[13]_i_39/O
                         net (fo=1, routed)           0.000     8.534    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[13]_i_39_n_0
    SLICE_X67Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     8.751 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]_i_12/O
                         net (fo=1, routed)           1.632    10.382    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]_i_12_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.299    10.681 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[13]_i_4/O
                         net (fo=1, routed)           1.273    11.954    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[13]_i_4_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.000    12.078    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[13]_i_2_n_0
    SLICE_X60Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    12.290 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    12.290    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[13]
    SLICE_X60Y90         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.538    12.717    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X60Y90         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.064    12.756    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 1.808ns (19.484%)  route 7.472ns (80.516%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.650     2.944    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X43Y91         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.672     4.072    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.196 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.154     4.349    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.473 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.415     4.888    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X43Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.012 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=44, routed)          1.229     6.241    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_awvalid
    SLICE_X49Y87         LUT5 (Prop_lut5_I1_O)        0.152     6.393 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9/O
                         net (fo=128, routed)         1.513     7.906    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I0_O)        0.332     8.238 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[71][31]_i_2/O
                         net (fo=52, routed)          0.709     8.947    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[71][31]_i_2_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.071 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_24/O
                         net (fo=1, routed)           0.800     9.871    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_24_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_8/O
                         net (fo=1, routed)           1.039    11.034    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_8_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.158 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.942    12.100    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_2_n_0
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.124    12.224 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    12.224    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[14]
    SLICE_X50Y86         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.461    12.640    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X50Y86         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[14]/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.077    12.692    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convolution_Processor/Convolution_Processor/adder/out_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 3.926ns (42.995%)  route 5.205ns (57.005%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.868     3.162    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/FCLK_CLK0_0
    DSP48_X3Y25          DSP48E1                                      r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.596 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/P[0]
                         net (fo=1, routed)           0.937     4.532    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0_n_105
    SLICE_X93Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.656 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.656    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.236 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry/O[2]
                         net (fo=2, routed)           1.156     6.393    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg_0[18]
    SLICE_X92Y71         LUT3 (Prop_lut3_I2_O)        0.331     6.724 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_1/O
                         net (fo=2, routed)           0.708     7.431    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg__0_1[3]
    SLICE_X92Y71         LUT4 (Prop_lut4_I3_O)        0.331     7.762 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.762    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__3_i_3_5[3]
    SLICE_X92Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.138 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.138    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.453 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4/O[3]
                         net (fo=2, routed)           1.594    10.047    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4_n_4
    SLICE_X51Y68         LUT3 (Prop_lut3_I0_O)        0.332    10.379 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4/O
                         net (fo=2, routed)           0.810    11.190    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I3_O)        0.332    11.522 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8/O
                         net (fo=1, routed)           0.000    11.522    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.054 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.054    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.293 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.293    Convolution_Processor/Convolution_Processor/adder/p_1_in[30]
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.455    12.634    Convolution_Processor/Convolution_Processor/adder/FCLK_CLK0_0
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[30]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y70         FDRE (Setup_fdre_C_D)        0.062    12.771    Convolution_Processor/Convolution_Processor/adder/out_data_reg[30]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convolution_Processor/Convolution_Processor/adder/out_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 3.910ns (42.895%)  route 5.205ns (57.105%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.868     3.162    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/FCLK_CLK0_0
    DSP48_X3Y25          DSP48E1                                      r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.596 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0/P[0]
                         net (fo=1, routed)           0.937     4.532    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0_n_105
    SLICE_X93Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.656 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.656    Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry_i_3__1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.236 r  Convolution_Processor/Convolution_Processor/genblk1[3].inputMulti/product0__15_carry/O[2]
                         net (fo=2, routed)           1.156     6.393    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg_0[18]
    SLICE_X92Y71         LUT3 (Prop_lut3_I2_O)        0.331     6.724 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_1/O
                         net (fo=2, routed)           0.708     7.431    Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/product_reg__0_1[3]
    SLICE_X92Y71         LUT4 (Prop_lut4_I3_O)        0.331     7.762 r  Convolution_Processor/Convolution_Processor/genblk1[1].inputMulti/out_data0__187_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.762    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__3_i_3_5[3]
    SLICE_X92Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.138 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.138    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__3_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.453 r  Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4/O[3]
                         net (fo=2, routed)           1.594    10.047    Convolution_Processor/Convolution_Processor/adder/out_data0__187_carry__4_n_4
    SLICE_X51Y68         LUT3 (Prop_lut3_I0_O)        0.332    10.379 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4/O
                         net (fo=2, routed)           0.810    11.190    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_4_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I3_O)        0.332    11.522 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8/O
                         net (fo=1, routed)           0.000    11.522    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.054 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.054    Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__5_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.277 r  Convolution_Processor/Convolution_Processor/adder/out_data0__281_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.277    Convolution_Processor/Convolution_Processor/adder/p_1_in[28]
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.455    12.634    Convolution_Processor/Convolution_Processor/adder/FCLK_CLK0_0
    SLICE_X51Y70         FDRE                                         r  Convolution_Processor/Convolution_Processor/adder/out_data_reg[28]/C
                         clock pessimism              0.229    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X51Y70         FDRE (Setup_fdre_C_D)        0.062    12.771    Convolution_Processor/Convolution_Processor/adder/out_data_reg[28]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 2.187ns (23.650%)  route 7.060ns (76.350%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.650     2.944    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X43Y91         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.672     4.072    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.196 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.154     4.349    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.473 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.415     4.888    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X43Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.012 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=44, routed)          1.229     6.241    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_awvalid
    SLICE_X49Y87         LUT5 (Prop_lut5_I1_O)        0.152     6.393 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9/O
                         net (fo=128, routed)         1.513     7.906    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I0_O)        0.332     8.238 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[71][31]_i_2/O
                         net (fo=52, routed)          1.421     9.660    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[71][31]_i_2_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.784 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[9]_i_64/O
                         net (fo=1, routed)           0.000     9.784    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[9]_i_64_n_0
    SLICE_X41Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    10.001 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    10.001    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]_i_28_n_0
    SLICE_X41Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    10.095 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]_i_8/O
                         net (fo=1, routed)           0.860    10.955    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]_i_8_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.316    11.271 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.797    12.067    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[9]_i_2_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I0_O)        0.124    12.191 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.191    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[9]
    SLICE_X45Y84         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.472    12.651    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X45Y84         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X45Y84         FDRE (Setup_fdre_C_D)        0.029    12.755    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 2.187ns (23.711%)  route 7.036ns (76.289%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.650     2.944    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X43Y91         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.672     4.072    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.196 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.154     4.349    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.473 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.415     4.888    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X43Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.012 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=44, routed)          1.229     6.241    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_awvalid
    SLICE_X49Y87         LUT5 (Prop_lut5_I1_O)        0.152     6.393 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9/O
                         net (fo=128, routed)         1.513     7.906    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[4][31]_i_9_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I0_O)        0.332     8.238 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[71][31]_i_2/O
                         net (fo=52, routed)          1.519     9.758    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[71][31]_i_2_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.882 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[20]_i_67/O
                         net (fo=1, routed)           0.000     9.882    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[20]_i_67_n_0
    SLICE_X45Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    10.099 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]_i_33/O
                         net (fo=1, routed)           0.000    10.099    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]_i_33_n_0
    SLICE_X45Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    10.193 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]_i_9/O
                         net (fo=1, routed)           0.550    10.743    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]_i_9_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.316    11.059 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.985    12.043    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[20]_i_2_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.167 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    12.167    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[20]
    SLICE_X45Y84         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.472    12.651    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X45Y84         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X45Y84         FDRE (Setup_fdre_C_D)        0.031    12.757    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 1.572ns (17.117%)  route 7.612ns (82.883%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.650     2.944    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X43Y91         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=7, routed)           0.672     4.072    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.196 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.154     4.349    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.473 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.415     4.888    BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X43Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.012 r  BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=44, routed)          0.958     5.970    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_awvalid
    SLICE_X45Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.094 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[20][25]_i_4/O
                         net (fo=128, routed)         1.220     7.315    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[20][25]_i_4_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.439 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[29][31]_i_2/O
                         net (fo=36, routed)          1.391     8.830    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[29][31]_i_2_n_0
    SLICE_X81Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.954 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_44/O
                         net (fo=1, routed)           1.006     9.960    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_44_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_13/O
                         net (fo=1, routed)           1.153    11.237    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_13_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.361 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_4/O
                         net (fo=1, routed)           0.643    12.004    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_4_n_0
    SLICE_X47Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.128 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.128    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers[10]
    SLICE_X47Y76         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       1.463    12.642    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X47Y76         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[10]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X47Y76         FDRE (Setup_fdre_C_D)        0.029    12.746    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/s_axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.417%)  route 0.168ns (50.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.557     0.893    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/clk
    SLICE_X42Y50         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[18]/Q
                         net (fo=1, routed)           0.168     1.224    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[18]
    SLICE_X43Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.830     1.196    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/clk
    SLICE_X43Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.047     1.213    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.859%)  route 0.194ns (54.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.557     0.893    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/clk
    SLICE_X46Y52         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[51]/Q
                         net (fo=1, routed)           0.194     1.250    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[51]
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.826     1.192    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/clk
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.064     1.226    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.467%)  route 0.254ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.555     0.891    BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y37         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/Q
                         net (fo=1, routed)           0.254     1.273    BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIB0
    SLICE_X42Y36         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.824     1.190    BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y36         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.092     1.247    BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.438%)  route 0.199ns (58.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.552     0.888    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y54         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/Q
                         net (fo=1, routed)           0.199     1.228    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[38]
    SLICE_X48Y53         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.824     1.190    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y53         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[10]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.046     1.201    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.936%)  route 0.209ns (56.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.557     0.893    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/clk
    SLICE_X46Y50         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[43]/Q
                         net (fo=1, routed)           0.209     1.266    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[43]
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.826     1.192    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/clk
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.076     1.238    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.211%)  route 0.248ns (63.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.578     0.914    BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X55Y36         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1085]/Q
                         net (fo=1, routed)           0.248     1.303    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[26]
    RAMB36_X3Y8          RAMB36E1                                     r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.891     1.257    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.975    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     1.271    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.116%)  route 0.192ns (53.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.557     0.893    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/clk
    SLICE_X46Y52         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[49]/Q
                         net (fo=1, routed)           0.192     1.248    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[49]
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.826     1.192    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/clk
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.053     1.215    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.551     0.887    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X52Y57         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[17]/Q
                         net (fo=2, routed)           0.231     1.258    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[17]
    SLICE_X48Y56         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.824     1.190    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y56         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.070     1.225    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.301%)  route 0.215ns (56.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.557     0.893    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/clk
    SLICE_X46Y50         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/fifo_2_reg[41]/Q
                         net (fo=1, routed)           0.215     1.271    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[41]
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.826     1.192    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/clk
    SLICE_X50Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.076     1.238    BD_Wrapper/Convolution_Controller_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.432%)  route 0.246ns (63.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.580     0.916    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X65Y51         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/Q
                         net (fo=1, routed)           0.246     1.303    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[23]
    SLICE_X72Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12805, routed)       0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X72Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/C
                         clock pessimism             -0.030     1.192    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.075     1.267    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1     ICAPE2_inst/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[0].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[0].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[0].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[0].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[1].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[1].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[1].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[1].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/genblk1[0].br_coupler/genblk1[2].BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y30  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y29  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y29  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y45  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y45  BD_Wrapper/Convolution_Controller_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK



