// Seed: 208269499
module module_0 (
    output logic id_1,
    input id_2
    , id_3,
    input id_4,
    input id_5
    , id_6,
    input id_7,
    output logic id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    inout logic id_13,
    output id_14,
    input id_15,
    output logic id_16,
    output logic id_17
);
  always @(negedge 1 or 1) begin
    id_6 = id_15[1 : 1'b0] == id_12;
  end
endmodule
