=====
SETUP
0.097
10.482
10.579
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.538
initialize/PSRAM_com/n548_s8
6.375
7.197
initialize/PSRAM_com/n550_s2
8.023
8.845
initialize/PSRAM_com/n550_s1
9.660
10.482
initialize/PSRAM_com/counter_4_s0
10.482
=====
SETUP
0.373
10.206
10.579
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.538
initialize/PSRAM_com/n548_s8
6.375
7.197
initialize/PSRAM_com/n548_s7
7.692
8.753
initialize/PSRAM_com/n551_s1
9.174
10.206
initialize/PSRAM_com/counter_3_s0
10.206
=====
SETUP
0.619
9.960
10.579
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.538
initialize/PSRAM_com/n548_s8
6.375
7.197
initialize/PSRAM_com/n550_s2
8.023
8.845
initialize/PSRAM_com/n554_s1
8.861
9.960
initialize/PSRAM_com/counter_0_s0
9.960
=====
SETUP
0.619
9.960
10.579
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.538
initialize/PSRAM_com/n548_s8
6.375
7.197
initialize/PSRAM_com/n550_s2
8.023
8.845
initialize/PSRAM_com/n552_s1
8.861
9.960
initialize/PSRAM_com/counter_2_s0
9.960
=====
SETUP
0.683
10.252
10.935
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.538
initialize/PSRAM_com/n548_s8
6.375
7.197
initialize/PSRAM_com/n548_s7
7.692
8.791
initialize/PSRAM_com/n548_s3
9.291
9.916
initialize/PSRAM_com/ended_s2
10.252
=====
SETUP
1.134
9.801
10.935
read_write_0_s2
2.627
3.085
initialize/PSRAM_com/n621_s11
4.235
5.057
initialize/PSRAM_com/n633_s2
5.553
6.375
initialize/PSRAM_com/n633_s0
6.380
7.479
initialize/PSRAM_com/n616_s0
8.294
9.096
initialize/PSRAM_com/n595_s0
9.801
=====
SETUP
1.134
9.801
10.935
read_write_0_s2
2.627
3.085
initialize/PSRAM_com/n621_s11
4.235
5.057
initialize/PSRAM_com/n633_s2
5.553
6.375
initialize/PSRAM_com/n633_s0
6.380
7.479
initialize/PSRAM_com/n616_s0
8.294
9.096
initialize/PSRAM_com/n594_s0
9.801
=====
SETUP
1.207
9.372
10.579
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/mem_ce_d_s
4.545
5.171
initialize/PSRAM_com/n512_s8
6.015
7.047
initialize/PSRAM_com/n512_s3
7.052
7.854
initialize/PSRAM_com/n512_s0
8.273
9.372
initialize/PSRAM_com/mem_sio_reg_0_s0
9.372
=====
SETUP
1.288
9.291
10.579
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.538
initialize/PSRAM_com/n548_s8
6.375
7.197
initialize/PSRAM_com/n548_s7
7.692
8.791
initialize/PSRAM_com/ended_s2
9.291
=====
SETUP
1.297
17.597
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n104_1_s1
13.398
14.220
fifo_inst/n160_1_s
15.672
15.729
fifo_inst/n159_1_s
15.729
15.786
fifo_inst/n158_1_s
15.786
15.843
fifo_inst/n157_1_s
15.843
15.900
fifo_inst/n156_1_s
15.900
15.957
fifo_inst/n155_1_s
15.957
16.014
fifo_inst/n154_1_s
16.014
16.071
fifo_inst/n153_1_s
16.071
16.634
fifo_inst/count_7_s1
17.597
=====
SETUP
1.502
9.434
10.935
read_write_0_s2
2.627
3.085
initialize/PSRAM_com/n621_s11
4.235
5.057
initialize/PSRAM_com/n633_s2
5.553
6.375
initialize/PSRAM_com/n633_s0
6.380
7.479
initialize/PSRAM_com/n616_s0
8.294
9.096
initialize/PSRAM_com/n634_s0
9.434
=====
SETUP
1.502
9.434
10.935
read_write_0_s2
2.627
3.085
initialize/PSRAM_com/n621_s11
4.235
5.057
initialize/PSRAM_com/n633_s2
5.553
6.375
initialize/PSRAM_com/n633_s0
6.380
7.479
initialize/PSRAM_com/n616_s0
8.294
9.096
initialize/PSRAM_com/n596_s0
9.434
=====
SETUP
1.685
17.209
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n104_1_s1
13.398
14.220
fifo_inst/n160_1_s
15.672
15.729
fifo_inst/n159_1_s
15.729
15.786
fifo_inst/n158_1_s
15.786
15.843
fifo_inst/n157_1_s
15.843
15.900
fifo_inst/n156_1_s
15.900
15.957
fifo_inst/n155_1_s
15.957
16.014
fifo_inst/n154_1_s
16.014
16.577
fifo_inst/count_6_s1
17.209
=====
SETUP
1.954
8.624
10.579
read_write_0_s2
2.627
3.085
initialize/PSRAM_com/n621_s11
4.235
5.057
initialize/PSRAM_com/n633_s2
5.553
6.375
initialize/PSRAM_com/n633_s0
6.380
7.479
initialize/PSRAM_com/n634_s0
8.624
=====
SETUP
2.182
17.068
19.250
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
i_21_s4
12.897
13.522
address_acq_17_s0
17.068
=====
SETUP
2.182
17.068
19.250
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
i_21_s4
12.897
13.522
address_acq_18_s0
17.068
=====
SETUP
2.208
17.042
19.250
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
i_21_s4
12.897
13.522
address_acq_14_s0
17.042
=====
SETUP
2.208
17.042
19.250
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
i_21_s4
12.897
13.522
address_acq_19_s0
17.042
=====
SETUP
2.208
17.042
19.250
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
i_21_s4
12.897
13.522
address_acq_20_s0
17.042
=====
SETUP
2.208
17.042
19.250
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
i_21_s4
12.897
13.522
address_acq_21_s0
17.042
=====
SETUP
2.283
16.610
18.893
initialize/PSRAM_com/ended_s2
10.979
11.437
n1078_s22
12.596
13.695
n1078_s20
13.700
14.325
n1078_s18
14.744
15.369
n1078_s17
15.788
16.610
com_start_s0
16.610
=====
SETUP
2.373
16.520
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n104_1_s1
13.398
14.220
fifo_inst/n160_1_s
15.672
15.729
fifo_inst/n159_1_s
15.729
15.786
fifo_inst/n158_1_s
15.786
15.843
fifo_inst/n157_1_s
15.843
15.900
fifo_inst/n156_1_s
15.900
15.957
fifo_inst/n155_1_s
15.957
16.520
fifo_inst/count_5_s1
16.520
=====
SETUP
2.394
8.542
10.935
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.518
initialize/PSRAM_com/burst_counter_6_s7
5.948
6.574
initialize/PSRAM_com/burst_counter_6_s4
6.580
7.382
initialize/PSRAM_com/burst_counter_0_s0
8.542
=====
SETUP
2.394
8.542
10.935
initialize/spi_start_s1
2.627
3.085
initialize/PSRAM_com/n515_s2
4.716
5.518
initialize/PSRAM_com/burst_counter_6_s7
5.948
6.574
initialize/PSRAM_com/burst_counter_6_s4
6.580
7.382
initialize/PSRAM_com/burst_counter_2_s0
8.542
=====
SETUP
2.430
16.463
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n104_1_s1
13.398
14.220
fifo_inst/n160_1_s
15.672
15.729
fifo_inst/n159_1_s
15.729
15.786
fifo_inst/n158_1_s
15.786
15.843
fifo_inst/n157_1_s
15.843
15.900
fifo_inst/n156_1_s
15.900
16.463
fifo_inst/count_4_s1
16.463
=====
HOLD
0.556
3.138
2.582
debuttonA/sync_button_debounced/resync_2_s0
2.567
2.901
debuttonA/sync_button_debounced/button_once_s0
3.138
=====
HOLD
0.564
3.147
2.582
UART1/byteReady_s1
2.567
2.901
UART1/flag_acq_s0
3.147
=====
HOLD
0.570
3.137
2.567
UART1/buffer[8]_0_s0
2.567
2.901
UART1/samples_before_8_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[8]_3_s0
2.567
2.901
UART1/samples_before_11_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[7]_4_s0
2.567
2.901
UART1/samples_before_20_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[5]_2_s0
2.567
2.901
UART1/samples_after_10_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[5]_7_s0
2.567
2.901
UART1/samples_after_15_s0
3.137
=====
HOLD
0.570
3.137
2.567
PP_post_process/read_cmp_s0
2.567
2.901
send_uart_s0
3.137
=====
HOLD
0.572
11.484
10.912
initialize/PSRAM_com/data_out_6_s0
10.912
11.245
initialize/PSRAM_com/data_out_10_s0
11.484
=====
HOLD
0.572
11.484
10.912
initialize/PSRAM_com/data_out_7_s0
10.912
11.245
initialize/PSRAM_com/data_out_11_s0
11.484
=====
HOLD
0.574
3.142
2.567
UART1/dataIn_6_s0
2.567
2.901
UART1/buffer[8]_6_s0
3.142
=====
HOLD
0.574
3.142
2.567
UART1/dataIn_2_s0
2.567
2.901
UART1/dataIn_1_s0
3.142
=====
HOLD
0.576
3.143
2.567
UART1/dataIn_0_s0
2.567
2.901
UART1/buffer[8]_0_s0
3.143
=====
HOLD
0.576
3.143
2.567
UART1/dataIn_3_s0
2.567
2.901
UART1/dataIn_2_s0
3.143
=====
HOLD
0.577
3.144
2.567
UART1/dataIn_5_s0
2.567
2.901
UART1/dataIn_4_s0
3.144
=====
HOLD
0.688
3.371
2.683
ADC_submodule/adc_data_5_s0
2.509
2.843
fifo_inst/fifo_mem_fifo_mem_0_0_s
3.371
=====
HOLD
0.688
3.371
2.683
ADC_submodule/adc_data_0_s0
2.509
2.843
fifo_inst/fifo_mem_fifo_mem_0_0_s
3.371
=====
HOLD
0.707
3.390
2.683
ADC_submodule/adc_data_10_s0
2.509
2.843
fifo_inst/fifo_mem_fifo_mem_0_0_s
3.390
=====
HOLD
0.707
3.390
2.683
ADC_submodule/adc_data_9_s0
2.509
2.843
fifo_inst/fifo_mem_fifo_mem_0_0_s
3.390
=====
HOLD
0.707
3.391
2.683
ADC_submodule/adc_data_11_s0
2.509
2.843
fifo_inst/fifo_mem_fifo_mem_0_0_s
3.391
=====
HOLD
0.707
3.391
2.683
ADC_submodule/adc_data_1_s0
2.509
2.843
fifo_inst/fifo_mem_fifo_mem_0_0_s
3.391
=====
HOLD
0.708
11.619
10.912
initialize/PSRAM_com/burst_counter_6_s0
10.912
11.245
initialize/PSRAM_com/n283_s10
11.247
11.619
initialize/PSRAM_com/burst_counter_6_s0
11.619
=====
HOLD
0.708
3.275
2.567
UART1/rxCounter_2_s1
2.567
2.901
UART1/n162_s11
2.903
3.275
UART1/rxCounter_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
UART1/txCounter_3_s2
2.567
2.901
UART1/n966_s20
2.903
3.275
UART1/txCounter_3_s2
3.275
=====
HOLD
0.708
3.275
2.567
UART1/txCounter_10_s2
2.567
2.901
UART1/n959_s22
2.903
3.275
UART1/txCounter_10_s2
3.275
