{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759558947111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759558947111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  4 16:22:27 2025 " "Processing started: Sat Oct  4 16:22:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759558947111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558947111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558947111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759558947273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759558947273 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "altclkctrl.qsys " "Elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558952420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:34 Progress: Loading FPGACode/altclkctrl.qsys " "2025.10.04.16:22:34 Progress: Loading FPGACode/altclkctrl.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558954365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Reading input file " "2025.10.04.16:22:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\] " "2025.10.04.16:22:35 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Parameterizing module altclkctrl_0 " "2025.10.04.16:22:35 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Building connections " "2025.10.04.16:22:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Parameterizing connections " "2025.10.04.16:22:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Validating " "2025.10.04.16:22:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:35 Progress: Done reading input file " "2025.10.04.16:22:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558955567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:36 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E. " "2025.10.04.16:22:36 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558956223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.04.16:22:36 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2025.10.04.16:22:36 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558956223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH " "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558956477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558957749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558957791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files " "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558957792 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "altclkctrl.qsys " "Finished elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi4s_interconnect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file axi4s_interconnect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi4s_interconnect-arch " "Found design unit 1: axi4s_interconnect-arch" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958716 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi4s_interconnect " "Found entity 1: axi4s_interconnect" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringbuffer-rtl " "Found design unit 1: ringbuffer-rtl" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958718 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringbuffer " "Found entity 1: ringbuffer" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_ctrl-rtl " "Found design unit 1: reset_ctrl-rtl" {  } { { "reset_ctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958719 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_ctrl " "Found entity 1: reset_ctrl" {  } { { "reset_ctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_tx_tb_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_tx_tb_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_tx_tb_driver-rtl " "Found design unit 1: eth_tx_tb_driver-rtl" {  } { { "eth_tx_tb_driver.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx_tb_driver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958721 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_tx_tb_driver " "Found entity 1: eth_tx_tb_driver" {  } { { "eth_tx_tb_driver.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx_tb_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958721 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl altclkctrl/synthesis/altclkctrl.vhd " "Entity \"altclkctrl\" obtained from \"altclkctrl/synthesis/altclkctrl.vhd\" instead of from Quartus Prime megafunction library" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1759558958723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl/synthesis/altclkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclkctrl/synthesis/altclkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl-rtl " "Found design unit 1: altclkctrl-rtl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958723 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_piso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_piso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_piso-rtl " "Found design unit 1: sr_piso-rtl" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958724 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_piso " "Found entity 1: sr_piso" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "fifo_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958725 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_eth_packet " "Found entity 1: fifo_eth_packet" {  } { { "fifo_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_eth_packet-SYN " "Found design unit 1: ram_eth_packet-SYN" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958727 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_eth_packet " "Found entity 1: ram_eth_packet" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958729 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_main " "Found entity 1: pll_main" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethernet_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_switch-arch " "Found design unit 1: ethernet_switch-arch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_switch " "Found entity 1: ethernet_switch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_port-arch " "Found design unit 1: eth_port-arch" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958731 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_port " "Found entity 1: eth_port" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_tx-arch " "Found design unit 1: eth_tx-arch" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958733 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_tx " "Found entity 1: eth_tx" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_phy-arch " "Found design unit 1: tx_phy-arch" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958735 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_phy " "Found entity 1: tx_phy" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_pt-arch " "Found design unit 1: tx_fsm_pt-arch" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958736 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_pt " "Found entity 1: tx_fsm_pt" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_axi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_axi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_axi-arch " "Found design unit 1: tx_fsm_axi-arch" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958738 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_axi " "Found entity 1: tx_fsm_axi" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_packet_rb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_packet_rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_packet_rb-SYN " "Found design unit 1: ram_packet_rb-SYN" {  } { { "ram_packet_rb.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_packet_rb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_packet_rb " "Found entity 1: ram_packet_rb" {  } { { "ram_packet_rb.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_packet_rb.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958739 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl db/ip/altclkctrl/altclkctrl.v " "Entity \"altclkctrl\" obtained from \"db/ip/altclkctrl/altclkctrl.v\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1759558958741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/altclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/altclkctrl/altclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl_altclkctrl_0_sub " "Found entity 1: altclkctrl_altclkctrl_0_sub" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958761 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl_altclkctrl_0 " "Found entity 2: altclkctrl_altclkctrl_0" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_switch " "Elaborating entity \"ethernet_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759558958790 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX ethernet_switch.vhd(21) " "VHDL Signal Declaration warning at ethernet_switch.vhd(21): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_TX ethernet_switch.vhd(30) " "VHDL Signal Declaration warning at ethernet_switch.vhd(30): used implicit default value for signal \"ETH1_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_TX_EN ethernet_switch.vhd(31) " "VHDL Signal Declaration warning at ethernet_switch.vhd(31): used implicit default value for signal \"ETH1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_LED_GRN ethernet_switch.vhd(32) " "VHDL Signal Declaration warning at ethernet_switch.vhd(32): used implicit default value for signal \"ETH1_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_LED_YEL ethernet_switch.vhd(33) " "VHDL Signal Declaration warning at ethernet_switch.vhd(33): used implicit default value for signal \"ETH1_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX ethernet_switch.vhd(36) " "VHDL Signal Declaration warning at ethernet_switch.vhd(36): used implicit default value for signal \"ETH2_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX_EN ethernet_switch.vhd(37) " "VHDL Signal Declaration warning at ethernet_switch.vhd(37): used implicit default value for signal \"ETH2_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_GRN ethernet_switch.vhd(38) " "VHDL Signal Declaration warning at ethernet_switch.vhd(38): used implicit default value for signal \"ETH2_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_YEL ethernet_switch.vhd(39) " "VHDL Signal Declaration warning at ethernet_switch.vhd(39): used implicit default value for signal \"ETH2_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX ethernet_switch.vhd(42) " "VHDL Signal Declaration warning at ethernet_switch.vhd(42): used implicit default value for signal \"ETH3_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX_EN ethernet_switch.vhd(43) " "VHDL Signal Declaration warning at ethernet_switch.vhd(43): used implicit default value for signal \"ETH3_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_GRN ethernet_switch.vhd(44) " "VHDL Signal Declaration warning at ethernet_switch.vhd(44): used implicit default value for signal \"ETH3_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_YEL ethernet_switch.vhd(45) " "VHDL Signal Declaration warning at ethernet_switch.vhd(45): used implicit default value for signal \"ETH3_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX ethernet_switch.vhd(48) " "VHDL Signal Declaration warning at ethernet_switch.vhd(48): used implicit default value for signal \"ETH4_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX_EN ethernet_switch.vhd(49) " "VHDL Signal Declaration warning at ethernet_switch.vhd(49): used implicit default value for signal \"ETH4_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_GRN ethernet_switch.vhd(50) " "VHDL Signal Declaration warning at ethernet_switch.vhd(50): used implicit default value for signal \"ETH4_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_YEL ethernet_switch.vhd(51) " "VHDL Signal Declaration warning at ethernet_switch.vhd(51): used implicit default value for signal \"ETH4_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_clk_lock ethernet_switch.vhd(58) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(58): object \"r_clk_lock\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958791 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth0_tx_en ethernet_switch.vhd(69) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(69): object \"r_eth0_tx_en\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_rx_valid ethernet_switch.vhd(82) " "VHDL Signal Declaration warning at ethernet_switch.vhd(82): used explicit default value for signal \"r_eth0_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth0_rx_ready ethernet_switch.vhd(83) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(83): object \"r_eth0_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_rx_last ethernet_switch.vhd(84) " "VHDL Signal Declaration warning at ethernet_switch.vhd(84): used explicit default value for signal \"r_eth0_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_rx_data ethernet_switch.vhd(85) " "VHDL Signal Declaration warning at ethernet_switch.vhd(85): used explicit default value for signal \"r_eth0_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth1_rb_valid ethernet_switch.vhd(103) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(103): object \"r_eth1_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth1_rb_last ethernet_switch.vhd(104) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(104): object \"r_eth1_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth1_rb_data ethernet_switch.vhd(105) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(105): object \"r_eth1_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth2_rx_valid ethernet_switch.vhd(114) " "VHDL Signal Declaration warning at ethernet_switch.vhd(114): used explicit default value for signal \"r_eth2_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rx_ready ethernet_switch.vhd(115) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(115): object \"r_eth2_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth2_rx_last ethernet_switch.vhd(116) " "VHDL Signal Declaration warning at ethernet_switch.vhd(116): used explicit default value for signal \"r_eth2_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth2_rx_data ethernet_switch.vhd(117) " "VHDL Signal Declaration warning at ethernet_switch.vhd(117): used explicit default value for signal \"r_eth2_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rb_valid ethernet_switch.vhd(119) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(119): object \"r_eth2_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rb_last ethernet_switch.vhd(120) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(120): object \"r_eth2_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rb_data ethernet_switch.vhd(121) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(121): object \"r_eth2_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth3_rx_valid ethernet_switch.vhd(130) " "VHDL Signal Declaration warning at ethernet_switch.vhd(130): used explicit default value for signal \"r_eth3_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rx_ready ethernet_switch.vhd(131) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(131): object \"r_eth3_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth3_rx_last ethernet_switch.vhd(132) " "VHDL Signal Declaration warning at ethernet_switch.vhd(132): used explicit default value for signal \"r_eth3_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth3_rx_data ethernet_switch.vhd(133) " "VHDL Signal Declaration warning at ethernet_switch.vhd(133): used explicit default value for signal \"r_eth3_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rb_valid ethernet_switch.vhd(135) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(135): object \"r_eth3_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rb_last ethernet_switch.vhd(136) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(136): object \"r_eth3_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rb_data ethernet_switch.vhd(137) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(137): object \"r_eth3_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth4_rx_valid ethernet_switch.vhd(146) " "VHDL Signal Declaration warning at ethernet_switch.vhd(146): used explicit default value for signal \"r_eth4_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rx_ready ethernet_switch.vhd(147) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(147): object \"r_eth4_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth4_rx_last ethernet_switch.vhd(148) " "VHDL Signal Declaration warning at ethernet_switch.vhd(148): used explicit default value for signal \"r_eth4_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth4_rx_data ethernet_switch.vhd(149) " "VHDL Signal Declaration warning at ethernet_switch.vhd(149): used explicit default value for signal \"r_eth4_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rb_valid ethernet_switch.vhd(151) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(151): object \"r_eth4_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rb_last ethernet_switch.vhd(152) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(152): object \"r_eth4_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rb_data ethernet_switch.vhd(153) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(153): object \"r_eth4_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759558958792 "|ethernet_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pll_main pll_main:c_pll A:syn " "Elaborating entity \"pll_main\" using architecture \"A:syn\" for hierarchy \"pll_main:c_pll\"" {  } { { "ethernet_switch.vhd" "c_pll" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 160 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_main:c_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "altpll_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_main:c_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_main:c_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_main:c_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958815 ""}  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759558958815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_main_altpll " "Found entity 1: pll_main_altpll" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_main_altpll pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated " "Elaborating entity \"pll_main_altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "altclkctrl altclkctrl:c_alt_clk_ctrl A:rtl " "Elaborating entity \"altclkctrl\" using architecture \"A:rtl\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\"" {  } { { "ethernet_switch.vhd" "c_alt_clk_ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 169 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0 altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"altclkctrl_altclkctrl_0\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "altclkctrl_0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0_sub altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component " "Elaborating entity \"altclkctrl_altclkctrl_0_sub\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\"" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "altclkctrl_altclkctrl_0_sub_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reset_ctrl reset_ctrl:c_reset_ctrl A:rtl " "Elaborating entity \"reset_ctrl\" using architecture \"A:rtl\" for hierarchy \"reset_ctrl:c_reset_ctrl\"" {  } { { "ethernet_switch.vhd" "c_reset_ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 179 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_port eth_port:c_eth0 A:arch " "Elaborating entity \"eth_port\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\"" {  } { { "ethernet_switch.vhd" "c_eth0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_tx eth_port:c_eth0\|eth_tx:c_tx A:arch " "Elaborating entity \"eth_tx\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\"" {  } { { "eth_port.vhd" "c_tx" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_phy eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy A:arch " "Elaborating entity \"tx_phy\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy\"" {  } { { "eth_tx.vhd" "c_phy" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_eth_packet eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram A:syn " "Elaborating entity \"ram_eth_packet\" using architecture \"A:syn\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\"" {  } { { "eth_tx.vhd" "c_ram" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "altsyncram_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_preamble.hex " "Parameter \"init_file\" = \"ram_preamble.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558958880 ""}  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759558958880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49r3 " "Found entity 1: altsyncram_49r3" {  } { { "db/altsyncram_49r3.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_49r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558958904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558958904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49r3 eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_49r3:auto_generated " "Elaborating entity \"altsyncram_49r3\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_49r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sr_piso eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr A:rtl " "Elaborating entity \"sr_piso\" using architecture \"A:rtl\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr\"" {  } { { "eth_tx.vhd" "c_piso_sr" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_pt eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt A:arch " "Elaborating entity \"tx_fsm_pt\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\"" {  } { { "eth_tx.vhd" "c_fsm_pt" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_axi eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi A:arch " "Elaborating entity \"tx_fsm_axi\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi\"" {  } { { "eth_tx.vhd" "c_fsm_axi" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer ringbuffer:c_eth0_rb " "Elaborating entity \"ringbuffer\" for hierarchy \"ringbuffer:c_eth0_rb\"" {  } { { "ethernet_switch.vhd" "c_eth0_rb" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4s_interconnect axi4s_interconnect:c_interconnect " "Elaborating entity \"axi4s_interconnect\" for hierarchy \"axi4s_interconnect:c_interconnect\"" {  } { { "ethernet_switch.vhd" "c_interconnect" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_tx_tb_driver eth_tx_tb_driver:c_debug_tx " "Elaborating entity \"eth_tx_tb_driver\" for hierarchy \"eth_tx_tb_driver:c_debug_tx\"" {  } { { "ethernet_switch.vhd" "c_debug_tx" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558958931 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ringbuffer:c_eth0_rb\|ram_rtl_0 " "Inferred RAM node \"ringbuffer:c_eth0_rb\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759558959116 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ringbuffer:c_eth0_rb\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ringbuffer:c_eth0_rb\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759558959249 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759558959249 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759558959249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ringbuffer:c_eth0_rb\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ringbuffer:c_eth0_rb\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558959271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ringbuffer:c_eth0_rb\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ringbuffer:c_eth0_rb\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram0_ringbuffer_29f73fc2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759558959272 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759558959272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03m1 " "Found entity 1: altsyncram_03m1" {  } { { "db/altsyncram_03m1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_03m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759558959299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558959299 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1759558959451 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1759558959451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_TX_EN VCC " "Pin \"ETH0_TX_EN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_GRN VCC " "Pin \"ETH0_LED_GRN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH0_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_YEL GND " "Pin \"ETH0_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH0_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX GND " "Pin \"ETH1_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH1_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX_EN GND " "Pin \"ETH1_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_GRN GND " "Pin \"ETH1_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH1_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_YEL GND " "Pin \"ETH1_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH1_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX GND " "Pin \"ETH2_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH2_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX_EN GND " "Pin \"ETH2_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH2_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_GRN GND " "Pin \"ETH2_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH2_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_YEL GND " "Pin \"ETH2_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH2_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX GND " "Pin \"ETH3_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH3_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX_EN GND " "Pin \"ETH3_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH3_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_GRN GND " "Pin \"ETH3_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH3_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_YEL GND " "Pin \"ETH3_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH3_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX GND " "Pin \"ETH4_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH4_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX_EN GND " "Pin \"ETH4_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH4_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_GRN GND " "Pin \"ETH4_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH4_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_YEL GND " "Pin \"ETH4_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759558959631 "|ethernet_switch|ETH4_LED_YEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1759558959631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759558959679 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759558960223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759558960341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759558960341 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX " "No output dependent on input pin \"ETH0_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|ETH0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_RX " "No output dependent on input pin \"ETH1_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|ETH1_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_RX " "No output dependent on input pin \"ETH2_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|ETH2_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH3_RX " "No output dependent on input pin \"ETH3_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|ETH3_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH4_RX " "No output dependent on input pin \"ETH4_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759558960389 "|ethernet_switch|ETH4_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1759558960389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "740 " "Implemented 740 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759558960389 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759558960389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "684 " "Implemented 684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759558960389 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1759558960389 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1759558960389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759558960389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759558960407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  4 16:22:40 2025 " "Processing ended: Sat Oct  4 16:22:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759558960407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759558960407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759558960407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759558960407 ""}
