#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c523c54480 .scope module, "float_add_verify" "float_add_verify" 2 137;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "led_correct";
    .port_info 2 /OUTPUT 1 "led_incorrect";
v000001c523ccff80_0 .net "a", 31 0, v000001c523c70c20_0;  1 drivers
v000001c523cd0020_0 .net "b", 31 0, v000001c523cd0f20_0;  1 drivers
v000001c523cd00c0_0 .net "check1", 31 0, v000001c523ccf760_0;  1 drivers
v000001c523cd0de0_0 .net "check2", 31 0, v000001c523cd0200_0;  1 drivers
o000001c523c794d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c523cd0160_0 .net "clk", 0 0, o000001c523c794d8;  0 drivers
v000001c523cd02a0_0 .net "led_correct", 0 0, L_000001c523cd4670;  1 drivers
v000001c523cd0340_0 .net "led_incorrect", 0 0, L_000001c523cd4710;  1 drivers
v000001c523cd03e0_0 .net "sum", 31 0, L_000001c523cd5610;  1 drivers
L_000001c523cd4670 .cmp/eq 32, L_000001c523cd5610, v000001c523ccf760_0;
L_000001c523cd4710 .cmp/eq 32, L_000001c523cd5610, v000001c523cd0200_0;
S_000001c523c54610 .scope module, "fa0" "floatAdder" 2 145, 2 1 0, S_000001c523c54480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_000001c523c782d0 .functor XOR 1, L_000001c523cd5a70, L_000001c523cd4030, C4<0>, C4<0>;
v000001c523c6f500_0 .net *"_ivl_11", 7 0, L_000001c523cd51b0;  1 drivers
v000001c523c707c0_0 .net *"_ivl_13", 7 0, L_000001c523cd59d0;  1 drivers
v000001c523c6fd20_0 .net *"_ivl_19", 0 0, L_000001c523cd5a70;  1 drivers
v000001c523c6f960_0 .net *"_ivl_21", 0 0, L_000001c523cd4030;  1 drivers
v000001c523c6f280_0 .net *"_ivl_3", 7 0, L_000001c523cd45d0;  1 drivers
v000001c523c70f40_0 .net *"_ivl_7", 7 0, L_000001c523cd4210;  1 drivers
v000001c523c6f6e0_0 .net "a", 31 0, v000001c523c70c20_0;  alias, 1 drivers
v000001c523c6fa00_0 .net "b", 31 0, v000001c523cd0f20_0;  alias, 1 drivers
v000001c523c70680_0 .var "big", 31 0;
v000001c523c70860_0 .net "exp_a", 0 0, L_000001c523cd43f0;  1 drivers
v000001c523c6f780_0 .net "exp_b", 0 0, L_000001c523cd4fd0;  1 drivers
v000001c523c6f1e0_0 .net "exponent_diff", 7 0, L_000001c523cd4530;  1 drivers
v000001c523c6fdc0_0 .net "final_sign", 0 0, L_000001c523c782d0;  1 drivers
v000001c523c70360_0 .var/i "i", 31 0;
v000001c523c6f820_0 .var "leadzero", 4 0;
v000001c523c70cc0_0 .var "mant_a", 23 0;
v000001c523c6f320_0 .var "mant_b", 23 0;
v000001c523c6ff00_0 .var "mant_final", 24 0;
v000001c523c70400_0 .net "new_b", 23 0, L_000001c523cd48f0;  1 drivers
v000001c523c6f8c0_0 .var "normalised", 23 0;
v000001c523c6faa0_0 .net "sign_out", 0 0, L_000001c523cd4350;  1 drivers
v000001c523c6ffa0_0 .var "smaller", 31 0;
v000001c523c6fb40_0 .net "sum", 31 0, L_000001c523cd5610;  alias, 1 drivers
v000001c523c70040_0 .var "sum_unsigned", 30 0;
E_000001c523c76810 .event anyedge, v000001c523c6ff00_0, v000001c523c70680_0, v000001c523c6f820_0;
E_000001c523c76410 .event anyedge, v000001c523c6ff00_0, v000001c523c6f820_0, v000001c523c70680_0;
E_000001c523c76490 .event anyedge, v000001c523c6ff00_0, v000001c523c6f820_0;
E_000001c523c76bd0 .event anyedge, v000001c523c6fdc0_0, v000001c523c70cc0_0, v000001c523c70400_0;
E_000001c523c76150 .event anyedge, v000001c523c6ffa0_0;
E_000001c523c75f90 .event anyedge, v000001c523c70680_0;
E_000001c523c75d50 .event anyedge, v000001c523c6f6e0_0, v000001c523c6fa00_0;
L_000001c523cd4350 .part v000001c523c70680_0, 31, 1;
L_000001c523cd45d0 .part v000001c523c70680_0, 23, 8;
L_000001c523cd43f0 .part L_000001c523cd45d0, 0, 1;
L_000001c523cd4210 .part v000001c523c6ffa0_0, 23, 8;
L_000001c523cd4fd0 .part L_000001c523cd4210, 0, 1;
L_000001c523cd51b0 .part v000001c523c70680_0, 23, 8;
L_000001c523cd59d0 .part v000001c523c6ffa0_0, 23, 8;
L_000001c523cd4530 .arith/sub 8, L_000001c523cd51b0, L_000001c523cd59d0;
L_000001c523cd48f0 .shift/r 24, v000001c523c6f320_0, L_000001c523cd4530;
L_000001c523cd5a70 .part v000001c523c70680_0, 31, 1;
L_000001c523cd4030 .part v000001c523c6ffa0_0, 31, 1;
L_000001c523cd5610 .concat [ 31 1 0 0], v000001c523c70040_0, L_000001c523cd4350;
S_000001c523b86a70 .scope module, "r0" "veda" 2 141, 2 93 0, S_000001c523c54480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr_1";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "data_out";
v000001c523c700e0_0 .net *"_ivl_3", 31 0, L_000001c523cd52f0;  1 drivers
v000001c523c70540_0 .net *"_ivl_5", 6 0, L_000001c523cd42b0;  1 drivers
L_000001c523d00088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c523c70ae0_0 .net *"_ivl_8", 1 0, L_000001c523d00088;  1 drivers
L_000001c523d00118 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001c523c70900_0 .net "addr_1", 4 0, L_000001c523d00118;  1 drivers
v000001c523c709a0_0 .net "clk", 0 0, o000001c523c794d8;  alias, 0 drivers
v000001c523c70c20_0 .var/s "data_out", 31 0;
v000001c523c42560_0 .var/i "i", 31 0;
v000001c523c427e0 .array "mem", 0 31, 31 0;
L_000001c523d00160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c523c41ac0_0 .net "mode", 0 0, L_000001c523d00160;  1 drivers
L_000001c523d000d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523c41f20_0 .net "rst", 0 0, L_000001c523d000d0;  1 drivers
v000001c523cd08e0_0 .var "temp_addr", 4 0;
L_000001c523d001a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523cd0980_0 .net "we", 0 0, L_000001c523d001a8;  1 drivers
L_000001c523d001f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c523cd0d40_0 .net "write_data", 31 0, L_000001c523d001f0;  1 drivers
E_000001c523c76090 .event posedge, v000001c523c41f20_0;
E_000001c523c75dd0 .event posedge, v000001c523c709a0_0;
E_000001c523c75fd0 .event anyedge, L_000001c523cd52f0;
L_000001c523cd52f0 .array/port v000001c523c427e0, L_000001c523cd42b0;
L_000001c523cd42b0 .concat [ 5 2 0 0], v000001c523cd08e0_0, L_000001c523d00088;
S_000001c523b86c00 .scope module, "r1" "veda" 2 142, 2 93 0, S_000001c523c54480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr_1";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "data_out";
v000001c523cd0e80_0 .net *"_ivl_3", 31 0, L_000001c523cd5570;  1 drivers
v000001c523cd0480_0 .net *"_ivl_5", 6 0, L_000001c523cd4d50;  1 drivers
L_000001c523d00238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c523cd0700_0 .net *"_ivl_8", 1 0, L_000001c523d00238;  1 drivers
L_000001c523d002c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v000001c523ccf580_0 .net "addr_1", 4 0, L_000001c523d002c8;  1 drivers
v000001c523ccf9e0_0 .net "clk", 0 0, o000001c523c794d8;  alias, 0 drivers
v000001c523cd0f20_0 .var/s "data_out", 31 0;
v000001c523ccf620_0 .var/i "i", 31 0;
v000001c523cd0a20 .array "mem", 0 31, 31 0;
L_000001c523d00310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c523ccf4e0_0 .net "mode", 0 0, L_000001c523d00310;  1 drivers
L_000001c523d00280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523cd05c0_0 .net "rst", 0 0, L_000001c523d00280;  1 drivers
v000001c523ccfa80_0 .var "temp_addr", 4 0;
L_000001c523d00358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523ccfb20_0 .net "we", 0 0, L_000001c523d00358;  1 drivers
L_000001c523d003a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c523ccf260_0 .net "write_data", 31 0, L_000001c523d003a0;  1 drivers
E_000001c523c75d90 .event posedge, v000001c523cd05c0_0;
E_000001c523c76110 .event anyedge, L_000001c523cd5570;
L_000001c523cd5570 .array/port v000001c523cd0a20, L_000001c523cd4d50;
L_000001c523cd4d50 .concat [ 5 2 0 0], v000001c523ccfa80_0, L_000001c523d00238;
S_000001c523cd3050 .scope module, "r2" "veda" 2 143, 2 93 0, S_000001c523c54480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr_1";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "data_out";
v000001c523ccf6c0_0 .net *"_ivl_3", 31 0, L_000001c523cd4850;  1 drivers
v000001c523cd0520_0 .net *"_ivl_5", 6 0, L_000001c523cd4f30;  1 drivers
L_000001c523d003e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c523cd0ac0_0 .net *"_ivl_8", 1 0, L_000001c523d003e8;  1 drivers
L_000001c523d00478 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v000001c523ccf080_0 .net "addr_1", 4 0, L_000001c523d00478;  1 drivers
v000001c523ccfbc0_0 .net "clk", 0 0, o000001c523c794d8;  alias, 0 drivers
v000001c523ccf760_0 .var/s "data_out", 31 0;
v000001c523ccf800_0 .var/i "i", 31 0;
v000001c523ccfc60 .array "mem", 0 31, 31 0;
L_000001c523d004c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c523ccf120_0 .net "mode", 0 0, L_000001c523d004c0;  1 drivers
L_000001c523d00430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523ccfd00_0 .net "rst", 0 0, L_000001c523d00430;  1 drivers
v000001c523cd0660_0 .var "temp_addr", 4 0;
L_000001c523d00508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523ccf300_0 .net "we", 0 0, L_000001c523d00508;  1 drivers
L_000001c523d00550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c523cd0b60_0 .net "write_data", 31 0, L_000001c523d00550;  1 drivers
E_000001c523c76350 .event posedge, v000001c523ccfd00_0;
E_000001c523c75e90 .event anyedge, L_000001c523cd4850;
L_000001c523cd4850 .array/port v000001c523ccfc60, L_000001c523cd4f30;
L_000001c523cd4f30 .concat [ 5 2 0 0], v000001c523cd0660_0, L_000001c523d003e8;
S_000001c523cd31e0 .scope module, "r3" "veda" 2 144, 2 93 0, S_000001c523c54480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr_1";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "data_out";
v000001c523cd07a0_0 .net *"_ivl_3", 31 0, L_000001c523cd47b0;  1 drivers
v000001c523cd0840_0 .net *"_ivl_5", 6 0, L_000001c523cd4490;  1 drivers
L_000001c523d00598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c523ccf8a0_0 .net *"_ivl_8", 1 0, L_000001c523d00598;  1 drivers
L_000001c523d00628 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v000001c523ccf1c0_0 .net "addr_1", 4 0, L_000001c523d00628;  1 drivers
v000001c523cd0c00_0 .net "clk", 0 0, o000001c523c794d8;  alias, 0 drivers
v000001c523cd0200_0 .var/s "data_out", 31 0;
v000001c523cd0ca0_0 .var/i "i", 31 0;
v000001c523ccf3a0 .array "mem", 0 31, 31 0;
L_000001c523d00670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c523ccf440_0 .net "mode", 0 0, L_000001c523d00670;  1 drivers
L_000001c523d005e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523ccfee0_0 .net "rst", 0 0, L_000001c523d005e0;  1 drivers
v000001c523ccf940_0 .var "temp_addr", 4 0;
L_000001c523d006b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c523ccfda0_0 .net "we", 0 0, L_000001c523d006b8;  1 drivers
L_000001c523d00700 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c523ccfe40_0 .net "write_data", 31 0, L_000001c523d00700;  1 drivers
E_000001c523c75ed0 .event posedge, v000001c523ccfee0_0;
E_000001c523c764d0 .event anyedge, L_000001c523cd47b0;
L_000001c523cd47b0 .array/port v000001c523ccf3a0, L_000001c523cd4490;
L_000001c523cd4490 .concat [ 5 2 0 0], v000001c523ccf940_0, L_000001c523d00598;
    .scope S_000001c523b86a70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523c42560_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c523c42560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523c42560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523c427e0, 0, 4;
    %load/vec4 v000001c523c42560_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523c42560_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3233116324, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523c427e0, 0, 4;
    %pushi/vec4 3253144125, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523c427e0, 0, 4;
    %pushi/vec4 3255448371, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523c427e0, 0, 4;
    %pushi/vec4 3255448370, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523c427e0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001c523b86a70;
T_1 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523c70900_0;
    %assign/vec4 v000001c523cd08e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c523b86a70;
T_2 ;
    %wait E_000001c523c75fd0;
    %load/vec4 v000001c523cd08e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c523c427e0, 4;
    %store/vec4 v000001c523c70c20_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c523b86a70;
T_3 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523cd0980_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001c523c41ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c523cd0d40_0;
    %load/vec4 v000001c523c70900_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523c427e0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c523b86a70;
T_4 ;
    %wait E_000001c523c76090;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523c42560_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001c523c42560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523c42560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523c427e0, 0, 4;
    %load/vec4 v000001c523c42560_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523c42560_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c523c70900_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523c427e0, 4, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c523b86c00;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523ccf620_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c523ccf620_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523ccf620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523cd0a20, 0, 4;
    %load/vec4 v000001c523ccf620_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523ccf620_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 3233116324, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523cd0a20, 0, 4;
    %pushi/vec4 3253144125, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523cd0a20, 0, 4;
    %pushi/vec4 3255448371, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523cd0a20, 0, 4;
    %pushi/vec4 3255448370, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523cd0a20, 0, 4;
    %end;
    .thread T_5;
    .scope S_000001c523b86c00;
T_6 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523ccf580_0;
    %assign/vec4 v000001c523ccfa80_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c523b86c00;
T_7 ;
    %wait E_000001c523c76110;
    %load/vec4 v000001c523ccfa80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c523cd0a20, 4;
    %store/vec4 v000001c523cd0f20_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c523b86c00;
T_8 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523ccfb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v000001c523ccf4e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001c523ccf260_0;
    %load/vec4 v000001c523ccf580_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523cd0a20, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c523b86c00;
T_9 ;
    %wait E_000001c523c75d90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523ccf620_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c523ccf620_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523ccf620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523cd0a20, 0, 4;
    %load/vec4 v000001c523ccf620_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523ccf620_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c523ccf580_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523cd0a20, 4, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c523cd3050;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523ccf800_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001c523ccf800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523ccf800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccfc60, 0, 4;
    %load/vec4 v000001c523ccf800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523ccf800_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 3233116324, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccfc60, 0, 4;
    %pushi/vec4 3253144125, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccfc60, 0, 4;
    %pushi/vec4 3255448371, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccfc60, 0, 4;
    %pushi/vec4 3255448370, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccfc60, 0, 4;
    %end;
    .thread T_10;
    .scope S_000001c523cd3050;
T_11 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523ccf080_0;
    %assign/vec4 v000001c523cd0660_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c523cd3050;
T_12 ;
    %wait E_000001c523c75e90;
    %load/vec4 v000001c523cd0660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c523ccfc60, 4;
    %store/vec4 v000001c523ccf760_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001c523cd3050;
T_13 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523ccf300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v000001c523ccf120_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001c523cd0b60_0;
    %load/vec4 v000001c523ccf080_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523ccfc60, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c523cd3050;
T_14 ;
    %wait E_000001c523c76350;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523ccf800_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001c523ccf800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523ccf800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccfc60, 0, 4;
    %load/vec4 v000001c523ccf800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523ccf800_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c523ccf080_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523ccfc60, 4, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c523cd31e0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523cd0ca0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001c523cd0ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523cd0ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccf3a0, 0, 4;
    %load/vec4 v000001c523cd0ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523cd0ca0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 3233116324, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccf3a0, 0, 4;
    %pushi/vec4 3253144125, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccf3a0, 0, 4;
    %pushi/vec4 3255448371, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccf3a0, 0, 4;
    %pushi/vec4 3255448370, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccf3a0, 0, 4;
    %end;
    .thread T_15;
    .scope S_000001c523cd31e0;
T_16 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523ccf1c0_0;
    %assign/vec4 v000001c523ccf940_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c523cd31e0;
T_17 ;
    %wait E_000001c523c764d0;
    %load/vec4 v000001c523ccf940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c523ccf3a0, 4;
    %store/vec4 v000001c523cd0200_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001c523cd31e0;
T_18 ;
    %wait E_000001c523c75dd0;
    %load/vec4 v000001c523ccfda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v000001c523ccf440_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001c523ccfe40_0;
    %load/vec4 v000001c523ccf1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523ccf3a0, 4, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001c523cd31e0;
T_19 ;
    %wait E_000001c523c75ed0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c523cd0ca0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001c523cd0ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c523cd0ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c523ccf3a0, 0, 4;
    %load/vec4 v000001c523cd0ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523cd0ca0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c523ccf1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c523ccf3a0, 4, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c523c54610;
T_20 ;
    %wait E_000001c523c75d50;
    %load/vec4 v000001c523c6f6e0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001c523c6fa00_0;
    %parti/s 31, 0, 2;
    %cmp/u;
    %jmp/0xz  T_20.0, 5;
    %load/vec4 v000001c523c6fa00_0;
    %load/vec4 v000001c523c6f6e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %store/vec4 v000001c523c6ffa0_0, 0, 32;
    %store/vec4 v000001c523c70680_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c523c6f6e0_0;
    %load/vec4 v000001c523c6fa00_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %store/vec4 v000001c523c6ffa0_0, 0, 32;
    %store/vec4 v000001c523c70680_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001c523c54610;
T_21 ;
    %wait E_000001c523c75f90;
    %load/vec4 v000001c523c70680_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001c523c70680_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c523c70cc0_0, 0, 24;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001c523c70680_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c523c70cc0_0, 0, 24;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001c523c54610;
T_22 ;
    %wait E_000001c523c76150;
    %load/vec4 v000001c523c6ffa0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001c523c6ffa0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c523c6f320_0, 0, 24;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001c523c6ffa0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c523c6f320_0, 0, 24;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001c523c54610;
T_23 ;
    %wait E_000001c523c76bd0;
    %load/vec4 v000001c523c6fdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001c523c70cc0_0;
    %pad/u 25;
    %load/vec4 v000001c523c70400_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001c523c6ff00_0, 0, 25;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001c523c70cc0_0;
    %pad/u 25;
    %load/vec4 v000001c523c70400_0;
    %pad/u 25;
    %add;
    %store/vec4 v000001c523c6ff00_0, 0, 25;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001c523c54610;
T_24 ;
    %wait E_000001c523c76490;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v000001c523c6f820_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c523c70360_0, 0, 32;
T_24.0 ;
    %load/vec4 v000001c523c70360_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v000001c523c6ff00_0;
    %load/vec4 v000001c523c70360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 24, 0, 32;
    %load/vec4 v000001c523c70360_0;
    %sub;
    %pad/s 5;
    %store/vec4 v000001c523c6f820_0, 0, 5;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001c523c6f820_0;
    %store/vec4 v000001c523c6f820_0, 0, 5;
T_24.3 ;
    %load/vec4 v000001c523c70360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c523c70360_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %load/vec4 v000001c523c6ff00_0;
    %ix/getv 4, v000001c523c6f820_0;
    %shiftl 4;
    %pad/u 24;
    %store/vec4 v000001c523c6f8c0_0, 0, 24;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001c523c54610;
T_25 ;
    %wait E_000001c523c76410;
    %load/vec4 v000001c523c6ff00_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001c523c6ff00_0;
    %parti/s 23, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c523c70040_0, 4, 23;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001c523c70680_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c523c6f820_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_25.2, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c523c70040_0, 4, 23;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v000001c523c6ff00_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c523c70040_0, 4, 23;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001c523c54610;
T_26 ;
    %wait E_000001c523c76810;
    %load/vec4 v000001c523c6ff00_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v000001c523c70680_0;
    %parti/s 8, 23, 6;
    %add;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c523c70040_0, 4, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001c523c70680_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c523c6f820_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c523c70040_0, 4, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000001c523c70680_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c523c6f820_0;
    %pad/u 8;
    %sub;
    %addi 1, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c523c70040_0, 4, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "floating_point_addition.v";
