Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "PS2MOUSE_HOST.v" in library work
Compiling verilog file "ckgen.v" in library work
Module <PS2MOUSE_HOST> compiled
Compiling verilog file "main.v" in library work
Module <ckgen> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <ckgen> in library <work>.

Analyzing hierarchy for module <PS2MOUSE_HOST> in library <work> with parameters.
	DATA0 = "0100"
	DATA1 = "0101"
	DATA2 = "0110"
	DATA3 = "0111"
	DATA4 = "1000"
	DATA5 = "1001"
	DATA6 = "1010"
	DATA7 = "1011"
	HOLD_CLK = "0001"
	IDLE = "0000"
	PARITY = "1100"
	START_BIT1 = "0010"
	START_BIT2 = "0011"
	STOP = "1101"
	TX_END = "1111"
	WAIT_FOR_ACK = "1110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <ckgen> in library <work>.
Module <ckgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <ckgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <ckgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <ckgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <ckgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <ckgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <ckgen>.
Analyzing module <PS2MOUSE_HOST> in library <work>.
	DATA0 = 4'b0100
	DATA1 = 4'b0101
	DATA2 = 4'b0110
	DATA3 = 4'b0111
	DATA4 = 4'b1000
	DATA5 = 4'b1001
	DATA6 = 4'b1010
	DATA7 = 4'b1011
	HOLD_CLK = 4'b0001
	IDLE = 4'b0000
	PARITY = 4'b1100
	START_BIT1 = 4'b0010
	START_BIT2 = 4'b0011
	STOP = 4'b1101
	TX_END = 4'b1111
	WAIT_FOR_ACK = 4'b1110
Module <PS2MOUSE_HOST> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PS2MOUSE_HOST>.
    Related source file is "PS2MOUSE_HOST.v".
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 32                                             |
    | Inputs             | 5                                              |
    | Outputs            | 32                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2clock>.
    Found 1-bit tristate buffer for signal <ps2data>.
    Found 12-bit up counter for signal <hold_count>.
    Found 1-bit register for signal <ps2clk_in>.
    Found 1-bit register for signal <ps2data_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <PS2MOUSE_HOST> synthesized.


Synthesizing Unit <ckgen>.
    Related source file is "ckgen.v".
Unit <ckgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <send_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <received_cmd_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <received_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_tx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CMD_OUT/curr_state/FSM> on signal <curr_state[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000001000
 0100  | 0000000000010000
 0101  | 0000000000100000
 0110  | 0000000001000000
 0111  | 0000000010000000
 1000  | 0000000100000000
 1001  | 0000001000000000
 1010  | 0000010000000000
 1011  | 0000100000000000
 1100  | 0001000000000000
 1101  | 0010000000000000
 1110  | 0100000000000000
 1111  | 1000000000000000
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 69
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 11
#      LUT2                        : 1
#      LUT2_L                      : 2
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT4                        : 20
#      LUT4_D                      : 1
#      MUXCY                       : 11
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 30
#      FDC                         : 17
#      FDP                         : 1
#      FDRE                        : 12
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       22  out of    704     3%  
 Number of Slice Flip Flops:             30  out of   1408     2%  
 Number of 4 input LUTs:                 43  out of   1408     3%  
 Number of IOs:                          20
 Number of bonded IOBs:                  12  out of    108    11%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk                                | instance_name/DCM_SP_INST:CLK0| 30    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                  | Load  |
---------------------------------------------------------------------------------+----------------------------------+-------+
CMD_OUT/curr_state_FSM_Acst_FSM_inv(CMD_OUT/curr_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(CMD_OUT/curr_state_FSM_FFd1)| 18    |
---------------------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.363ns (Maximum Frequency: 229.200MHz)
   Minimum input arrival time before clock: 3.723ns
   Maximum output required time after clock: 9.024ns
   Maximum combinational path delay: 6.420ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.363ns (frequency: 229.200MHz)
  Total number of paths / destination ports: 306 / 52
-------------------------------------------------------------------------
Delay:               4.363ns (Levels of Logic = 3)
  Source:            CMD_OUT/hold_count_1 (FF)
  Destination:       CMD_OUT/curr_state_FSM_FFd14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CMD_OUT/hold_count_1 to CMD_OUT/curr_state_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.590  CMD_OUT/hold_count_1 (CMD_OUT/hold_count_1)
     LUT4_D:I0->O          1   0.648   0.563  CMD_OUT/elapsed_100us10 (CMD_OUT/elapsed_100us10)
     LUT3_D:I0->O          1   0.648   0.423  CMD_OUT/elapsed_100us42 (CMD_OUT/elapsed_100us)
     LUT4:I3->O            1   0.648   0.000  CMD_OUT/curr_state_FSM_FFd14-In1 (CMD_OUT/curr_state_cmp_eq0028)
     FDC:D                     0.252          CMD_OUT/curr_state_FSM_FFd14
    ----------------------------------------
    Total                      4.363ns (2.787ns logic, 1.576ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 18
-------------------------------------------------------------------------
Offset:              3.723ns (Levels of Logic = 3)
  Source:            clocklink (PAD)
  Destination:       CMD_OUT/curr_state_FSM_FFd14 (FF)
  Destination Clock: clk rising

  Data Path: clocklink to CMD_OUT/curr_state_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          17   0.849   1.194  clocklink_IOBUF (led_1_OBUF)
     LUT2_L:I0->LO         1   0.648   0.132  CMD_OUT/curr_state_FSM_FFd3-In11 (N2)
     LUT4:I2->O            1   0.648   0.000  CMD_OUT/curr_state_FSM_FFd14-In1 (CMD_OUT/curr_state_cmp_eq0028)
     FDC:D                     0.252          CMD_OUT/curr_state_FSM_FFd14
    ----------------------------------------
    Total                      3.723ns (2.397ns logic, 1.326ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 2
-------------------------------------------------------------------------
Offset:              9.024ns (Levels of Logic = 4)
  Source:            CMD_OUT/curr_state_FSM_FFd11 (FF)
  Destination:       datalink (PAD)
  Source Clock:      clk rising

  Data Path: CMD_OUT/curr_state_FSM_FFd11 to datalink
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.674  CMD_OUT/curr_state_FSM_FFd11 (CMD_OUT/curr_state_FSM_FFd11)
     LUT4:I0->O            1   0.648   0.452  CMD_OUT/ps2data_out23 (CMD_OUT/ps2data_out23)
     LUT3:I2->O            1   0.648   0.423  CMD_OUT/ps2data_out38_SW0 (N12)
     LUT4:I3->O            1   0.648   0.420  CMD_OUT/ps2data_out38 (CMD_OUT/ps2data_out)
     IOBUF:I->IO               4.520          datalink_IOBUF (datalink)
    ----------------------------------------
    Total                      9.024ns (7.055ns logic, 1.969ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.420ns (Levels of Logic = 2)
  Source:            clocklink (PAD)
  Destination:       led<1> (PAD)

  Data Path: clocklink to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          17   0.849   1.051  clocklink_IOBUF (led_1_OBUF)
     OBUF:I->O                 4.520          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      6.420ns (5.369ns logic, 1.051ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.20 secs
 
--> 

Total memory usage is 4551884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

