#This file is produced by Cstimer

****************************************

                  Clock setup                 

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 11 
	 -fmax 119.859238
	 from clock domain clk_ddr 
****************************************

#### Path 1 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/mc_clk (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[17] (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                Fanout      Incr       Path  
  ---------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                        0.00       0.00  
  clock source latency                                             0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                   0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)          4                       
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk_ug (DDR_CRG_CORE)           1906.09    1906.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk (DDR_CRG_CORE)                 1.00    1907.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net (net)               2                       
  u_ddr_v1_u_inst_u_ddrc/mc_clk (ctrl_wrapper)                     0.00    1907.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                 1973.00    3880.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                  5                       
  ii05342/f[1] (FG6X2)                                          1930.68    5810.77 r
  ii05342/xy (FG6X2)                                             260.00    6070.77 r
  ii05342|xy_net (net)                                      2                       
  ii05343/f[5] (LRAM64)                                          867.92    6938.69 r
  ii05343/xy (LRAM64)                                            120.00    7058.69 r
  ii05343|xy_net (net)                                      2                       
  ii05344/f[5] (FG6X2)                                           670.40    7729.09 r
  ii05344/xy (FG6X2)                                             120.00    7849.09 r
  ii05344|xy_net (net)                                      1                       
  u_ddr_v1_u_inst_u_ddrc/i_p1[17] (ctrl_wrapper)                2070.12    9919.21 r
  data arrival time                                                        9919.21  

  clock clk_ddr (rise edge)                                     5000.00    5000.00  
  clock source latency                                             0.00    5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                   0.00    5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)          4                       
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk_ug (DDR_CRG_CORE)           1906.09    6906.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk (DDR_CRG_CORE)                 1.00    6907.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net (net)               2                       
  u_ddr_v1_u_inst_u_ddrc/mc_clk (ctrl_wrapper)                     0.00    6907.09 r
  library setup time                                            -331.00    6576.09  
  data required time                                                       6576.09  
  ---------------------------------------------------------------------------------------
  data required time                                                       6576.09  
  data arrival time                                                        9919.21  
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -3343.12  

#### Path 2 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_1__ADD_2/b (ADD_1BIT)                                           912.88   3109.97 r
  carry_8_1__ADD_2/co (ADD_1BIT)                                          240.00   3349.97 r
  carry_8_1__ADD_2|co_net (net)                                      1                      
  carry_8_1__ADD_3/ci (ADD_1BIT)                                            0.00   3349.97 r
  carry_8_1__ADD_3/co (ADD_1BIT)                                           90.00   3439.97 r
  carry_8_1__ADD_3|co_net (net)                                      1                      
  carry_8_1__ADD_4/ci (ADD_1BIT)                                            0.00   3439.97 r
  carry_8_1__ADD_4/co (ADD_1BIT)                                           90.00   3529.97 r
  carry_8_1__ADD_4|co_net (net)                                      1                      
  carry_8_1__ADD_5/ci (ADD_1BIT)                                            0.00   3529.97 r
  carry_8_1__ADD_5/co (ADD_1BIT)                                           90.00   3619.97 r
  carry_8_1__ADD_5|co_net (net)                                      1                      
  carry_8_1__ADD_6/ci (ADD_1BIT)                                            0.00   3619.97 r
  carry_8_1__ADD_6/co (ADD_1BIT)                                           90.00   3709.97 r
  carry_8_1__ADD_6|co_net (net)                                      1                      
  carry_8_1__ADD_7/ci (ADD_1BIT)                                            0.00   3709.97 r
  carry_8_1__ADD_7/s (ADD_1BIT)                                           151.00   3860.97 r
  carry_8_1__ADD_7|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/di (REG2CKSR)                778.76   4639.73 r
  data arrival time                                                                4639.73  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                4639.73  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2398.36  

#### Path 3 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_1__ADD_2/b (ADD_1BIT)                                           912.88   3109.97 r
  carry_8_1__ADD_2/co (ADD_1BIT)                                          240.00   3349.97 r
  carry_8_1__ADD_2|co_net (net)                                      1                      
  carry_8_1__ADD_3/ci (ADD_1BIT)                                            0.00   3349.97 r
  carry_8_1__ADD_3/co (ADD_1BIT)                                           90.00   3439.97 r
  carry_8_1__ADD_3|co_net (net)                                      1                      
  carry_8_1__ADD_4/ci (ADD_1BIT)                                            0.00   3439.97 r
  carry_8_1__ADD_4/co (ADD_1BIT)                                           90.00   3529.97 r
  carry_8_1__ADD_4|co_net (net)                                      1                      
  carry_8_1__ADD_5/ci (ADD_1BIT)                                            0.00   3529.97 r
  carry_8_1__ADD_5/co (ADD_1BIT)                                           90.00   3619.97 r
  carry_8_1__ADD_5|co_net (net)                                      1                      
  carry_8_1__ADD_6/ci (ADD_1BIT)                                            0.00   3619.97 r
  carry_8_1__ADD_6/s (ADD_1BIT)                                           151.00   3770.97 r
  carry_8_1__ADD_6|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/di (REG2CKSR)                834.79   4605.76 r
  data arrival time                                                                4605.76  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                4605.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2432.33  

#### Path 4 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_1__ADD_2/b (ADD_1BIT)                                           912.88   3109.97 r
  carry_8_1__ADD_2/co (ADD_1BIT)                                          240.00   3349.97 r
  carry_8_1__ADD_2|co_net (net)                                      1                      
  carry_8_1__ADD_3/ci (ADD_1BIT)                                            0.00   3349.97 r
  carry_8_1__ADD_3/s (ADD_1BIT)                                           151.00   3500.97 r
  carry_8_1__ADD_3|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]/di (REG2CKSR)                860.79   4361.76 r
  data arrival time                                                                4361.76  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                4361.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2676.33  

#### Path 5 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_1__ADD_2/b (ADD_1BIT)                                           912.88   3109.97 r
  carry_8_1__ADD_2/co (ADD_1BIT)                                          240.00   3349.97 r
  carry_8_1__ADD_2|co_net (net)                                      1                      
  carry_8_1__ADD_3/ci (ADD_1BIT)                                            0.00   3349.97 r
  carry_8_1__ADD_3/co (ADD_1BIT)                                           90.00   3439.97 r
  carry_8_1__ADD_3|co_net (net)                                      1                      
  carry_8_1__ADD_4/ci (ADD_1BIT)                                            0.00   3439.97 r
  carry_8_1__ADD_4/co (ADD_1BIT)                                           90.00   3529.97 r
  carry_8_1__ADD_4|co_net (net)                                      1                      
  carry_8_1__ADD_5/ci (ADD_1BIT)                                            0.00   3529.97 r
  carry_8_1__ADD_5/s (ADD_1BIT)                                           151.00   3680.97 r
  carry_8_1__ADD_5|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/di (REG2CKSR)                599.79   4280.76 r
  data arrival time                                                                4280.76  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                4280.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2757.33  

#### Path 6 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_1__ADD_2/b (ADD_1BIT)                                           912.88   3109.97 r
  carry_8_1__ADD_2/co (ADD_1BIT)                                          240.00   3349.97 r
  carry_8_1__ADD_2|co_net (net)                                      1                      
  carry_8_1__ADD_3/ci (ADD_1BIT)                                            0.00   3349.97 r
  carry_8_1__ADD_3/co (ADD_1BIT)                                           90.00   3439.97 r
  carry_8_1__ADD_3|co_net (net)                                      1                      
  carry_8_1__ADD_4/ci (ADD_1BIT)                                            0.00   3439.97 r
  carry_8_1__ADD_4/s (ADD_1BIT)                                           151.00   3590.97 r
  carry_8_1__ADD_4|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/di (REG2CKSR)                599.79   4190.76 r
  data arrival time                                                                4190.76  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                4190.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2847.33  

#### Path 7 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/en (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net (net)            3                      
  ii05549/f[1] (FG6X2)                                                    790.88   2987.97 r
  ii05549/xy (FG6X2)                                                      260.00   3247.97 r
  ii05549|xy_net (net)                                               1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/en (LBUF)              467.12   3715.09 r
  data arrival time                                                                3715.09  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  library setup time                                                     -107.00   6694.09  
  data required time                                                               6694.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               6694.09  
  data arrival time                                                                3715.09  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2979.00  

#### Path 8 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rstn_flag_reg/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net (net)            3                      
  ii05568/f[0] (FG6X2)                                                    740.88   2937.97 r
  ii05568/xy (FG6X2)                                                      280.00   3217.97 r
  ii05568|xy_net (net)                                               1                      
  ii05569/f[4] (FG6X2)                                                    260.12   3478.09 r
  ii05569/xy (FG6X2)                                                      130.00   3608.09 r
  ii05569|xy_net (net)                                               1                      
  clk_rst_manage_ins_ddr_rstn_flag_reg/di (REG2CKSR)                      345.45   3953.54 r
  data arrival time                                                                3953.54  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1/clk (LBUF)                  1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1/sclk (LBUF)                  265.00   7066.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg.sclk1 (net)                   1                      
  clk_rst_manage_ins_ddr_rstn_flag_reg/sclk1 (REG2CKSR)                     0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                3953.54  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      3084.55  

#### Path 9 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_1__ADD_2/b (ADD_1BIT)                                           912.88   3109.97 r
  carry_8_1__ADD_2/s (ADD_1BIT)                                           183.00   3292.97 r
  carry_8_1__ADD_2|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/di (REG2CKSR)                604.79   3897.76 r
  data arrival time                                                                3897.76  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                3897.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      3140.33  

#### Path 10 #########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net (net)            2                      
  carry_8_1__ADD_1/b (ADD_1BIT)                                           655.88   2852.97 r
  carry_8_1__ADD_1/s (ADD_1BIT)                                           183.00   3035.97 r
  carry_8_1__ADD_1|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/di (REG2CKSR)                829.79   3865.76 r
  data arrival time                                                                3865.76  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                3865.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      3172.33  

#### Path 11 #########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  ii05547/f[5] (FG6X2)                                                    271.47   2468.56 r
  ii05547/xy (FG6X2)                                                      120.00   2588.56 r
  ii05547|xy_net (net)                                               1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/di (REG2CKSR)                 76.40   2664.96 r
  data arrival time                                                                2664.96  

  clock clk_ddr (rise edge)                                              5000.00   5000.00  
  clock source latency                                                      0.00   5000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00   5000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   6801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   7066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   7066.09 r
  library setup time                                                      -28.00   7038.09  
  data required time                                                               7038.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               7038.09  
  data arrival time                                                                2664.96  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      4373.13  

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 10 
	 -fmax 344.164185
	 from clock domain clk_ddr_cfg 
****************************************

#### Path 1 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/co (ADD_1BIT)                                                90.00    3447.89 r
  carry_8_0__ADD_1|co_net (net)                                          1                        
  carry_8_0__ADD_2/ci (ADD_1BIT)                                                 0.00    3447.89 r
  carry_8_0__ADD_2/co (ADD_1BIT)                                                90.00    3537.89 r
  carry_8_0__ADD_2|co_net (net)                                          1                        
  carry_8_0__ADD_3/ci (ADD_1BIT)                                                 0.00    3537.89 r
  carry_8_0__ADD_3/co (ADD_1BIT)                                                90.00    3627.89 r
  carry_8_0__ADD_3|co_net (net)                                          1                        
  carry_8_0__ADD_4/ci (ADD_1BIT)                                                 0.00    3627.89 r
  carry_8_0__ADD_4/co (ADD_1BIT)                                                90.00    3717.89 r
  carry_8_0__ADD_4|co_net (net)                                          1                        
  carry_8_0__ADD_5/ci (ADD_1BIT)                                                 0.00    3717.89 r
  carry_8_0__ADD_5/co (ADD_1BIT)                                                90.00    3807.89 r
  carry_8_0__ADD_5|co_net (net)                                          1                        
  carry_8_0__ADD_6/ci (ADD_1BIT)                                                 0.00    3807.89 r
  carry_8_0__ADD_6/co (ADD_1BIT)                                                90.00    3897.89 r
  carry_8_0__ADD_6|co_net (net)                                          1                        
  carry_8_0__ADD_7/ci (ADD_1BIT)                                                 0.00    3897.89 r
  carry_8_0__ADD_7/s (ADD_1BIT)                                                151.00    4048.89 r
  carry_8_0__ADD_7|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/di (REG2CKSR)                 894.79    4943.68 r
  data arrival time                                                                      4943.68  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4943.68  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37094.41  

#### Path 2 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/co (ADD_1BIT)                                                90.00    3447.89 r
  carry_8_0__ADD_1|co_net (net)                                          1                        
  carry_8_0__ADD_2/ci (ADD_1BIT)                                                 0.00    3447.89 r
  carry_8_0__ADD_2/co (ADD_1BIT)                                                90.00    3537.89 r
  carry_8_0__ADD_2|co_net (net)                                          1                        
  carry_8_0__ADD_3/ci (ADD_1BIT)                                                 0.00    3537.89 r
  carry_8_0__ADD_3/co (ADD_1BIT)                                                90.00    3627.89 r
  carry_8_0__ADD_3|co_net (net)                                          1                        
  carry_8_0__ADD_4/ci (ADD_1BIT)                                                 0.00    3627.89 r
  carry_8_0__ADD_4/co (ADD_1BIT)                                                90.00    3717.89 r
  carry_8_0__ADD_4|co_net (net)                                          1                        
  carry_8_0__ADD_5/ci (ADD_1BIT)                                                 0.00    3717.89 r
  carry_8_0__ADD_5/co (ADD_1BIT)                                                90.00    3807.89 r
  carry_8_0__ADD_5|co_net (net)                                          1                        
  carry_8_0__ADD_6/ci (ADD_1BIT)                                                 0.00    3807.89 r
  carry_8_0__ADD_6/s (ADD_1BIT)                                                151.00    3958.89 r
  carry_8_0__ADD_6|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]/di (REG2CKSR)                 921.79    4880.68 r
  data arrival time                                                                      4880.68  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4880.68  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37157.41  

#### Path 3 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/co (ADD_1BIT)                                                90.00    3447.89 r
  carry_8_0__ADD_1|co_net (net)                                          1                        
  carry_8_0__ADD_2/ci (ADD_1BIT)                                                 0.00    3447.89 r
  carry_8_0__ADD_2/co (ADD_1BIT)                                                90.00    3537.89 r
  carry_8_0__ADD_2|co_net (net)                                          1                        
  carry_8_0__ADD_3/ci (ADD_1BIT)                                                 0.00    3537.89 r
  carry_8_0__ADD_3/co (ADD_1BIT)                                                90.00    3627.89 r
  carry_8_0__ADD_3|co_net (net)                                          1                        
  carry_8_0__ADD_4/ci (ADD_1BIT)                                                 0.00    3627.89 r
  carry_8_0__ADD_4/s (ADD_1BIT)                                                151.00    3778.89 r
  carry_8_0__ADD_4|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/di (REG2CKSR)                 634.79    4413.68 r
  data arrival time                                                                      4413.68  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4413.68  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37624.41  

#### Path 4 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/s (ADD_1BIT)                                                151.00    3508.89 r
  carry_8_0__ADD_1|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/di (REG2CKSR)                 889.79    4398.68 r
  data arrival time                                                                      4398.68  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4398.68  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37639.41  

#### Path 5 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/co (ADD_1BIT)                                                90.00    3447.89 r
  carry_8_0__ADD_1|co_net (net)                                          1                        
  carry_8_0__ADD_2/ci (ADD_1BIT)                                                 0.00    3447.89 r
  carry_8_0__ADD_2/co (ADD_1BIT)                                                90.00    3537.89 r
  carry_8_0__ADD_2|co_net (net)                                          1                        
  carry_8_0__ADD_3/ci (ADD_1BIT)                                                 0.00    3537.89 r
  carry_8_0__ADD_3/s (ADD_1BIT)                                                151.00    3688.89 r
  carry_8_0__ADD_3|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/di (REG2CKSR)                 629.79    4318.68 r
  data arrival time                                                                      4318.68  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4318.68  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37719.41  

#### Path 6 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/co (ADD_1BIT)                                                90.00    3447.89 r
  carry_8_0__ADD_1|co_net (net)                                          1                        
  carry_8_0__ADD_2/ci (ADD_1BIT)                                                 0.00    3447.89 r
  carry_8_0__ADD_2/co (ADD_1BIT)                                                90.00    3537.89 r
  carry_8_0__ADD_2|co_net (net)                                          1                        
  carry_8_0__ADD_3/ci (ADD_1BIT)                                                 0.00    3537.89 r
  carry_8_0__ADD_3/co (ADD_1BIT)                                                90.00    3627.89 r
  carry_8_0__ADD_3|co_net (net)                                          1                        
  carry_8_0__ADD_4/ci (ADD_1BIT)                                                 0.00    3627.89 r
  carry_8_0__ADD_4/co (ADD_1BIT)                                                90.00    3717.89 r
  carry_8_0__ADD_4|co_net (net)                                          1                        
  carry_8_0__ADD_5/ci (ADD_1BIT)                                                 0.00    3717.89 r
  carry_8_0__ADD_5/s (ADD_1BIT)                                                151.00    3868.89 r
  carry_8_0__ADD_5|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/di (REG2CKSR)                 448.76    4317.65 r
  data arrival time                                                                      4317.65  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4317.65  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37720.44  

#### Path 7 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  carry_8_0__ADD_0.notinv0/i (CFG_NOTINV)                                      925.80    3122.89 r
  carry_8_0__ADD_0.notinv0/o (CFG_NOTINV)                                        0.00    3122.89 r
  carry_8_0__ADD_0.ainv (net)                                            1                        
  carry_8_0__ADD_0/a (ADD_1BIT)                                                  0.00    3122.89 r
  carry_8_0__ADD_0/co (ADD_1BIT)                                               235.00    3357.89 r
  carry_8_0__ADD_0|co_net (net)                                          1                        
  carry_8_0__ADD_1/ci (ADD_1BIT)                                                 0.00    3357.89 r
  carry_8_0__ADD_1/co (ADD_1BIT)                                                90.00    3447.89 r
  carry_8_0__ADD_1|co_net (net)                                          1                        
  carry_8_0__ADD_2/ci (ADD_1BIT)                                                 0.00    3447.89 r
  carry_8_0__ADD_2/s (ADD_1BIT)                                                151.00    3598.89 r
  carry_8_0__ADD_2|s_net (net)                                           1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/di (REG2CKSR)                 634.79    4233.68 r
  data arrival time                                                                      4233.68  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      4233.68  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           37804.41  

#### Path 8 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rstn_flag_reg/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net (net)            3                        
  ii05545/f[5] (LRAM64)                                                        906.88    3103.97 r
  ii05545/xy (LRAM64)                                                          120.00    3223.97 r
  ii05545|xy_net (net)                                                   1                        
  ii05546/f[4] (FG6X2)                                                         446.40    3670.37 r
  ii05546/xy (FG6X2)                                                           130.00    3800.37 r
  ii05546|xy_net (net)                                                   1                        
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg/di (REG2CKSR)                        78.40    3878.77 r
  data arrival time                                                                      3878.77  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1/clk (LBUF)                   1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1/sclk (LBUF)                   265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sclk1 (net)                   1                        
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg/sclk1 (REG2CKSR)                      0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      3878.77  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           38159.32  

#### Path 9 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/en (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net (net)            3                        
  ii05526/f[0] (FG6X2)                                                         525.88    2722.97 r
  ii05526/xy (FG6X2)                                                           280.00    3002.97 r
  ii05526|xy_net (net)                                                   1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/en (LBUF)               207.12    3210.09 r
  data arrival time                                                                      3210.09  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  library setup time                                                          -107.00   41694.09  
  data required time                                                                    41694.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    41694.09  
  data arrival time                                                                      3210.09  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           38484.00  

#### Path 10 #########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: max
  Cycle D-value: T

  Point                                                             Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                  0.00       0.00  
  clock source latency                                                           0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                        
  ii05524/f[5] (FG6X2)                                                         271.47    2468.56 r
  ii05524/xy (FG6X2)                                                           120.00    2588.56 r
  ii05524|xy_net (net)                                                   1                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/di (REG2CKSR)                  78.40    2666.96 r
  data arrival time                                                                      2666.96  

  clock clk_ddr_cfg (rise edge)                                              40000.00   40000.00  
  clock source latency                                                           0.00   40000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                 0.00   40000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)             1801.09   41801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)             265.00   42066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                        
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)                0.00   42066.09 r
  library setup time                                                           -28.00   42038.09  
  data required time                                                                    42038.09  
  -----------------------------------------------------------------------------------------------------
  data required time                                                                    42038.09  
  data arrival time                                                                      2666.96  
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                           39371.13  

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 500 
	 -fmax 118.614807
	 from clock domain sys_clk 
****************************************

#### Path 1 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06027/f[3] (LRAM64)                                                   2510.68    5586.77 r
  ii06027/xy (LRAM64)                                                      180.00    5766.77 r
  ii06027|xy_net (net)                                               1                        
  ii06029/f[0] (LRAM64)                                                   1355.12    7121.89 r
  ii06029/xy (LRAM64)                                                      280.00    7401.89 r
  ii06029|xy_net (net)                                               1                        
  ii06030/f[2] (LRAM64)                                                   1871.40    9273.29 r
  ii06030/xy (LRAM64)                                                      200.00    9473.29 r
  ii06030|xy_net (net)                                               1                        
  u_FDMA_fdma_wstart_locked_reg/di (REG2CKSR)                              995.45   10468.74 r
  data arrival time                                                                 10468.74  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                    265.00   12066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                    2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                       -28.00   12038.09  
  data required time                                                                12038.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12038.09  
  data arrival time                                                                 10468.74  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        1569.35  

#### Path 2 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[30].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784/f[1] (FG6X2)                                                    1260.40    8659.01 r
  ii05784/xy (FG6X2)                                                       260.00    8919.01 r
  ii05784|xy_net (net)                                               4                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/en (LBUF)                                879.32    9798.33 r
  data arrival time                                                                  9798.33  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                              1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  9798.33  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        1889.76  

#### Path 3 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[3].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784/f[1] (FG6X2)                                                    1260.40    8659.01 r
  ii05784/xy (FG6X2)                                                       260.00    8919.01 r
  ii05784|xy_net (net)                                               4                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/en (LBUF)                                 633.44    9552.45 r
  data arrival time                                                                  9552.45  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/clk (LBUF)                               1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  9552.45  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2141.64  

#### Path 4 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[27].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784/f[1] (FG6X2)                                                    1260.40    8659.01 r
  ii05784/xy (FG6X2)                                                       260.00    8919.01 r
  ii05784|xy_net (net)                                               4                        
  u_FDMA_axi_awaddr_reg[27].lbuf1/en (LBUF)                                610.32    9529.33 r
  data arrival time                                                                  9529.33  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[27].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  9529.33  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2164.76  

#### Path 5 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[17] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05344/f[5] (FG6X2)                                                     670.40    6925.09 r
  ii05344/xy (FG6X2)                                                       120.00    7045.09 r
  ii05344|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[17] (ctrl_wrapper)                          2070.12    9115.21 r
  data arrival time                                                                  9115.21  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  9115.21  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2166.88  

#### Path 6 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[21].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784_dup/f[3] (FG6X2)                                                1260.40    8659.01 r
  ii05784_dup/xy (FG6X2)                                                   180.00    8839.01 r
  ii05784_dup|xy_net (net)                                           3                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/en (LBUF)                                586.56    9425.57 r
  data arrival time                                                                  9425.57  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  9425.57  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2268.52  

#### Path 7 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[0].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784_dup/f[3] (FG6X2)                                                1260.40    8659.01 r
  ii05784_dup/xy (FG6X2)                                                   180.00    8839.01 r
  ii05784_dup|xy_net (net)                                           3                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/en (LBUF)                                 518.84    9357.85 r
  data arrival time                                                                  9357.85  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                               1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  9357.85  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2330.24  

#### Path 8 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[4].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784/f[1] (FG6X2)                                                    1260.40    8659.01 r
  ii05784/xy (FG6X2)                                                       260.00    8919.01 r
  ii05784|xy_net (net)                                               4                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/en (LBUF)                                 371.32    9290.33 r
  data arrival time                                                                  9290.33  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                               1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  9290.33  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2397.76  

#### Path 9 ##########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[25].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05674/f[0] (FG6X2)                                                    1202.56    8606.46 r
  ii05674/xy (FG6X2)                                                       280.00    8886.46 r
  ii05674|xy_net (net)                                               2                        
  u_FDMA_axi_araddr_reg[25].lbuf1/en (LBUF)                                354.92    9241.38 r
  data arrival time                                                                  9241.38  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  9241.38  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2452.71  

#### Path 10 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[2].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05674/f[0] (FG6X2)                                                    1202.56    8606.46 r
  ii05674/xy (FG6X2)                                                       280.00    8886.46 r
  ii05674|xy_net (net)                                               2                        
  u_FDMA_axi_araddr_reg[2].lbuf1/en (LBUF)                                 212.40    9098.86 r
  data arrival time                                                                  9098.86  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                               1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  9098.86  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2595.23  

#### Path 11 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[13].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  ii05784_dup/f[3] (FG6X2)                                                1260.40    8659.01 r
  ii05784_dup/xy (FG6X2)                                                   180.00    8839.01 r
  ii05784_dup|xy_net (net)                                           3                        
  u_FDMA_axi_awaddr_reg[13].lbuf1/en (LBUF)                                217.84    9056.85 r
  data arrival time                                                                  9056.85  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  9056.85  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2637.24  

#### Path 12 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[12].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05674_dup/f[1] (FG6X2)                                                 822.56    8226.46 r
  ii05674_dup/xy (FG6X2)                                                   260.00    8486.46 r
  ii05674_dup|xy_net (net)                                           3                        
  u_FDMA_axi_araddr_reg[12].lbuf0/en (LBUF)                                540.92    9027.38 r
  data arrival time                                                                  9027.38  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[12].lbuf0/clk (LBUF)                              1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  9027.38  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2660.71  

#### Path 13 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05878/f[1] (FG6X2)                                              5887.39    8078.48 r
  ii05878/xy (FG6X2)                                                 260.00    8338.48 r
  ii05878|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[6]/di (REG2CKSR)                            1010.45    9348.93 r
  data arrival time                                                            9348.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                         1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                         265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                         4                        
  u_FDMA_axi_awaddr_reg[6]/sclk0 (REG2CKSR)                            0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            9348.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  2683.16  

#### Path 14 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05877/f[4] (FG6X2)                                              5657.39    7848.48 r
  ii05877/xy (FG6X2)                                                 130.00    7978.48 r
  ii05877|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[5]/di (REG2CKSR)                            1240.45    9218.93 r
  data arrival time                                                            9218.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                         1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                         265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                         4                        
  u_FDMA_axi_awaddr_reg[5]/sclk0 (REG2CKSR)                            0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            9218.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  2813.16  

#### Path 15 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[16].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05674_dup/f[1] (FG6X2)                                                 822.56    8226.46 r
  ii05674_dup/xy (FG6X2)                                                   260.00    8486.46 r
  ii05674_dup|xy_net (net)                                           3                        
  u_FDMA_axi_araddr_reg[16].lbuf1/en (LBUF)                                359.92    8846.38 r
  data arrival time                                                                  8846.38  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  8846.38  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2847.71  

#### Path 16 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05774/f[3] (FG6X2)                                              6017.39    8208.48 r
  ii05774/xy (FG6X2)                                                 180.00    8388.48 r
  ii05774|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[6]/di (REG2CKSR)                             786.45    9174.93 r
  data arrival time                                                            9174.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[6]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            9174.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  2863.16  

#### Path 17 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[10].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05674_dup/f[1] (FG6X2)                                                 822.56    8226.46 r
  ii05674_dup/xy (FG6X2)                                                   260.00    8486.46 r
  ii05674_dup|xy_net (net)                                           3                        
  u_FDMA_axi_araddr_reg[10].lbuf1/en (LBUF)                                212.40    8698.86 r
  data arrival time                                                                  8698.86  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  8698.86  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        2995.23  

#### Path 18 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_arvalid_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05778/f[4] (LRAM64)                                             6017.39    8208.48 r
  ii05778/xy (LRAM64)                                                130.00    8338.48 r
  ii05778|xy_net (net)                                         1                        
  u_FDMA_axi_arvalid_reg/di (REG2CKSR)                               677.73    9016.21 r
  data arrival time                                                            9016.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_arvalid_reg.lbuf1/clk (LBUF)                           1801.09   11801.09 r
  u_FDMA_axi_arvalid_reg.lbuf1/sclk (LBUF)                           265.00   12066.09 r
  u_FDMA_axi_arvalid_reg.sclk1 (net)                           1                        
  u_FDMA_axi_arvalid_reg/sclk1 (REG2CKSR)                              0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            9016.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3021.88  

#### Path 19 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05766/f[1] (LRAM64)                                             5747.39    7938.48 r
  ii05766/xy (LRAM64)                                                260.00    8198.48 r
  ii05766|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[2]/di (REG2CKSR)                             791.73    8990.21 r
  data arrival time                                                            8990.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[2]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8990.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3047.88  

#### Path 20 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05741/f[4] (FG6X2)                                              5256.39    7447.48 r
  ii05741/xy (FG6X2)                                                 130.00    7577.48 r
  ii05741|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[10]/di (REG2CKSR)                           1376.45    8953.93 r
  data arrival time                                                            8953.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[10]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8953.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3084.16  

#### Path 21 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awvalid_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05882/f[5] (FG6X2)                                              6017.39    8208.48 r
  ii05882/xy (FG6X2)                                                 120.00    8328.48 r
  ii05882|xy_net (net)                                         1                        
  u_FDMA_axi_awvalid_reg/di (REG2CKSR)                               605.45    8933.93 r
  data arrival time                                                            8933.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awvalid_reg.lbuf0/clk (LBUF)                           1795.09   11795.09 r
  u_FDMA_axi_awvalid_reg.lbuf0/sclk (LBUF)                           265.00   12060.09 r
  u_FDMA_axi_awvalid_reg.sclk1 (net)                           1                        
  u_FDMA_axi_awvalid_reg/sclk0 (REG2CKSR)                              0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            8933.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3098.16  

#### Path 22 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05771/f[2] (FG6X2)                                              5747.39    7938.48 r
  ii05771/xy (FG6X2)                                                 200.00    8138.48 r
  ii05771|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[3]/di (REG2CKSR)                             786.45    8924.93 r
  data arrival time                                                            8924.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[3]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8924.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3113.16  

#### Path 23 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05756/f[4] (FG6X2)                                              5521.39    7712.48 r
  ii05756/xy (FG6X2)                                                 130.00    7842.48 r
  ii05756|xy_net (net)                                         1                        
  PCKRTINSERT_C108R81_lut_1/f[4] (FG6X2)                             856.40    8698.88 r
  PCKRTINSERT_C108R81_lut_1/xy (FG6X2)                               130.00    8828.88 r
  PCKRTINSERT_C108R81_lut_1|xy_net (net)                       1                        
  u_FDMA_axi_araddr_reg[23]/di (REG2CKSR)                             78.40    8907.28 r
  data arrival time                                                            8907.28  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[23]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8907.28  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3130.81  

#### Path 24 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05855/f[1] (FG6X2)                                              5657.39    7848.48 r
  ii05855/xy (FG6X2)                                                 260.00    8108.48 r
  ii05855|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[14]/di (REG2CKSR)                            750.45    8858.93 r
  data arrival time                                                            8858.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                        3                        
  u_FDMA_axi_awaddr_reg[14]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8858.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3179.16  

#### Path 25 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05772/f[4] (LRAM64)                                             5747.39    7938.48 r
  ii05772/xy (LRAM64)                                                130.00    8068.48 r
  ii05772|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[4]/di (REG2CKSR)                             786.45    8854.93 r
  data arrival time                                                            8854.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[4]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8854.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3183.16  

#### Path 26 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05879/f[4] (FG6X2)                                              5657.39    7848.48 r
  ii05879/xy (FG6X2)                                                 130.00    7978.48 r
  ii05879|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[7]/di (REG2CKSR)                             866.73    8845.21 r
  data arrival time                                                            8845.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                         1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                         265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                         4                        
  u_FDMA_axi_awaddr_reg[7]/sclk0 (REG2CKSR)                            0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            8845.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3186.88  

#### Path 27 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05854/f[3] (FG6X2)                                              5657.39    7848.48 r
  ii05854/xy (FG6X2)                                                 180.00    8028.48 r
  ii05854|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[13]/di (REG2CKSR)                            755.45    8783.93 r
  data arrival time                                                            8783.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                        3                        
  u_FDMA_axi_awaddr_reg[13]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8783.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3254.16  

#### Path 28 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06107/f[4] (FG6X2)                                              6363.39    8554.48 r
  ii06107/xy (FG6X2)                                                 130.00    8684.48 r
  ii06107|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[7]/di (REG2CKSR)                               76.40    8760.88 r
  data arrival time                                                            8760.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[7]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8760.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3277.21  

#### Path 29 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06109/f[4] (FG6X2)                                              6363.39    8554.48 r
  ii06109/xy (FG6X2)                                                 130.00    8684.48 r
  ii06109|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[9]/di (REG2CKSR)                               76.40    8760.88 r
  data arrival time                                                            8760.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[9]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8760.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3277.21  

#### Path 30 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05860/f[0] (FG6X2)                                              5521.39    7712.48 r
  ii05860/xy (FG6X2)                                                 280.00    7992.48 r
  ii05860|xy_net (net)                                         1                        
  PCKRTINSERT_C100R81_lut_1/f[3] (FG6X2)                             446.40    8438.88 r
  PCKRTINSERT_C100R81_lut_1/xy (FG6X2)                               180.00    8618.88 r
  PCKRTINSERT_C100R81_lut_1|xy_net (net)                       1                        
  u_FDMA_axi_awaddr_reg[19]/di (REG2CKSR)                             78.40    8697.28 r
  data arrival time                                                            8697.28  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                        8                        
  u_FDMA_axi_awaddr_reg[19]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8697.28  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3340.81  

#### Path 31 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05775/f[0] (FG6X2)                                              5402.39    7593.48 r
  ii05775/xy (FG6X2)                                                 280.00    7873.48 r
  ii05775|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[7]/di (REG2CKSR)                             791.73    8665.21 r
  data arrival time                                                            8665.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[7]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8665.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3372.88  

#### Path 32 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05876/f[2] (FG6X2)                                              5256.39    7447.48 r
  ii05876/xy (FG6X2)                                                 200.00    7647.48 r
  ii05876|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[4]/di (REG2CKSR)                            1010.45    8657.93 r
  data arrival time                                                            8657.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                         1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                         265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                         4                        
  u_FDMA_axi_awaddr_reg[4]/sclk0 (REG2CKSR)                            0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            8657.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3374.16  

#### Path 33 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06083/f[4] (FG6X2)                                              3296.39    5487.48 r
  ii06083/xy (FG6X2)                                                 130.00    5617.48 r
  ii06083|xy_net (net)                                         2                        
  ii06084/f[5] (LRAM64)                                              971.40    6588.88 r
  ii06084/xy (LRAM64)                                                120.00    6708.88 r
  ii06084|xy_net (net)                                         1                        
  u_FDMA_wburst_len_reg[0]/di (REG2CKSR)                            1906.73    8615.61 r
  data arrival time                                                            8615.61  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[1].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_wburst_len_reg[1].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_wburst_len_reg[1].sclk1 (net)                         2                        
  u_FDMA_wburst_len_reg[0]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8615.61  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3422.48  

#### Path 34 #########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05768/f[1] (LRAM64)                                      3493.56    7126.49 r
  ii05768/xy (LRAM64)                                         260.00    7386.49 r
  ii05768|xy_net (net)                                  1                        
  u_FDMA_axi_araddr_reg[30]/di (REG2CKSR)                    1181.73    8568.22 r
  data arrival time                                                     8568.22  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                 9                        
  u_FDMA_axi_araddr_reg[30]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     8568.22  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           3469.87  

#### Path 35 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05752/f[2] (FG6X2)                                              5160.39    7351.48 r
  ii05752/xy (FG6X2)                                                 200.00    7551.48 r
  ii05752|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[20]/di (REG2CKSR)                            997.73    8549.21 r
  data arrival time                                                            8549.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[20]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8549.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3488.88  

#### Path 36 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05955/f[4] (FG6X2)                                                    3320.41    6396.50 r
  ii05955/xy (FG6X2)                                                       130.00    6526.50 r
  ii05955|xy_net (net)                                               1                        
  ii05958/f[5] (FG6X2)                                                    1135.12    7661.62 r
  ii05958/xy (FG6X2)                                                       120.00    7781.62 r
  ii05958|xy_net (net)                                               1                        
  u_FDMA_fdma_rstart_locked_reg/di (REG2CKSR)                              741.73    8523.35 r
  data arrival time                                                                  8523.35  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)                          1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                       -28.00   12038.09  
  data required time                                                                12038.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12038.09  
  data arrival time                                                                  8523.35  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3514.74  

#### Path 37 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05748/f[1] (FG6X2)                                              4885.39    7076.48 r
  ii05748/xy (FG6X2)                                                 260.00    7336.48 r
  ii05748|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[17]/di (REG2CKSR)                           1161.73    8498.21 r
  data arrival time                                                            8498.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[17]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8498.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3539.88  

#### Path 38 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05757/f[0] (LRAM64)                                             4825.39    7016.48 r
  ii05757/xy (LRAM64)                                                280.00    7296.48 r
  ii05757|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[24]/di (REG2CKSR)                           1200.45    8496.93 r
  data arrival time                                                            8496.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[24]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8496.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3541.16  

#### Path 39 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rready_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05883/f[1] (FG6X2)                                                     702.56    8106.46 r
  ii05883/xy (FG6X2)                                                       260.00    8366.46 r
  ii05883|xy_net (net)                                               1                        
  u_FDMA_axi_rready_reg/di (REG2CKSR)                                       78.40    8444.86 r
  data arrival time                                                                  8444.86  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_rready_reg.lbuf0/clk (LBUF)                                  1795.09   11795.09 r
  u_FDMA_axi_rready_reg.lbuf0/sclk (LBUF)                                  265.00   12060.09 r
  u_FDMA_axi_rready_reg.sclk1 (net)                                  1                        
  u_FDMA_axi_rready_reg/sclk0 (REG2CKSR)                                     0.00   12060.09 r
  library setup time                                                       -28.00   12032.09  
  data required time                                                                12032.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12032.09  
  data arrival time                                                                  8444.86  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3587.23  

#### Path 40 #########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05880/f[1] (LRAM64)                                     3088.40    6558.44 r
  ii05880/xy (LRAM64)                                        260.00    6818.44 r
  ii05880|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[8]/di (REG2CKSR)                    1620.45    8438.89 r
  data arrival time                                                    8438.89  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                 1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                 265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                 5                        
  u_FDMA_axi_awaddr_reg[8]/sclk0 (REG2CKSR)                    0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    8438.89  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3593.20  

#### Path 41 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[0].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data8_reg[0].lbuf0/en (LBUF)                                     1512.56    8065.73 r
  data arrival time                                                                  8065.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                    1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  8065.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3622.36  

#### Path 42 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05743/f[3] (FG6X2)                                              4856.39    7047.48 r
  ii05743/xy (FG6X2)                                                 180.00    7227.48 r
  ii05743|xy_net (net)                                         1                        
  PCKRTINSERT_C108R81_lut_0/f[4] (FG6X2)                             917.40    8144.88 r
  PCKRTINSERT_C108R81_lut_0/xy (FG6X2)                               130.00    8274.88 r
  PCKRTINSERT_C108R81_lut_0|xy_net (net)                       1                        
  u_FDMA_axi_araddr_reg[12]/di (REG2CKSR)                             76.40    8351.28 r
  data arrival time                                                            8351.28  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[12].lbuf0/clk (LBUF)                        1795.09   11795.09 r
  u_FDMA_axi_araddr_reg[12].lbuf0/sclk (LBUF)                        265.00   12060.09 r
  u_FDMA_axi_araddr_reg[12].sclk1 (net)                        1                        
  u_FDMA_axi_araddr_reg[12]/sclk0 (REG2CKSR)                           0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            8351.28  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3680.81  

#### Path 43 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05761/f[0] (LRAM64)                                             4825.39    7016.48 r
  ii05761/xy (LRAM64)                                                280.00    7296.48 r
  ii05761|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[26]/di (REG2CKSR)                           1047.73    8344.21 r
  data arrival time                                                            8344.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[26]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8344.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3693.88  

#### Path 44 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05751/f[3] (FG6X2)                                              4875.39    7066.48 r
  ii05751/xy (FG6X2)                                                 180.00    7246.48 r
  ii05751|xy_net (net)                                         1                        
  PCKRTINSERT_C106R80_lut_0/f[5] (LRAM64)                            858.40    8104.88 r
  PCKRTINSERT_C106R80_lut_0/xy (LRAM64)                              120.00    8224.88 r
  PCKRTINSERT_C106R80_lut_0|xy_net (net)                       1                        
  u_FDMA_axi_araddr_reg[1]/di (REG2CKSR)                              76.40    8301.28 r
  data arrival time                                                            8301.28  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[1]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8301.28  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3736.81  

#### Path 45 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii05884/f[3] (FG6X2)                                                     627.56    8031.46 r
  ii05884/xy (FG6X2)                                                       180.00    8211.46 r
  ii05884|xy_net (net)                                               1                        
  u_FDMA_axi_rstart_locked_reg/di (REG2CKSR)                                78.40    8289.86 r
  data arrival time                                                                  8289.86  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                                  1801.09   11801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                                  265.00   12066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                                  2                        
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)                              0.00   12066.09 r
  library setup time                                                       -28.00   12038.09  
  data required time                                                                12038.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12038.09  
  data arrival time                                                                  8289.86  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3748.23  

#### Path 46 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05773/f[0] (FG6X2)                                              5181.39    7372.48 r
  ii05773/xy (FG6X2)                                                 280.00    7652.48 r
  ii05773|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[5]/di (REG2CKSR)                             630.45    8282.93 r
  data arrival time                                                            8282.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[5]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8282.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3755.16  

#### Path 47 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05747/f[4] (FG6X2)                                              5160.39    7351.48 r
  ii05747/xy (FG6X2)                                                 130.00    7481.48 r
  ii05747|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[16]/di (REG2CKSR)                            796.73    8278.21 r
  data arrival time                                                            8278.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[16]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8278.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3759.88  

#### Path 48 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05753/f[5] (FG6X2)                                              4856.39    7047.48 r
  ii05753/xy (FG6X2)                                                 120.00    7167.48 r
  ii05753|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[21]/di (REG2CKSR)                           1096.73    8264.21 r
  data arrival time                                                            8264.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[21]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8264.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3773.88  

#### Path 49 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05759/f[4] (FG6X2)                                              4825.39    7016.48 r
  ii05759/xy (FG6X2)                                                 130.00    7146.48 r
  ii05759|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[25]/di (REG2CKSR)                           1099.45    8245.93 r
  data arrival time                                                            8245.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[25]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8245.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3792.16  

#### Path 50 #########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05881/f[0] (FG6X2)                                      3088.40    6558.44 r
  ii05881/xy (FG6X2)                                         280.00    6838.44 r
  ii05881|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[9]/di (REG2CKSR)                    1407.73    8246.17 r
  data arrival time                                                    8246.17  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[3].lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[3].sclk1 (net)                 3                        
  u_FDMA_axi_awaddr_reg[9]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    8246.17  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3791.92  

#### Path 51 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06108/f[3] (FG6X2)                                              5793.39    7984.48 r
  ii06108/xy (FG6X2)                                                 180.00    8164.48 r
  ii06108|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[8]/di (REG2CKSR)                               78.40    8242.88 r
  data arrival time                                                            8242.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[8]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8242.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3795.21  

#### Path 52 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06094/f[3] (FG6X2)                                              5793.39    7984.48 r
  ii06094/xy (FG6X2)                                                 180.00    8164.48 r
  ii06094|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[11]/di (REG2CKSR)                              78.40    8242.88 r
  data arrival time                                                            8242.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[11]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8242.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3795.21  

#### Path 53 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[7].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05960/f[3] (LRAM64)                                                   3646.68    6722.77 r
  ii05960/xy (LRAM64)                                                      180.00    6902.77 r
  ii05960|xy_net (net)                                               6                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/en (LBUF)                                  987.20    7889.97 r
  data arrival time                                                                  7889.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                                1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7889.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3804.12  

#### Path 54 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05765/f[5] (FG6X2)                                              4810.39    7001.48 r
  ii05765/xy (FG6X2)                                                 120.00    7121.48 r
  ii05765|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[29]/di (REG2CKSR)                           1101.73    8223.21 r
  data arrival time                                                            8223.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[29]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8223.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3814.88  

#### Path 55 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05762/f[5] (FG6X2)                                              4810.39    7001.48 r
  ii05762/xy (FG6X2)                                                 120.00    7121.48 r
  ii05762|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[27]/di (REG2CKSR)                           1101.73    8223.21 r
  data arrival time                                                            8223.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[27]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8223.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3814.88  

#### Path 56 #########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05861/f[1] (LRAM64)                                     3088.40    6558.44 r
  ii05861/xy (LRAM64)                                        260.00    6818.44 r
  ii05861|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[1]/di (REG2CKSR)                    1392.73    8211.17 r
  data arrival time                                                    8211.17  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                 1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                 265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                 5                        
  u_FDMA_axi_awaddr_reg[1]/sclk0 (REG2CKSR)                    0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    8211.17  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3820.92  

#### Path 57 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05764/f[2] (LRAM64)                                             4825.39    7016.48 r
  ii05764/xy (LRAM64)                                                200.00    7216.48 r
  ii05764|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[28]/di (REG2CKSR)                            997.73    8214.21 r
  data arrival time                                                            8214.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                        9                        
  u_FDMA_axi_araddr_reg[28]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8214.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3823.88  

#### Path 58 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05742/f[4] (LRAM64)                                             5116.39    7307.48 r
  ii05742/xy (LRAM64)                                                130.00    7437.48 r
  ii05742|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[11]/di (REG2CKSR)                            755.45    8192.93 r
  data arrival time                                                            8192.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[11]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8192.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3845.16  

#### Path 59 #########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  C96R82_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    5148.48 f
  C96R82_csi_logic/cin (CARRY_SKIP_IN)                        47.00    5195.48 f
  C96R82_csi_logic|cin_net (net)                       1                        
  carry_32_4__ADD_24/ci (ADD_1BIT)                             0.00    5195.48 f
  carry_32_4__ADD_24/co (ADD_1BIT)                            90.00    5285.48 f
  carry_32_4__ADD_24|co_net (net)                      1                        
  carry_32_4__ADD_25/ci (ADD_1BIT)                             0.00    5285.48 f
  carry_32_4__ADD_25/co (ADD_1BIT)                            90.00    5375.48 f
  carry_32_4__ADD_25|co_net (net)                      1                        
  carry_32_4__ADD_26/ci (ADD_1BIT)                             0.00    5375.48 f
  carry_32_4__ADD_26/co (ADD_1BIT)                            90.00    5465.48 f
  carry_32_4__ADD_26|co_net (net)                      1                        
  carry_32_4__ADD_27/ci (ADD_1BIT)                             0.00    5465.48 f
  carry_32_4__ADD_27/co (ADD_1BIT)                            90.00    5555.48 f
  carry_32_4__ADD_27|co_net (net)                      1                        
  carry_32_4__ADD_28/ci (ADD_1BIT)                             0.00    5555.48 f
  carry_32_4__ADD_28/co (ADD_1BIT)                            90.00    5645.48 f
  carry_32_4__ADD_28|co_net (net)                      1                        
  carry_32_4__ADD_29/ci (ADD_1BIT)                             0.00    5645.48 f
  carry_32_4__ADD_29/co (ADD_1BIT)                            90.00    5735.48 f
  carry_32_4__ADD_29|co_net (net)                      1                        
  carry_32_4__ADD_30/ci (ADD_1BIT)                             0.00    5735.48 f
  carry_32_4__ADD_30/s (ADD_1BIT)                            151.00    5886.48 f
  carry_32_4__ADD_30|s_net (net)                       1                        
  ii05873/f[0] (LRAM64)                                      829.43    6715.91 f
  ii05873/xy (LRAM64)                                        280.00    6995.91 f
  ii05873|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[30]/di (REG2CKSR)                   1188.45    8184.36 f
  data arrival time                                                    8184.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[30]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    8184.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3847.73  

#### Path 60 #########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05852/f[0] (FG6X2)                                      3088.40    6558.44 r
  ii05852/xy (FG6X2)                                         280.00    6838.44 r
  ii05852|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[11]/di (REG2CKSR)                   1293.73    8132.17 r
  data arrival time                                                    8132.17  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                 1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                 265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                 5                        
  u_FDMA_axi_awaddr_reg[11]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    8132.17  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3899.92  

#### Path 61 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05667/f[1] (FG6X2)                                              4875.39    7066.48 r
  ii05667/xy (FG6X2)                                                 260.00    7326.48 r
  ii05667|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[0]/di (REG2CKSR)                             796.45    8122.93 r
  data arrival time                                                            8122.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[0]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8122.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3915.16  

#### Path 62 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data7_reg[0].lbuf1/en (LBUF)                                     1209.56    7762.73 r
  data arrival time                                                                  7762.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7762.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3931.36  

#### Path 63 #########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  C96R82_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    5148.48 f
  C96R82_csi_logic/cin (CARRY_SKIP_IN)                        47.00    5195.48 f
  C96R82_csi_logic|cin_net (net)                       1                        
  carry_32_4__ADD_24/ci (ADD_1BIT)                             0.00    5195.48 f
  carry_32_4__ADD_24/co (ADD_1BIT)                            90.00    5285.48 f
  carry_32_4__ADD_24|co_net (net)                      1                        
  carry_32_4__ADD_25/ci (ADD_1BIT)                             0.00    5285.48 f
  carry_32_4__ADD_25/co (ADD_1BIT)                            90.00    5375.48 f
  carry_32_4__ADD_25|co_net (net)                      1                        
  carry_32_4__ADD_26/ci (ADD_1BIT)                             0.00    5375.48 f
  carry_32_4__ADD_26/co (ADD_1BIT)                            90.00    5465.48 f
  carry_32_4__ADD_26|co_net (net)                      1                        
  carry_32_4__ADD_27/ci (ADD_1BIT)                             0.00    5465.48 f
  carry_32_4__ADD_27/co (ADD_1BIT)                            90.00    5555.48 f
  carry_32_4__ADD_27|co_net (net)                      1                        
  carry_32_4__ADD_28/ci (ADD_1BIT)                             0.00    5555.48 f
  carry_32_4__ADD_28/co (ADD_1BIT)                            90.00    5645.48 f
  carry_32_4__ADD_28|co_net (net)                      1                        
  carry_32_4__ADD_29/ci (ADD_1BIT)                             0.00    5645.48 f
  carry_32_4__ADD_29/co (ADD_1BIT)                            90.00    5735.48 f
  carry_32_4__ADD_29|co_net (net)                      1                        
  carry_32_4__ADD_30/ci (ADD_1BIT)                             0.00    5735.48 f
  carry_32_4__ADD_30/co (ADD_1BIT)                            90.00    5825.48 f
  carry_32_4__ADD_30|co_net (net)                      1                        
  carry_32_4__ADD_31/ci (ADD_1BIT)                             0.00    5825.48 f
  carry_32_4__ADD_31/s (ADD_1BIT)                            151.00    5976.48 f
  carry_32_4__ADD_31|s_net (net)                       1                        
  ii05874/f[4] (FG6X2)                                       804.46    6780.94 f
  ii05874/xy (FG6X2)                                         130.00    6910.94 f
  ii05874|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[31]/di (REG2CKSR)                   1183.45    8094.39 f
  data arrival time                                                    8094.39  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[31]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    8094.39  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3937.70  

#### Path 64 #########################################################

  Startpoint: u_FDMA_rburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                 5                        
  u_FDMA_rburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_rburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_rburst_len_reg[2]|qx_net (net)                6                        
  carry_32_ADD_6/b (ADD_1BIT)                               1763.47    3960.56 f
  carry_32_ADD_6/pb (ADD_1BIT)                                98.00    4058.56 f
  carry_32_ADD_6|pb_net (net)                          1                        
  C104R79_cso_logic/p2b (CARRY_SKIP_OUT)                       0.00    4058.56 f
  C104R79_cso_logic/p8outb (CARRY_SKIP_OUT)                  204.00    4262.56 f
  C104R79_cso_logic|p8outb_net (net)                   1                        
  C104R80_csi_logic/p07 (CARRY_SKIP_IN)                        0.00    4262.56 f
  C104R80_csi_logic/cin (CARRY_SKIP_IN)                       54.00    4316.56 f
  C104R80_csi_logic|cin_net (net)                      2                        
  carry_32_ADD_8/ci (ADD_1BIT)                                 0.00    4316.56 f
  carry_32_ADD_8/co (ADD_1BIT)                                90.00    4406.56 f
  carry_32_ADD_8|co_net (net)                          1                        
  carry_32_ADD_9/ci (ADD_1BIT)                                 0.00    4406.56 f
  carry_32_ADD_9/co (ADD_1BIT)                                90.00    4496.56 f
  carry_32_ADD_9|co_net (net)                          1                        
  carry_32_ADD_10/ci (ADD_1BIT)                                0.00    4496.56 f
  carry_32_ADD_10/co (ADD_1BIT)                               90.00    4586.56 f
  carry_32_ADD_10|co_net (net)                         1                        
  carry_32_ADD_11/ci (ADD_1BIT)                                0.00    4586.56 f
  carry_32_ADD_11/co (ADD_1BIT)                               90.00    4676.56 f
  carry_32_ADD_11|co_net (net)                         2                        
  C104R81_csi_logic/cskip4 (CARRY_SKIP_IN)                     0.00    4676.56 f
  C104R81_csi_logic/cin (CARRY_SKIP_IN)                       47.00    4723.56 f
  C104R81_csi_logic|cin_net (net)                      2                        
  carry_32_ADD_16/ci (ADD_1BIT)                                0.00    4723.56 f
  carry_32_ADD_16/co (ADD_1BIT)                               90.00    4813.56 f
  carry_32_ADD_16|co_net (net)                         1                        
  carry_32_ADD_17/ci (ADD_1BIT)                                0.00    4813.56 f
  carry_32_ADD_17/co (ADD_1BIT)                               90.00    4903.56 f
  carry_32_ADD_17|co_net (net)                         1                        
  carry_32_ADD_18/ci (ADD_1BIT)                                0.00    4903.56 f
  carry_32_ADD_18/co (ADD_1BIT)                               90.00    4993.56 f
  carry_32_ADD_18|co_net (net)                         1                        
  carry_32_ADD_19/ci (ADD_1BIT)                                0.00    4993.56 f
  carry_32_ADD_19/co (ADD_1BIT)                               90.00    5083.56 f
  carry_32_ADD_19|co_net (net)                         2                        
  C104R82_csi_logic/cskip4 (CARRY_SKIP_IN)                     0.00    5083.56 f
  C104R82_csi_logic/cin (CARRY_SKIP_IN)                       47.00    5130.56 f
  C104R82_csi_logic|cin_net (net)                      1                        
  carry_32_ADD_24/ci (ADD_1BIT)                                0.00    5130.56 f
  carry_32_ADD_24/co (ADD_1BIT)                               90.00    5220.56 f
  carry_32_ADD_24|co_net (net)                         1                        
  carry_32_ADD_25/ci (ADD_1BIT)                                0.00    5220.56 f
  carry_32_ADD_25/co (ADD_1BIT)                               90.00    5310.56 f
  carry_32_ADD_25|co_net (net)                         1                        
  carry_32_ADD_26/ci (ADD_1BIT)                                0.00    5310.56 f
  carry_32_ADD_26/co (ADD_1BIT)                               90.00    5400.56 f
  carry_32_ADD_26|co_net (net)                         1                        
  carry_32_ADD_27/ci (ADD_1BIT)                                0.00    5400.56 f
  carry_32_ADD_27/co (ADD_1BIT)                               90.00    5490.56 f
  carry_32_ADD_27|co_net (net)                         1                        
  carry_32_ADD_28/ci (ADD_1BIT)                                0.00    5490.56 f
  carry_32_ADD_28/co (ADD_1BIT)                               90.00    5580.56 f
  carry_32_ADD_28|co_net (net)                         1                        
  carry_32_ADD_29/ci (ADD_1BIT)                                0.00    5580.56 f
  carry_32_ADD_29/co (ADD_1BIT)                               90.00    5670.56 f
  carry_32_ADD_29|co_net (net)                         1                        
  carry_32_ADD_30/ci (ADD_1BIT)                                0.00    5670.56 f
  carry_32_ADD_30/co (ADD_1BIT)                               90.00    5760.56 f
  carry_32_ADD_30|co_net (net)                         1                        
  carry_32_ADD_31/ci (ADD_1BIT)                                0.00    5760.56 f
  carry_32_ADD_31/s (ADD_1BIT)                               151.00    5911.56 f
  carry_32_ADD_31|s_net (net)                          1                        
  ii05770/f[3] (LRAM64)                                     1159.43    7070.99 f
  ii05770/xy (LRAM64)                                        180.00    7250.99 f
  ii05770|xy_net (net)                                 1                        
  u_FDMA_axi_araddr_reg[31]/di (REG2CKSR)                    844.45    8095.44 f
  data arrival time                                                    8095.44  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                9                        
  u_FDMA_axi_araddr_reg[31]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    8095.44  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3942.65  

#### Path 65 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05744/f[3] (FG6X2)                                              4856.39    7047.48 r
  ii05744/xy (FG6X2)                                                 180.00    7227.48 r
  ii05744|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[13]/di (REG2CKSR)                            861.73    8089.21 r
  data arrival time                                                            8089.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[13]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8089.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3948.88  

#### Path 66 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05750/f[4] (FG6X2)                                              4860.39    7051.48 r
  ii05750/xy (FG6X2)                                                 130.00    7181.48 r
  ii05750|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[19]/di (REG2CKSR)                            906.73    8088.21 r
  data arrival time                                                            8088.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[19]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8088.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3949.88  

#### Path 67 #########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  carry_32_4__ADD_20/ci (ADD_1BIT)                             0.00    5148.48 f
  carry_32_4__ADD_20/co (ADD_1BIT)                            90.00    5238.48 f
  carry_32_4__ADD_20|co_net (net)                      1                        
  carry_32_4__ADD_21/ci (ADD_1BIT)                             0.00    5238.48 f
  carry_32_4__ADD_21/co (ADD_1BIT)                            90.00    5328.48 f
  carry_32_4__ADD_21|co_net (net)                      1                        
  carry_32_4__ADD_22/ci (ADD_1BIT)                             0.00    5328.48 f
  carry_32_4__ADD_22/s (ADD_1BIT)                            151.00    5479.48 f
  carry_32_4__ADD_22|s_net (net)                       1                        
  ii05864/f[4] (LRAM64)                                      965.46    6444.94 f
  ii05864/xy (LRAM64)                                        130.00    6574.94 f
  ii05864|xy_net (net)                                 1                        
  PCKRTINSERT_C100R81_lut_7/f[4] (FG6X2)                    1291.40    7866.34 f
  PCKRTINSERT_C100R81_lut_7/xy (FG6X2)                       130.00    7996.34 f
  PCKRTINSERT_C100R81_lut_7|xy_net (net)               1                        
  u_FDMA_axi_awaddr_reg[22]/di (REG2CKSR)                     78.40    8074.74 f
  data arrival time                                                    8074.74  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[22]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    8074.74  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          3963.35  

#### Path 68 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_req_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05671/f[4] (LRAM64)                                                   3231.41    6307.50 r
  ii05671/xy (LRAM64)                                                      130.00    6437.50 r
  ii05671|xy_net (net)                                               1                        
  ii05673/f[1] (FG6X2)                                                     706.40    7143.90 r
  ii05673/xy (FG6X2)                                                       260.00    7403.90 r
  ii05673|xy_net (net)                                               5                        
  ii06049/f[5] (LRAM64)                                                    457.56    7861.46 r
  ii06049/xy (LRAM64)                                                      120.00    7981.46 r
  ii06049|xy_net (net)                                               1                        
  u_FDMA_rburst_len_req_reg/di (REG2CKSR)                                   76.40    8057.86 r
  data arrival time                                                                  8057.86  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_len_req_reg.lbuf0/clk (LBUF)                              1795.09   11795.09 r
  u_FDMA_rburst_len_req_reg.lbuf0/sclk (LBUF)                              265.00   12060.09 r
  u_FDMA_rburst_len_req_reg.sclk1 (net)                              1                        
  u_FDMA_rburst_len_req_reg/sclk0 (REG2CKSR)                                 0.00   12060.09 r
  library setup time                                                       -28.00   12032.09  
  data required time                                                                12032.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12032.09  
  data arrival time                                                                  8057.86  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        3974.23  

#### Path 69 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05745/f[1] (LRAM64)                                             4856.39    7047.48 r
  ii05745/xy (LRAM64)                                                260.00    7307.48 r
  ii05745|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[14]/di (REG2CKSR)                            750.45    8057.93 r
  data arrival time                                                            8057.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[14]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8057.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3980.16  

#### Path 70 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05749/f[3] (FG6X2)                                              4885.39    7076.48 r
  ii05749/xy (FG6X2)                                                 180.00    7256.48 r
  ii05749|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[18]/di (REG2CKSR)                            801.45    8057.93 r
  data arrival time                                                            8057.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[18]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8057.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3980.16  

#### Path 71 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[8].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06148/f[1] (FG6X2)                                              4125.39    6316.48 r
  ii06148/xy (FG6X2)                                                 260.00    6576.48 r
  ii06148|xy_net (net)                                         2                        
  u_if_rst_cnt_reg[8].lbuf0/en (LBUF)                               1121.92    7698.40 r
  data arrival time                                                            7698.40  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                              1795.09   11795.09 r
  library setup time                                                -107.00   11688.09  
  data required time                                                          11688.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11688.09  
  data arrival time                                                            7698.40  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  3989.69  

#### Path 72 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                      Fanout       Incr       Path  
  ------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00       0.00  
  clock source latency                                                                                    0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                         1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                              23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                            1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                   0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[35] (ctrl_wrapper)                                                       1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net (net)                                                       3                        
  ii06355/f[5] (FG6X2)                                                                                 3436.47    6512.56 r
  ii06355/xy (FG6X2)                                                                                    120.00    6632.56 r
  ii06355|xy_net (net)                                                                            2                        
  ii06356/f[0] (FG6X2)                                                                                  451.92    7084.48 r
  ii06356/xy (FG6X2)                                                                                    280.00    7364.48 r
  ii06356|xy_net (net)                                                                            1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]/di (REG2CKSR)                675.45    8039.93 r
  data arrival time                                                                                               8039.93  

  clock sys_clk (rise edge)                                                                           10000.00   10000.00  
  clock source latency                                                                                    0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)                6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                    -28.00   12038.09  
  data required time                                                                                             12038.09  
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             12038.09  
  data arrival time                                                                                               8039.93  
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     3998.16  

#### Path 73 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05853/f[2] (FG6X2)                                              4485.39    6676.48 r
  ii05853/xy (FG6X2)                                                 200.00    6876.48 r
  ii05853|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[12]/di (REG2CKSR)                           1156.45    8032.93 r
  data arrival time                                                            8032.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                        3                        
  u_FDMA_axi_awaddr_reg[12]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            8032.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4005.16  

#### Path 74 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06105/f[0] (FG6X2)                                              5448.39    7639.48 r
  ii06105/xy (FG6X2)                                                 280.00    7919.48 r
  ii06105|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[5]/di (REG2CKSR)                               76.40    7995.88 r
  data arrival time                                                            7995.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_wfdma_cnt_reg[5]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7995.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4042.21  

#### Path 75 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06097/f[0] (FG6X2)                                              5448.39    7639.48 r
  ii06097/xy (FG6X2)                                                 280.00    7919.48 r
  ii06097|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[13]/di (REG2CKSR)                              76.40    7995.88 r
  data arrival time                                                            7995.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_wfdma_cnt_reg[13]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7995.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4042.21  

#### Path 76 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06088/f[5] (FG6X2)                                              4067.39    6258.48 r
  ii06088/xy (FG6X2)                                                 120.00    6378.48 r
  ii06088|xy_net (net)                                         1                        
  u_FDMA_wburst_len_reg[3]/di (REG2CKSR)                            1595.45    7973.93 r
  data arrival time                                                            7973.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                         3                        
  u_FDMA_wburst_len_reg[3]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7973.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4064.16  

#### Path 77 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05871/f[4] (FG6X2)                                              4551.39    6742.48 r
  ii05871/xy (FG6X2)                                                 130.00    6872.48 r
  ii05871|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[29]/di (REG2CKSR)                           1093.73    7966.21 r
  data arrival time                                                            7966.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                        1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                        265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                        8                        
  u_FDMA_axi_awaddr_reg[29]/sclk0 (REG2CKSR)                           0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            7966.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4065.88  

#### Path 78 #########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05780/f[2] (FG6X2)                                      3088.40    6558.44 r
  ii05780/xy (FG6X2)                                         200.00    6758.44 r
  ii05780|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[0]/di (REG2CKSR)                    1206.73    7965.17 r
  data arrival time                                                    7965.17  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                 1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                 265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                 5                        
  u_FDMA_axi_awaddr_reg[0]/sclk0 (REG2CKSR)                    0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7965.17  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4066.92  

#### Path 79 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05777/f[5] (FG6X2)                                              4469.39    6660.48 r
  ii05777/xy (FG6X2)                                                 120.00    6780.48 r
  ii05777|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[9]/di (REG2CKSR)                            1185.45    7965.93 r
  data arrival time                                                            7965.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                         7                        
  u_FDMA_axi_araddr_reg[9]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7965.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4072.16  

#### Path 80 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05754/f[2] (FG6X2)                                              4810.39    7001.48 r
  ii05754/xy (FG6X2)                                                 200.00    7201.48 r
  ii05754|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[22]/di (REG2CKSR)                            755.45    7956.93 r
  data arrival time                                                            7956.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                        7                        
  u_FDMA_axi_araddr_reg[22]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7956.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4081.16  

#### Path 81 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05960/f[3] (LRAM64)                                                   3646.68    6722.77 r
  ii05960/xy (LRAM64)                                                      180.00    6902.77 r
  ii05960|xy_net (net)                                               6                        
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/en (LBUF)                            699.20    7601.97 r
  data arrival time                                                                  7601.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7601.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4092.12  

#### Path 82 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06024/f[2] (FG6X2)                                              5448.39    7639.48 r
  ii06024/xy (FG6X2)                                                 200.00    7839.48 r
  ii06024|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[8]/di (REG2CKSR)                          76.40    7915.88 r
  data arrival time                                                            7915.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_fdma_wleft_cnt_reg[8]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7915.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4122.21  

#### Path 83 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05746/f[3] (FG6X2)                                              4885.39    7076.48 r
  ii05746/xy (FG6X2)                                                 180.00    7256.48 r
  ii05746|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[15]/di (REG2CKSR)                            655.45    7911.93 r
  data arrival time                                                            7911.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[15]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7911.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4126.16  

#### Path 84 #########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05851/f[4] (LRAM64)                                     3088.40    6558.44 r
  ii05851/xy (LRAM64)                                        130.00    6688.44 r
  ii05851|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[10]/di (REG2CKSR)                   1211.73    7900.17 r
  data arrival time                                                    7900.17  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                 1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                 265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                 5                        
  u_FDMA_axi_awaddr_reg[10]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7900.17  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4131.92  

#### Path 85 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06106/f[3] (FG6X2)                                              5448.39    7639.48 r
  ii06106/xy (FG6X2)                                                 180.00    7819.48 r
  ii06106|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[6]/di (REG2CKSR)                               76.40    7895.88 r
  data arrival time                                                            7895.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_wfdma_cnt_reg[6]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7895.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4142.21  

#### Path 86 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06017/f[2] (FG6X2)                                              5418.39    7609.48 r
  ii06017/xy (FG6X2)                                                 200.00    7809.48 r
  ii06017|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[1]/di (REG2CKSR)                          78.40    7887.88 r
  data arrival time                                                            7887.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[1]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7887.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4150.21  

#### Path 87 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data8_reg[6].lbuf1/en (LBUF)                                      970.56    7523.73 r
  data arrival time                                                                  7523.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7523.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4170.36  

#### Path 88 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06102/f[4] (FG6X2)                                              5448.39    7639.48 r
  ii06102/xy (FG6X2)                                                 130.00    7769.48 r
  ii06102|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[3]/di (REG2CKSR)                               78.40    7847.88 r
  data arrival time                                                            7847.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_wfdma_cnt_reg[3]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7847.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4190.21  

#### Path 89 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05776/f[1] (FG6X2)                                              4469.39    6660.48 r
  ii05776/xy (FG6X2)                                                 260.00    6920.48 r
  ii05776|xy_net (net)                                         1                        
  u_FDMA_axi_araddr_reg[8]/di (REG2CKSR)                             909.73    7830.21 r
  data arrival time                                                            7830.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                        8                        
  u_FDMA_axi_araddr_reg[8]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7830.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4207.88  

#### Path 90 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06158/f[1] (LRAM64)                                             4455.39    6646.48 r
  ii06158/xy (LRAM64)                                                260.00    6906.48 r
  ii06158|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[8]/di (REG2CKSR)                                  907.73    7814.21 r
  data arrival time                                                            7814.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                              1795.09   11795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                              265.00   12060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                              1                        
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                                 0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            7814.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4217.88  

#### Path 91 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[10].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/en (LBUF)                                1086.56    7473.06 r
  data arrival time                                                                  7473.06  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                               1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7473.06  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4221.03  

#### Path 92 #########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  C96R82_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    5148.48 f
  C96R82_csi_logic/cin (CARRY_SKIP_IN)                        47.00    5195.48 f
  C96R82_csi_logic|cin_net (net)                       1                        
  carry_32_4__ADD_24/ci (ADD_1BIT)                             0.00    5195.48 f
  carry_32_4__ADD_24/co (ADD_1BIT)                            90.00    5285.48 f
  carry_32_4__ADD_24|co_net (net)                      1                        
  carry_32_4__ADD_25/ci (ADD_1BIT)                             0.00    5285.48 f
  carry_32_4__ADD_25/co (ADD_1BIT)                            90.00    5375.48 f
  carry_32_4__ADD_25|co_net (net)                      1                        
  carry_32_4__ADD_26/ci (ADD_1BIT)                             0.00    5375.48 f
  carry_32_4__ADD_26/co (ADD_1BIT)                            90.00    5465.48 f
  carry_32_4__ADD_26|co_net (net)                      1                        
  carry_32_4__ADD_27/ci (ADD_1BIT)                             0.00    5465.48 f
  carry_32_4__ADD_27/s (ADD_1BIT)                            151.00    5616.48 f
  carry_32_4__ADD_27|s_net (net)                       1                        
  ii05869/f[2] (FG6X2)                                       804.46    6420.94 f
  ii05869/xy (FG6X2)                                         200.00    6620.94 f
  ii05869|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[27]/di (REG2CKSR)                   1186.73    7807.67 f
  data arrival time                                                    7807.67  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[27].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[27].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[27].sclk1 (net)                1                        
  u_FDMA_axi_awaddr_reg[27]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7807.67  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4230.42  

#### Path 93 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[3].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/en (LBUF)                                 1046.56    7433.06 r
  data arrival time                                                                  7433.06  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                                1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7433.06  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4261.03  

#### Path 94 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05867/f[4] (LRAM64)                                             4130.39    6321.48 r
  ii05867/xy (LRAM64)                                                130.00    6451.48 r
  ii05867|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[25]/di (REG2CKSR)                           1313.45    7764.93 r
  data arrival time                                                            7764.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                        1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                        265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                        8                        
  u_FDMA_axi_awaddr_reg[25]/sclk0 (REG2CKSR)                           0.00   12060.09 r
  library setup time                                                 -28.00   12032.09  
  data required time                                                          12032.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12032.09  
  data arrival time                                                            7764.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4267.16  

#### Path 95 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06096/f[0] (FG6X2)                                              5217.39    7408.48 r
  ii06096/xy (FG6X2)                                                 280.00    7688.48 r
  ii06096|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[12]/di (REG2CKSR)                              78.40    7766.88 r
  data arrival time                                                            7766.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_wfdma_cnt_reg[12]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7766.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4271.21  

#### Path 96 #########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  carry_32_4__ADD_20/ci (ADD_1BIT)                             0.00    5148.48 f
  carry_32_4__ADD_20/co (ADD_1BIT)                            90.00    5238.48 f
  carry_32_4__ADD_20|co_net (net)                      1                        
  carry_32_4__ADD_21/ci (ADD_1BIT)                             0.00    5238.48 f
  carry_32_4__ADD_21/co (ADD_1BIT)                            90.00    5328.48 f
  carry_32_4__ADD_21|co_net (net)                      1                        
  carry_32_4__ADD_22/ci (ADD_1BIT)                             0.00    5328.48 f
  carry_32_4__ADD_22/co (ADD_1BIT)                            90.00    5418.48 f
  carry_32_4__ADD_22|co_net (net)                      1                        
  carry_32_4__ADD_23/ci (ADD_1BIT)                             0.00    5418.48 f
  carry_32_4__ADD_23/s (ADD_1BIT)                            151.00    5569.48 f
  carry_32_4__ADD_23|s_net (net)                       1                        
  ii05865/f[0] (FG6X2)                                       879.46    6448.94 f
  ii05865/xy (FG6X2)                                         280.00    6728.94 f
  ii05865|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[23]/di (REG2CKSR)                   1029.73    7758.67 f
  data arrival time                                                    7758.67  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[23]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7758.67  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4273.42  

#### Path 97 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05960/f[3] (LRAM64)                                                   3646.68    6722.77 r
  ii05960/xy (LRAM64)                                                      180.00    6902.77 r
  ii05960|xy_net (net)                                               6                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/en (LBUF)                                  509.20    7411.97 r
  data arrival time                                                                  7411.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                                1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7411.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4282.12  

#### Path 98 #########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06166/f[5] (FG6X2)                                      1482.56    6895.92 r
  ii06166/xy (FG6X2)                                         120.00    7015.92 r
  ii06166|xy_net (net)                                 1                        
  u_if_t_data1_reg[4]/di (REG2CKSR)                          729.45    7745.37 r
  data arrival time                                                    7745.37  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data1_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7745.37  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4292.72  

#### Path 99 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06014/f[1] (FG6X2)                                              5192.39    7383.48 r
  ii06014/xy (FG6X2)                                                 260.00    7643.48 r
  ii06014|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[13]/di (REG2CKSR)                         76.40    7719.88 r
  data arrival time                                                            7719.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)                     4                        
  u_FDMA_fdma_wleft_cnt_reg[13]/sclk1 (REG2CKSR)                       0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7719.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4318.21  

#### Path 100 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wstart_locked_r2_reg/sr1 (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  u_FDMA_axi_wstart_locked_r2_reg.lbuf1/sr (LBUF)                   5349.39    7540.48 r
  u_FDMA_axi_wstart_locked_r2_reg.lbuf1/asr (LBUF)                   100.00    7640.48 r
  u_FDMA_axi_wstart_locked_r2_reg.sr1 (net)                    1                        
  u_FDMA_axi_wstart_locked_r2_reg/sr1 (REG2CKSR)                       0.00    7640.48 r
  data arrival time                                                            7640.48  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_wstart_locked_r2_reg.lbuf1/clk (LBUF)                  1801.09   11801.09 r
  u_FDMA_axi_wstart_locked_r2_reg.lbuf1/sclk (LBUF)                  265.00   12066.09 r
  u_FDMA_axi_wstart_locked_r2_reg.sclk1 (net)                  1                        
  u_FDMA_axi_wstart_locked_r2_reg/sclk1 (REG2CKSR)                     0.00   12066.09 r
  library setup time                                                -100.00   11966.09  
  data required time                                                          11966.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11966.09  
  data arrival time                                                            7640.48  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4325.61  

#### Path 101 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06020/f[1] (FG6X2)                                              4417.39    6608.48 r
  ii06020/xy (FG6X2)                                                 260.00    6868.48 r
  ii06020|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[4]/di (REG2CKSR)                         841.73    7710.21 r
  data arrival time                                                            7710.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/clk (LBUF)                    1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/sclk (LBUF)                    265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].sclk1 (net)                    2                        
  u_FDMA_fdma_wleft_cnt_reg[4]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7710.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4327.88  

#### Path 102 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06098/f[2] (FG6X2)                                              5217.39    7408.48 r
  ii06098/xy (FG6X2)                                                 200.00    7608.48 r
  ii06098|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[14]/di (REG2CKSR)                              78.40    7686.88 r
  data arrival time                                                            7686.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_wfdma_cnt_reg[14]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7686.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4351.21  

#### Path 103 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06023/f[2] (FG6X2)                                              5217.39    7408.48 r
  ii06023/xy (FG6X2)                                                 200.00    7608.48 r
  ii06023|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[7]/di (REG2CKSR)                          78.40    7686.88 r
  data arrival time                                                            7686.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                          8                        
  u_FDMA_fdma_wleft_cnt_reg[7]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7686.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4351.21  

#### Path 104 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05960/f[3] (LRAM64)                                                   3646.68    6722.77 r
  ii05960/xy (LRAM64)                                                      180.00    6902.77 r
  ii05960|xy_net (net)                                               6                        
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/en (LBUF)                             436.20    7338.97 r
  data arrival time                                                                  7338.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)                           1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7338.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4355.12  

#### Path 105 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                          1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                               23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                             1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                    0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[30] (ctrl_wrapper)                                                        1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net (net)                                                        3                        
  ii06343/f[1] (FG6X2)                                                                                  3332.47    6408.56 r
  ii06343/xy (FG6X2)                                                                                     260.00    6668.56 r
  ii06343|xy_net (net)                                                                             2                        
  ii06344/f[1] (LRAM64)                                                                                  661.92    7330.48 r
  ii06344/xy (LRAM64)                                                                                    260.00    7590.48 r
  ii06344|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]/di (REG2CKSR)                  76.40    7666.88 r
  data arrival time                                                                                                7666.88  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1 (net)             2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                     -28.00   12032.09  
  data required time                                                                                              12032.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12032.09  
  data arrival time                                                                                                7666.88  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      4365.21  

#### Path 106 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05960/f[3] (LRAM64)                                                   3646.68    6722.77 r
  ii05960/xy (LRAM64)                                                      180.00    6902.77 r
  ii05960|xy_net (net)                                               6                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/en (LBUF)                             417.20    7319.97 r
  data arrival time                                                                  7319.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                           1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7319.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4374.12  

#### Path 107 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06045/f[3] (FG6X2)                                              4485.39    6676.48 r
  ii06045/xy (FG6X2)                                                 180.00    6856.48 r
  ii06045|xy_net (net)                                         1                        
  u_FDMA_rburst_len_reg[0].lbuf1/en (LBUF)                           463.12    7319.60 r
  data arrival time                                                            7319.60  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  library setup time                                                -107.00   11694.09  
  data required time                                                          11694.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11694.09  
  data arrival time                                                            7319.60  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4374.49  

#### Path 108 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  C96R82_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    5148.48 f
  C96R82_csi_logic/cin (CARRY_SKIP_IN)                        47.00    5195.48 f
  C96R82_csi_logic|cin_net (net)                       1                        
  carry_32_4__ADD_24/ci (ADD_1BIT)                             0.00    5195.48 f
  carry_32_4__ADD_24/co (ADD_1BIT)                            90.00    5285.48 f
  carry_32_4__ADD_24|co_net (net)                      1                        
  carry_32_4__ADD_25/ci (ADD_1BIT)                             0.00    5285.48 f
  carry_32_4__ADD_25/co (ADD_1BIT)                            90.00    5375.48 f
  carry_32_4__ADD_25|co_net (net)                      1                        
  carry_32_4__ADD_26/ci (ADD_1BIT)                             0.00    5375.48 f
  carry_32_4__ADD_26/s (ADD_1BIT)                            151.00    5526.48 f
  carry_32_4__ADD_26|s_net (net)                       1                        
  ii05868/f[5] (FG6X2)                                      1064.46    6590.94 f
  ii05868/xy (FG6X2)                                         120.00    6710.94 f
  ii05868|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[26]/di (REG2CKSR)                    934.73    7645.67 f
  data arrival time                                                    7645.67  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[26]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7645.67  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4386.42  

#### Path 109 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05959/f[3] (FG6X2)                                              5192.39    7383.48 r
  ii05959/xy (FG6X2)                                                 180.00    7563.48 r
  ii05959|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[0]/di (REG2CKSR)                          78.40    7641.88 r
  data arrival time                                                            7641.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)                     4                        
  u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7641.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4396.21  

#### Path 110 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data1_reg[0].lbuf1/en (LBUF)                                      744.56    7297.73 r
  data arrival time                                                                  7297.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data1_reg[0].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7297.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4396.36  

#### Path 111 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05960/f[3] (LRAM64)                                                   3646.68    6722.77 r
  ii05960/xy (LRAM64)                                                      180.00    6902.77 r
  ii05960|xy_net (net)                                               6                        
  u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/en (LBUF)                            382.20    7284.97 r
  data arrival time                                                                  7284.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7284.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4409.12  

#### Path 112 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data5_reg[6].lbuf1/en (LBUF)                                      729.56    7282.73 r
  data arrival time                                                                  7282.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7282.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4411.36  

#### Path 113 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05856/f[0] (FG6X2)                                              3959.39    6150.48 r
  ii05856/xy (FG6X2)                                                 280.00    6430.48 r
  ii05856|xy_net (net)                                         1                        
  PCKRTINSERT_C100R81_lut_0/f[3] (FG6X2)                             936.40    7366.88 r
  PCKRTINSERT_C100R81_lut_0/xy (FG6X2)                               180.00    7546.88 r
  PCKRTINSERT_C100R81_lut_0|xy_net (net)                       1                        
  u_FDMA_axi_awaddr_reg[15]/di (REG2CKSR)                             76.40    7623.28 r
  data arrival time                                                            7623.28  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                        8                        
  u_FDMA_axi_awaddr_reg[15]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7623.28  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4414.81  

#### Path 114 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[4].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_rfdma_cnt_reg[4].lbuf1/en (LBUF)                                  891.56    7278.06 r
  data arrival time                                                                  7278.06  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rfdma_cnt_reg[4].lbuf1/clk (LBUF)                                1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7278.06  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4416.03  

#### Path 115 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data7_reg[6].lbuf1/en (LBUF)                                      717.44    7270.61 r
  data arrival time                                                                  7270.61  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7270.61  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4423.48  

#### Path 116 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05859/f[1] (FG6X2)                                              3969.39    6160.48 r
  ii05859/xy (FG6X2)                                                 260.00    6420.48 r
  ii05859|xy_net (net)                                         1                        
  PCKRTINSERT_C100R81_lut_4/f[1] (FG6X2)                             842.40    7262.88 r
  PCKRTINSERT_C100R81_lut_4/xy (FG6X2)                               260.00    7522.88 r
  PCKRTINSERT_C100R81_lut_4|xy_net (net)                       1                        
  u_FDMA_axi_awaddr_reg[18]/di (REG2CKSR)                             76.40    7599.28 r
  data arrival time                                                            7599.28  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                        1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                        265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                        8                        
  u_FDMA_axi_awaddr_reg[18]/sclk1 (REG2CKSR)                           0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7599.28  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4438.81  

#### Path 117 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06083/f[4] (FG6X2)                                              3296.39    5487.48 r
  ii06083/xy (FG6X2)                                                 130.00    5617.48 r
  ii06083|xy_net (net)                                         2                        
  u_FDMA_wburst_len_reg[4]/di (REG2CKSR)                            1946.73    7564.21 r
  data arrival time                                                            7564.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                         3                        
  u_FDMA_wburst_len_reg[4]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7564.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4473.88  

#### Path 118 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06186/f[3] (LRAM64)                                     1368.56    6781.92 r
  ii06186/xy (LRAM64)                                        180.00    6961.92 r
  ii06186|xy_net (net)                                 1                        
  u_if_t_data3_reg[4]/di (REG2CKSR)                          600.45    7562.37 r
  data arrival time                                                    7562.37  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data3_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7562.37  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4475.72  

#### Path 119 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  C96R82_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    5148.48 f
  C96R82_csi_logic/cin (CARRY_SKIP_IN)                        47.00    5195.48 f
  C96R82_csi_logic|cin_net (net)                       1                        
  carry_32_4__ADD_24/ci (ADD_1BIT)                             0.00    5195.48 f
  carry_32_4__ADD_24/co (ADD_1BIT)                            90.00    5285.48 f
  carry_32_4__ADD_24|co_net (net)                      1                        
  carry_32_4__ADD_25/ci (ADD_1BIT)                             0.00    5285.48 f
  carry_32_4__ADD_25/co (ADD_1BIT)                            90.00    5375.48 f
  carry_32_4__ADD_25|co_net (net)                      1                        
  carry_32_4__ADD_26/ci (ADD_1BIT)                             0.00    5375.48 f
  carry_32_4__ADD_26/co (ADD_1BIT)                            90.00    5465.48 f
  carry_32_4__ADD_26|co_net (net)                      1                        
  carry_32_4__ADD_27/ci (ADD_1BIT)                             0.00    5465.48 f
  carry_32_4__ADD_27/co (ADD_1BIT)                            90.00    5555.48 f
  carry_32_4__ADD_27|co_net (net)                      1                        
  carry_32_4__ADD_28/ci (ADD_1BIT)                             0.00    5555.48 f
  carry_32_4__ADD_28/s (ADD_1BIT)                            151.00    5706.48 f
  carry_32_4__ADD_28|s_net (net)                       1                        
  ii05870/f[0] (LRAM64)                                      735.46    6441.94 f
  ii05870/xy (LRAM64)                                        280.00    6721.94 f
  ii05870|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[28]/di (REG2CKSR)                    829.45    7551.39 f
  data arrival time                                                    7551.39  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[28]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7551.39  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4480.70  

#### Path 120 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  C96R82_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    5148.48 f
  C96R82_csi_logic/cin (CARRY_SKIP_IN)                        47.00    5195.48 f
  C96R82_csi_logic|cin_net (net)                       1                        
  carry_32_4__ADD_24/ci (ADD_1BIT)                             0.00    5195.48 f
  carry_32_4__ADD_24/s (ADD_1BIT)                            151.00    5346.48 f
  carry_32_4__ADD_24|s_net (net)                       1                        
  ii05866/f[2] (LRAM64)                                      804.46    6150.94 f
  ii05866/xy (LRAM64)                                        200.00    6350.94 f
  ii05866|xy_net (net)                                 1                        
  u_FDMA_axi_awaddr_reg[24]/di (REG2CKSR)                   1194.73    7545.67 f
  data arrival time                                                    7545.67  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[24]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7545.67  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4486.42  

#### Path 121 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05872/f[5] (LRAM64)                                             4405.39    6596.48 r
  ii05872/xy (LRAM64)                                                120.00    6716.48 r
  ii05872|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[2]/di (REG2CKSR)                             781.73    7498.21 r
  data arrival time                                                            7498.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[3].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[3].sclk1 (net)                         3                        
  u_FDMA_axi_awaddr_reg[2]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7498.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4539.88  

#### Path 122 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_req_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05343/f[5] (LRAM64)                                                    867.92    6134.69 r
  ii05343/xy (LRAM64)                                                      120.00    6254.69 r
  ii05343|xy_net (net)                                               2                        
  ii05783/f[1] (FG6X2)                                                     883.92    7138.61 r
  ii05783/xy (FG6X2)                                                       260.00    7398.61 r
  ii05783|xy_net (net)                                               3                        
  u_FDMA_wburst_len_req_reg/di (REG2CKSR)                                   83.92    7482.53 r
  data arrival time                                                                  7482.53  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_len_req_reg.lbuf0/clk (LBUF)                              1795.09   11795.09 r
  u_FDMA_wburst_len_req_reg.lbuf0/sclk (LBUF)                              265.00   12060.09 r
  u_FDMA_wburst_len_req_reg.sclk1 (net)                              1                        
  u_FDMA_wburst_len_req_reg/sclk0 (REG2CKSR)                                 0.00   12060.09 r
  library setup time                                                       -28.00   12032.09  
  data required time                                                                12032.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12032.09  
  data arrival time                                                                  7482.53  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4549.56  

#### Path 123 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  carry_32_4__ADD_20/ci (ADD_1BIT)                             0.00    5148.48 f
  carry_32_4__ADD_20/co (ADD_1BIT)                            90.00    5238.48 f
  carry_32_4__ADD_20|co_net (net)                      1                        
  carry_32_4__ADD_21/ci (ADD_1BIT)                             0.00    5238.48 f
  carry_32_4__ADD_21/s (ADD_1BIT)                            151.00    5389.48 f
  carry_32_4__ADD_21|s_net (net)                       1                        
  ii05863/f[0] (FG6X2)                                       759.46    6148.94 f
  ii05863/xy (FG6X2)                                         280.00    6428.94 f
  ii05863|xy_net (net)                                 1                        
  PCKRTINSERT_C100R81_lut_6/f[4] (FG6X2)                     851.40    7280.34 f
  PCKRTINSERT_C100R81_lut_6/xy (FG6X2)                       130.00    7410.34 f
  PCKRTINSERT_C100R81_lut_6|xy_net (net)               1                        
  u_FDMA_axi_awaddr_reg[21]/di (REG2CKSR)                     76.40    7486.74 f
  data arrival time                                                    7486.74  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[21]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7486.74  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4551.35  

#### Path 124 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06141/f[2] (LRAM64)                                     1086.44    5208.20 r
  ii06141/xy (LRAM64)                                        200.00    5408.20 r
  ii06141|xy_net (net)                                 4                        
  ii06142/f[1] (LRAM64)                                     1036.84    6445.04 r
  ii06142/xy (LRAM64)                                        260.00    6705.04 r
  ii06142|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[28]/di (REG2CKSR)                    776.73    7481.77 r
  data arrival time                                                    7481.77  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[28].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[28].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[28].sclk1 (net)                1                        
  u_if_fdma_waddr_r_reg[28]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7481.77  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4556.32  

#### Path 125 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[2].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data7_reg[2].lbuf0/en (LBUF)                                      576.56    7129.73 r
  data arrival time                                                                  7129.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                    1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  7129.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4558.36  

#### Path 126 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                 3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                     131.00    2197.09 f
  u_FDMA_wburst_len_reg[2]|qx_net (net)                4                        
  carry_32_4__ADD_6/b (ADD_1BIT)                            1828.39    4025.48 f
  carry_32_4__ADD_6/pb (ADD_1BIT)                             98.00    4123.48 f
  carry_32_4__ADD_6|pb_net (net)                       1                        
  C96R79_cso_logic/p2b (CARRY_SKIP_OUT)                        0.00    4123.48 f
  C96R79_cso_logic/p8outb (CARRY_SKIP_OUT)                   204.00    4327.48 f
  C96R79_cso_logic|p8outb_net (net)                    1                        
  C96R80_csi_logic/p07 (CARRY_SKIP_IN)                         0.00    4327.48 f
  C96R80_csi_logic/cin (CARRY_SKIP_IN)                        54.00    4381.48 f
  C96R80_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_8/ci (ADD_1BIT)                              0.00    4381.48 f
  carry_32_4__ADD_8/co (ADD_1BIT)                             90.00    4471.48 f
  carry_32_4__ADD_8|co_net (net)                       1                        
  carry_32_4__ADD_9/ci (ADD_1BIT)                              0.00    4471.48 f
  carry_32_4__ADD_9/co (ADD_1BIT)                             90.00    4561.48 f
  carry_32_4__ADD_9|co_net (net)                       1                        
  carry_32_4__ADD_10/ci (ADD_1BIT)                             0.00    4561.48 f
  carry_32_4__ADD_10/co (ADD_1BIT)                            90.00    4651.48 f
  carry_32_4__ADD_10|co_net (net)                      1                        
  carry_32_4__ADD_11/ci (ADD_1BIT)                             0.00    4651.48 f
  carry_32_4__ADD_11/co (ADD_1BIT)                            90.00    4741.48 f
  carry_32_4__ADD_11|co_net (net)                      2                        
  C96R81_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00    4741.48 f
  C96R81_csi_logic/cin (CARRY_SKIP_IN)                        47.00    4788.48 f
  C96R81_csi_logic|cin_net (net)                       2                        
  carry_32_4__ADD_16/ci (ADD_1BIT)                             0.00    4788.48 f
  carry_32_4__ADD_16/co (ADD_1BIT)                            90.00    4878.48 f
  carry_32_4__ADD_16|co_net (net)                      1                        
  carry_32_4__ADD_17/ci (ADD_1BIT)                             0.00    4878.48 f
  carry_32_4__ADD_17/co (ADD_1BIT)                            90.00    4968.48 f
  carry_32_4__ADD_17|co_net (net)                      1                        
  carry_32_4__ADD_18/ci (ADD_1BIT)                             0.00    4968.48 f
  carry_32_4__ADD_18/co (ADD_1BIT)                            90.00    5058.48 f
  carry_32_4__ADD_18|co_net (net)                      1                        
  carry_32_4__ADD_19/ci (ADD_1BIT)                             0.00    5058.48 f
  carry_32_4__ADD_19/co (ADD_1BIT)                            90.00    5148.48 f
  carry_32_4__ADD_19|co_net (net)                      2                        
  carry_32_4__ADD_20/ci (ADD_1BIT)                             0.00    5148.48 f
  carry_32_4__ADD_20/s (ADD_1BIT)                            151.00    5299.48 f
  carry_32_4__ADD_20|s_net (net)                       1                        
  ii05862/f[4] (LRAM64)                                      735.46    6034.94 f
  ii05862/xy (LRAM64)                                        130.00    6164.94 f
  ii05862|xy_net (net)                                 1                        
  PCKRTINSERT_C100R81_lut_5/f[1] (FG6X2)                     941.40    7106.34 f
  PCKRTINSERT_C100R81_lut_5/xy (FG6X2)                       260.00    7366.34 f
  PCKRTINSERT_C100R81_lut_5|xy_net (net)               1                        
  u_FDMA_axi_awaddr_reg[20]/di (REG2CKSR)                     78.40    7444.74 f
  data arrival time                                                    7444.74  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[20]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7444.74  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4593.35  

#### Path 127 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06100/f[1] (FG6X2)                                              4907.39    7098.48 r
  ii06100/xy (FG6X2)                                                 260.00    7358.48 r
  ii06100|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[1]/di (REG2CKSR)                               78.40    7436.88 r
  data arrival time                                                            7436.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)                     4                        
  u_FDMA_wfdma_cnt_reg[1]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7436.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4601.21  

#### Path 128 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[7].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data4_reg[7].lbuf1/en (LBUF)                                      532.44    7085.61 r
  data arrival time                                                                  7085.61  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7085.61  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4608.48  

#### Path 129 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rstart_locked_r1_reg/sr1 (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sr (LBUF)                   5064.39    7255.48 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/asr (LBUF)                   100.00    7355.48 r
  u_FDMA_axi_rstart_locked_r1_reg.sr1 (net)                    2                        
  u_FDMA_axi_rstart_locked_r1_reg/sr1 (REG2CKSR)                       0.00    7355.48 r
  data arrival time                                                            7355.48  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)                  1801.09   11801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)                  265.00   12066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)                  2                        
  u_FDMA_axi_rstart_locked_r1_reg/sclk1 (REG2CKSR)                     0.00   12066.09 r
  library setup time                                                -100.00   11966.09  
  data required time                                                          11966.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11966.09  
  data arrival time                                                            7355.48  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4610.61  

#### Path 130 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rstart_locked_r2_reg/sr1 (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sr (LBUF)                   5064.39    7255.48 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/asr (LBUF)                   100.00    7355.48 r
  u_FDMA_axi_rstart_locked_r1_reg.sr1 (net)                    2                        
  u_FDMA_axi_rstart_locked_r2_reg/sr1 (REG2CKSR)                       0.00    7355.48 r
  data arrival time                                                            7355.48  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)                  1801.09   11801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)                  265.00   12066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)                  2                        
  u_FDMA_axi_rstart_locked_r2_reg/sclk1 (REG2CKSR)                     0.00   12066.09 r
  library setup time                                                -100.00   11966.09  
  data required time                                                          11966.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11966.09  
  data arrival time                                                            7355.48  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4610.61  

#### Path 131 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data6_reg[6].lbuf1/en (LBUF)                                      527.44    7080.61 r
  data arrival time                                                                  7080.61  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7080.61  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4613.48  

#### Path 132 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                     Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00       0.00  
  clock source latency                                                                                   0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/clk (LBUF)               1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/sclk (LBUF)               265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1 (net)               3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/sclk1 (REG2CKSR)                  0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/qx (REG2CKSR)                   131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net (net)              1                        
  ii06293/f[3] (FG6X2)                                                                                1190.39    3387.48 r
  ii06293/xy (FG6X2)                                                                                   180.00    3567.48 r
  ii06293|xy_net (net)                                                                           1                        
  ii06295/f[0] (FG6X2)                                                                                1026.40    4593.88 r
  ii06295/xy (FG6X2)                                                                                   280.00    4873.88 r
  ii06295|xy_net (net)                                                                           1                        
  ii06297/f[3] (LRAM64)                                                                                446.40    5320.28 r
  ii06297/xy (LRAM64)                                                                                  180.00    5500.28 r
  ii06297|xy_net (net)                                                                           2                        
  ii06300/f[4] (FG6X2)                                                                                 932.40    6432.68 r
  ii06300/xy (FG6X2)                                                                                   130.00    6562.68 r
  ii06300|xy_net (net)                                                                           1                        
  PCKRTINSERT_C108R74_lut_0/f[1] (FG6X2)                                                               520.12    7082.80 r
  PCKRTINSERT_C108R74_lut_0/xy (FG6X2)                                                                 260.00    7342.80 r
  PCKRTINSERT_C108R74_lut_0|xy_net (net)                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/di (REG2CKSR)                    76.40    7419.20 r
  data arrival time                                                                                              7419.20  

  clock sys_clk (rise edge)                                                                          10000.00   10000.00  
  clock source latency                                                                                   0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1 (net)             2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/sclk0 (REG2CKSR)                  0.00   12060.09 r
  library setup time                                                                                   -28.00   12032.09  
  data required time                                                                                            12032.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            12032.09  
  data arrival time                                                                                              7419.20  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    4612.89  

#### Path 133 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wvalid_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii05342/f[1] (FG6X2)                                                    1930.68    5006.77 r
  ii05342/xy (FG6X2)                                                       260.00    5266.77 r
  ii05342|xy_net (net)                                               2                        
  ii05885/f[2] (FG6X2)                                                     867.92    6134.69 r
  ii05885/xy (FG6X2)                                                       200.00    6334.69 r
  ii05885|xy_net (net)                                               2                        
  ii05887/f[2] (LRAM64)                                                    801.92    7136.61 r
  ii05887/xy (LRAM64)                                                      200.00    7336.61 r
  ii05887|xy_net (net)                                               1                        
  u_FDMA_axi_wvalid_reg/di (REG2CKSR)                                       76.40    7413.01 r
  data arrival time                                                                  7413.01  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                                  1801.09   11801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                                  265.00   12066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                                  2                        
  u_FDMA_axi_wvalid_reg/sclk1 (REG2CKSR)                                     0.00   12066.09 r
  library setup time                                                       -28.00   12038.09  
  data required time                                                                12038.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                12038.09  
  data arrival time                                                                  7413.01  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4625.08  

#### Path 134 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05858/f[1] (FG6X2)                                      2628.40    6098.44 r
  ii05858/xy (FG6X2)                                         260.00    6358.44 r
  ii05858|xy_net (net)                                 1                        
  PCKRTINSERT_C100R81_lut_3/f[4] (FG6X2)                     835.12    7193.56 r
  PCKRTINSERT_C100R81_lut_3/xy (FG6X2)                       130.00    7323.56 r
  PCKRTINSERT_C100R81_lut_3|xy_net (net)               1                        
  u_FDMA_axi_awaddr_reg[17]/di (REG2CKSR)                     78.40    7401.96 r
  data arrival time                                                    7401.96  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[17]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7401.96  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4636.13  

#### Path 135 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii05875/f[2] (FG6X2)                                              3959.39    6150.48 r
  ii05875/xy (FG6X2)                                                 200.00    6350.48 r
  ii05875|xy_net (net)                                         1                        
  u_FDMA_axi_awaddr_reg[3]/di (REG2CKSR)                            1026.45    7376.93 r
  data arrival time                                                            7376.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[3].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[3].sclk1 (net)                         3                        
  u_FDMA_axi_awaddr_reg[3]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7376.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4661.16  

#### Path 136 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06148/f[1] (FG6X2)                                              4125.39    6316.48 r
  ii06148/xy (FG6X2)                                                 260.00    6576.48 r
  ii06148|xy_net (net)                                         2                        
  u_if_rst_cnt_reg[0].lbuf1/en (LBUF)                                438.40    7014.88 r
  data arrival time                                                            7014.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  library setup time                                                -107.00   11694.09  
  data required time                                                          11694.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11694.09  
  data arrival time                                                            7014.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4679.21  

#### Path 137 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06101/f[3] (FG6X2)                                              4907.39    7098.48 r
  ii06101/xy (FG6X2)                                                 180.00    7278.48 r
  ii06101|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[2]/di (REG2CKSR)                               76.40    7354.88 r
  data arrival time                                                            7354.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)                     4                        
  u_FDMA_wfdma_cnt_reg[2]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7354.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4683.21  

#### Path 138 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data3_reg[0].lbuf1/en (LBUF)                                      454.56    7007.73 r
  data arrival time                                                                  7007.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7007.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4686.36  

#### Path 139 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[2].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_rfdma_cnt_reg[2].lbuf1/en (LBUF)                                  619.56    7006.06 r
  data arrival time                                                                  7006.06  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rfdma_cnt_reg[2].lbuf1/clk (LBUF)                                1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  7006.06  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4688.03  

#### Path 140 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06050/f[3] (FG6X2)                                              3742.39    5933.48 r
  ii06050/xy (FG6X2)                                                 180.00    6113.48 r
  ii06050|xy_net (net)                                         3                        
  ii06060/f[0] (FG6X2)                                               457.56    6571.04 r
  ii06060/xy (FG6X2)                                                 280.00    6851.04 r
  ii06060|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[15]/di (REG2CKSR)                             496.73    7347.77 r
  data arrival time                                                            7347.77  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[15]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7347.77  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4690.32  

#### Path 141 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[1].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data2_reg[1].lbuf0/en (LBUF)                                      442.56    6995.73 r
  data arrival time                                                                  6995.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                    1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  6995.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4692.36  

#### Path 142 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[4].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06072/f[3] (FG6X2)                                                    2765.68    5841.77 r
  ii06072/xy (FG6X2)                                                       180.00    6021.77 r
  ii06072|xy_net (net)                                               2                        
  u_FDMA_wburst_cnt_reg[4].lbuf1/en (LBUF)                                 963.12    6984.89 r
  data arrival time                                                                  6984.89  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                               1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6984.89  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4709.20  

#### Path 143 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[7].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data2_reg[7].lbuf1/en (LBUF)                                      430.56    6983.73 r
  data arrival time                                                                  6983.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6983.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4710.36  

#### Path 144 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05857/f[3] (FG6X2)                                      2628.40    6098.44 r
  ii05857/xy (FG6X2)                                         180.00    6278.44 r
  ii05857|xy_net (net)                                 1                        
  PCKRTINSERT_C100R81_lut_2/f[5] (FG6X2)                     851.40    7129.84 r
  PCKRTINSERT_C100R81_lut_2/xy (FG6X2)                       120.00    7249.84 r
  PCKRTINSERT_C100R81_lut_2|xy_net (net)               1                        
  u_FDMA_axi_awaddr_reg[16]/di (REG2CKSR)                     76.40    7326.24 r
  data arrival time                                                    7326.24  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                8                        
  u_FDMA_axi_awaddr_reg[16]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7326.24  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4711.85  

#### Path 145 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06086/f[2] (LRAM64)                                             3296.39    5487.48 r
  ii06086/xy (LRAM64)                                                200.00    5687.48 r
  ii06086|xy_net (net)                                         1                        
  u_FDMA_wburst_len_reg[1]/di (REG2CKSR)                            1636.73    7324.21 r
  data arrival time                                                            7324.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[1].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_wburst_len_reg[1].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_wburst_len_reg[1].sclk1 (net)                         2                        
  u_FDMA_wburst_len_reg[1]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7324.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4713.88  

#### Path 146 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06089/f[4] (FG6X2)                                              4232.39    6423.48 r
  ii06089/xy (FG6X2)                                                 130.00    6553.48 r
  ii06089|xy_net (net)                                         3                        
  ii06092/f[0] (FG6X2)                                               411.92    6965.40 r
  ii06092/xy (FG6X2)                                                 280.00    7245.40 r
  ii06092|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[10]/di (REG2CKSR)                              76.40    7321.80 r
  data arrival time                                                            7321.80  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[10]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7321.80  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4716.29  

#### Path 147 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                          Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00       0.00  
  clock source latency                                                                                        0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                             1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                  23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                       0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[35] (ctrl_wrapper)                                                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net (net)                                                           3                        
  ii06355/f[5] (FG6X2)                                                                                     3436.47    6512.56 r
  ii06355/xy (FG6X2)                                                                                        120.00    6632.56 r
  ii06355|xy_net (net)                                                                                2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]/di (REG2CKSR)                683.25    7315.81 r
  data arrival time                                                                                                   7315.81  

  clock sys_clk (rise edge)                                                                               10000.00   10000.00  
  clock source latency                                                                                        0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1 (net)                     3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                        -28.00   12038.09  
  data required time                                                                                                 12038.09  
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 12038.09  
  data arrival time                                                                                                   7315.81  
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         4722.28  

#### Path 148 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[2].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data3_reg[2].lbuf1/en (LBUF)                                      400.56    6953.73 r
  data arrival time                                                                  6953.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6953.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4740.36  

#### Path 149 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06161/f[0] (LRAM64)                                                   2195.68    5271.77 r
  ii06161/xy (LRAM64)                                                      280.00    5551.77 r
  ii06161|xy_net (net)                                               1                        
  ii06162/f[1] (LRAM64)                                                    741.40    6293.17 r
  ii06162/xy (LRAM64)                                                      260.00    6553.17 r
  ii06162|xy_net (net)                                              14                        
  u_if_t_data2_reg[0].lbuf1/en (LBUF)                                      399.56    6952.73 r
  data arrival time                                                                  6952.73  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6952.73  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4741.36  

#### Path 150 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06196/f[4] (FG6X2)                                      1668.56    7081.92 r
  ii06196/xy (FG6X2)                                         130.00    7211.92 r
  ii06196|xy_net (net)                                 1                        
  u_if_t_data4_reg[4]/di (REG2CKSR)                           76.40    7288.32 r
  data arrival time                                                    7288.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                        
  u_if_t_data4_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7288.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4749.77  

#### Path 151 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                           5                        
  ii06072/f[3] (FG6X2)                                                    2765.68    5841.77 r
  ii06072/xy (FG6X2)                                                       180.00    6021.77 r
  ii06072|xy_net (net)                                               2                        
  u_FDMA_wburst_cnt_reg[0].lbuf1/en (LBUF)                                 847.12    6868.89 r
  data arrival time                                                                  6868.89  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_cnt_reg[0].lbuf1/clk (LBUF)                               1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6868.89  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4825.20  

#### Path 152 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06168/f[1] (FG6X2)                                      1397.00    6178.96 r
  ii06168/xy (FG6X2)                                         260.00    6438.96 r
  ii06168|xy_net (net)                                 1                        
  PCKRTINSERT_C120R80_lut_0/f[4] (FG6X2)                     545.12    6984.08 r
  PCKRTINSERT_C120R80_lut_0/xy (FG6X2)                       130.00    7114.08 r
  PCKRTINSERT_C120R80_lut_0|xy_net (net)               1                        
  u_if_t_data1_reg[5]/di (REG2CKSR)                           76.40    7190.48 r
  data arrival time                                                    7190.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data1_reg[5]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7190.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4847.61  

#### Path 153 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[171] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                               3                        
  u_FDMA_wburst_len_reg[3]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_wburst_len_reg[3]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_wburst_len_reg[3]|qx_net (net)                              3                        
  ii05337/f[1] (LRAM64)                                                   1777.87    3974.96 r
  ii05337/xy (LRAM64)                                                      260.00    4234.96 r
  ii05337|xy_net (net)                                               2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[171] (ctrl_wrapper)                         2188.92    6423.88 r
  data arrival time                                                                  6423.88  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  6423.88  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4858.21  

#### Path 154 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06089/f[4] (FG6X2)                                              4232.39    6423.48 r
  ii06089/xy (FG6X2)                                                 130.00    6553.48 r
  ii06089|xy_net (net)                                         3                        
  ii06099/f[4] (FG6X2)                                               416.92    6970.40 r
  ii06099/xy (FG6X2)                                                 130.00    7100.40 r
  ii06099|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[15]/di (REG2CKSR)                              78.40    7178.80 r
  data arrival time                                                            7178.80  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[15]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7178.80  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4859.29  

#### Path 155 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06089/f[4] (FG6X2)                                              4232.39    6423.48 r
  ii06089/xy (FG6X2)                                                 130.00    6553.48 r
  ii06089|xy_net (net)                                         3                        
  ii06103/f[5] (FG6X2)                                               416.92    6970.40 r
  ii06103/xy (FG6X2)                                                 120.00    7090.40 r
  ii06103|xy_net (net)                                         1                        
  u_FDMA_wfdma_cnt_reg[4]/di (REG2CKSR)                               76.40    7166.80 r
  data arrival time                                                            7166.80  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                          7                        
  u_FDMA_wfdma_cnt_reg[4]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7166.80  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4871.29  

#### Path 156 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                      Fanout       Incr       Path  
  ------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00       0.00  
  clock source latency                                                                                    0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                         1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                              23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                            1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                   0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[33] (ctrl_wrapper)                                                       1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net (net)                                                       3                        
  ii06351/f[0] (FG6X2)                                                                                 2693.47    5769.56 r
  ii06351/xy (FG6X2)                                                                                    280.00    6049.56 r
  ii06351|xy_net (net)                                                                            2                        
  ii06352/f[4] (LRAM64)                                                                                 637.92    6687.48 r
  ii06352/xy (LRAM64)                                                                                   130.00    6817.48 r
  ii06352|xy_net (net)                                                                            1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]/di (REG2CKSR)                340.45    7157.93 r
  data arrival time                                                                                               7157.93  

  clock sys_clk (rise edge)                                                                           10000.00   10000.00  
  clock source latency                                                                                    0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)                 5                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                    -28.00   12038.09  
  data required time                                                                                             12038.09  
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             12038.09  
  data arrival time                                                                                               7157.93  
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     4880.16  

#### Path 157 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/en (LBUF)                            409.56    6796.06 r
  data arrival time                                                                  6796.06  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6796.06  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4898.03  

#### Path 158 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/en (LBUF)                             409.56    6796.06 r
  data arrival time                                                                  6796.06  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)                           1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6796.06  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        4898.03  

#### Path 159 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06206/f[0] (LRAM64)                                     1368.56    6781.92 r
  ii06206/xy (LRAM64)                                        280.00    7061.92 r
  ii06206|xy_net (net)                                 1                        
  u_if_t_data5_reg[4]/di (REG2CKSR)                           76.40    7138.32 r
  data arrival time                                                    7138.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data5_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7138.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4899.77  

#### Path 160 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06160/f[5] (LRAM64)                                     1502.56    6915.92 r
  ii06160/xy (LRAM64)                                        120.00    7035.92 r
  ii06160|xy_net (net)                                 1                        
  u_if_t_data1_reg[0]/di (REG2CKSR)                           76.40    7112.32 r
  data arrival time                                                    7112.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data1_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data1_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data1_reg[0].sclk1 (net)                      1                        
  u_if_t_data1_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7112.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4925.77  

#### Path 161 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06216/f[2] (FG6X2)                                      1408.56    6821.92 r
  ii06216/xy (FG6X2)                                         200.00    7021.92 r
  ii06216|xy_net (net)                                 1                        
  u_if_t_data6_reg[4]/di (REG2CKSR)                           76.40    7098.32 r
  data arrival time                                                    7098.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                        
  u_if_t_data6_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7098.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4939.77  

#### Path 162 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                         0.00    2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                          131.00    2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                        
  ii05779/f[3] (FG6X2)                                      1092.95    3290.04 r
  ii05779/xy (FG6X2)                                         180.00    3470.04 r
  ii05779|xy_net (net)                                63                        
  ii05886/f[4] (FG6X2)                                      3408.40    6878.44 r
  ii05886/xy (FG6X2)                                         130.00    7008.44 r
  ii05886|xy_net (net)                                 1                        
  u_FDMA_axi_wstart_locked_reg/di (REG2CKSR)                  78.40    7086.84 r
  data arrival time                                                    7086.84  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_wstart_locked_reg.lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_FDMA_axi_wstart_locked_reg.lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_FDMA_axi_wstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_axi_wstart_locked_reg/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    7086.84  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4945.25  

#### Path 163 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06165/f[0] (FG6X2)                                      1937.00    6718.96 r
  ii06165/xy (FG6X2)                                         280.00    6998.96 r
  ii06165|xy_net (net)                                 1                        
  u_if_t_data1_reg[3]/di (REG2CKSR)                           76.40    7075.36 r
  data arrival time                                                    7075.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data1_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7075.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          4962.73  

#### Path 164 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06087/f[0] (LRAM64)                                             3296.39    5487.48 r
  ii06087/xy (LRAM64)                                                280.00    5767.48 r
  ii06087|xy_net (net)                                         1                        
  u_FDMA_wburst_len_reg[2]/di (REG2CKSR)                            1295.45    7062.93 r
  data arrival time                                                            7062.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                         3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7062.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4975.16  

#### Path 165 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06011/f[4] (FG6X2)                                              4062.39    6253.48 r
  ii06011/xy (FG6X2)                                                 130.00    6383.48 r
  ii06011|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[10]/di (REG2CKSR)                        675.45    7058.93 r
  data arrival time                                                            7058.93  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/clk (LBUF)                    1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/sclk (LBUF)                    265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].sclk1 (net)                    2                        
  u_FDMA_fdma_wleft_cnt_reg[10]/sclk1 (REG2CKSR)                       0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7058.93  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4979.16  

#### Path 166 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                      Fanout       Incr       Path  
  ------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00       0.00  
  clock source latency                                                                                    0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                         1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                              23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                            1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                   0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[36] (ctrl_wrapper)                                                       1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net (net)                                                       3                        
  ii06357/f[2] (FG6X2)                                                                                 2386.47    5462.56 r
  ii06357/xy (FG6X2)                                                                                    200.00    5662.56 r
  ii06357|xy_net (net)                                                                            2                        
  ii06358/f[0] (FG6X2)                                                                                  545.40    6207.96 r
  ii06358/xy (FG6X2)                                                                                    280.00    6487.96 r
  ii06358|xy_net (net)                                                                            1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]/di (REG2CKSR)                571.73    7059.69 r
  data arrival time                                                                                               7059.69  

  clock sys_clk (rise edge)                                                                           10000.00   10000.00  
  clock source latency                                                                                    0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)                6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                    -28.00   12038.09  
  data required time                                                                                             12038.09  
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             12038.09  
  data arrival time                                                                                               7059.69  
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     4978.40  

#### Path 167 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06046/f[3] (FG6X2)                                              2861.39    5052.48 r
  ii06046/xy (FG6X2)                                                 180.00    5232.48 r
  ii06046|xy_net (net)                                         1                        
  PCKRTINSERT_C96R79_lut_0/f[1] (FG6X2)                             1360.12    6592.60 r
  PCKRTINSERT_C96R79_lut_0/x (FG6X2)                                 386.00    6978.60 r
  PCKRTINSERT_C96R79_lut_0|x_net (net)                         1                        
  u_FDMA_rburst_len_reg[1]/di (REG2CKSR)                              64.01    7042.61 r
  data arrival time                                                            7042.61  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                         5                        
  u_FDMA_rburst_len_reg[1]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            7042.61  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  4995.48  

#### Path 168 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06200/f[1] (FG6X2)                                      1917.00    6698.96 r
  ii06200/xy (FG6X2)                                         260.00    6958.96 r
  ii06200|xy_net (net)                                 1                        
  u_if_t_data4_reg[6]/di (REG2CKSR)                           76.40    7035.36 r
  data arrival time                                                    7035.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                        
  u_if_t_data4_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    7035.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5002.73  

#### Path 169 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup_4_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06115/f[2] (LRAM64)                                      512.00    5293.96 r
  ii06115/xy (LRAM64)                                        200.00    5493.96 r
  ii06115|xy_net (net)                                 5                        
  u_if_T_S_reg_1__dup_4_/di (REG2CKSR)                      1479.89    6973.85 r
  data arrival time                                                    6973.85  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_1__dup_4_.lbuf0/clk (LBUF)                   1795.09   11795.09 r
  u_if_T_S_reg_1__dup_4_.lbuf0/sclk (LBUF)                   265.00   12060.09 r
  u_if_T_S_reg_1__dup_4_.sclk1 (net)                   1                        
  u_if_T_S_reg_1__dup_4_/sclk0 (REG2CKSR)                      0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6973.85  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5058.24  

#### Path 170 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06048/f[3] (FG6X2)                                              2861.39    5052.48 r
  ii06048/xy (FG6X2)                                                 180.00    5232.48 r
  ii06048|xy_net (net)                                         1                        
  PCKRTINSERT_C96R79_lut_1/f[4] (FG6X2)                             1536.12    6768.60 r
  PCKRTINSERT_C96R79_lut_1/xy (FG6X2)                                130.00    6898.60 r
  PCKRTINSERT_C96R79_lut_1|xy_net (net)                        1                        
  u_FDMA_rburst_len_reg[3]/di (REG2CKSR)                              78.40    6977.00 r
  data arrival time                                                            6977.00  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                         5                        
  u_FDMA_rburst_len_reg[3]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6977.00  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5061.09  

#### Path 171 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06048/f[3] (FG6X2)                                              2861.39    5052.48 r
  ii06048/xy (FG6X2)                                                 180.00    5232.48 r
  ii06048|xy_net (net)                                         1                        
  PCKRTINSERT_C96R79_lut_1/f[4] (FG6X2)                             1536.12    6768.60 r
  PCKRTINSERT_C96R79_lut_1/x (FG6X2)                                 128.00    6896.60 r
  PCKRTINSERT_C96R79_lut_1|x_net (net)                         1                        
  u_FDMA_rburst_len_reg[0]/di (REG2CKSR)                              64.01    6960.61 r
  data arrival time                                                            6960.61  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                         5                        
  u_FDMA_rburst_len_reg[0]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6960.61  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5077.48  

#### Path 172 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06210/f[3] (FG6X2)                                      1917.00    6698.96 r
  ii06210/xy (FG6X2)                                         180.00    6878.96 r
  ii06210|xy_net (net)                                 1                        
  u_if_t_data5_reg[6]/di (REG2CKSR)                           78.40    6957.36 r
  data arrival time                                                    6957.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                        
  u_if_t_data5_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6957.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5080.73  

#### Path 173 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06174/f[3] (FG6X2)                                      1917.00    6698.96 r
  ii06174/xy (FG6X2)                                         180.00    6878.96 r
  ii06174|xy_net (net)                                 1                        
  u_if_t_data2_reg[2]/di (REG2CKSR)                           78.40    6957.36 r
  data arrival time                                                    6957.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                        
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6957.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5080.73  

#### Path 174 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[30] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net (net)                                                    3                        
  ii06274/f[3] (FG6X2)                                                                              3617.47    6693.56 r
  ii06274/xy (FG6X2)                                                                                 180.00    6873.56 r
  ii06274|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]/di (REG2CKSR)                  78.40    6951.96 r
  data arrival time                                                                                            6951.96  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            6951.96  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  5086.13  

#### Path 175 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii05889/f[1] (LRAM64)                                                   3050.41    6126.50 r
  ii05889/xy (LRAM64)                                                      260.00    6386.50 r
  ii05889|xy_net (net)                                               7                        
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/en (LBUF)                            213.84    6600.34 r
  data arrival time                                                                  6600.34  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6600.34  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5093.75  

#### Path 176 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06046/f[3] (FG6X2)                                              2861.39    5052.48 r
  ii06046/xy (FG6X2)                                                 180.00    5232.48 r
  ii06046|xy_net (net)                                         1                        
  PCKRTINSERT_C96R79_lut_0/f[1] (FG6X2)                             1360.12    6592.60 r
  PCKRTINSERT_C96R79_lut_0/xy (FG6X2)                                260.00    6852.60 r
  PCKRTINSERT_C96R79_lut_0|xy_net (net)                        1                        
  u_FDMA_rburst_len_reg[4]/di (REG2CKSR)                              76.40    6929.00 r
  data arrival time                                                            6929.00  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                         5                        
  u_FDMA_rburst_len_reg[4]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6929.00  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5109.09  

#### Path 177 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06179/f[4] (FG6X2)                                      1937.00    6718.96 r
  ii06179/xy (FG6X2)                                         130.00    6848.96 r
  ii06179|xy_net (net)                                 1                        
  u_if_t_data2_reg[6]/di (REG2CKSR)                           78.40    6927.36 r
  data arrival time                                                    6927.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data2_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6927.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5110.73  

#### Path 178 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06152/f[0] (LRAM64)                                             4370.39    6561.48 r
  ii06152/xy (LRAM64)                                                280.00    6841.48 r
  ii06152|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[4]/di (REG2CKSR)                                   76.40    6917.88 r
  data arrival time                                                            6917.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[4]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6917.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5120.21  

#### Path 179 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06175/f[5] (FG6X2)                                      1937.00    6718.96 r
  ii06175/xy (FG6X2)                                         120.00    6838.96 r
  ii06175|xy_net (net)                                 1                        
  u_if_t_data2_reg[3]/di (REG2CKSR)                           76.40    6915.36 r
  data arrival time                                                    6915.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data2_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6915.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5122.73  

#### Path 180 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06015/f[1] (FG6X2)                                              4382.39    6573.48 r
  ii06015/xy (FG6X2)                                                 260.00    6833.48 r
  ii06015|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[14]/di (REG2CKSR)                         78.40    6911.88 r
  data arrival time                                                            6911.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[14]/sclk1 (REG2CKSR)                       0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6911.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5126.21  

#### Path 181 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06021/f[1] (FG6X2)                                              4382.39    6573.48 r
  ii06021/xy (FG6X2)                                                 260.00    6833.48 r
  ii06021|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[5]/di (REG2CKSR)                          78.40    6911.88 r
  data arrival time                                                            6911.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[5]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6911.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5126.21  

#### Path 182 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06163/f[4] (FG6X2)                                      1917.00    6698.96 r
  ii06163/xy (FG6X2)                                         130.00    6828.96 r
  ii06163|xy_net (net)                                 1                        
  u_if_t_data1_reg[1]/di (REG2CKSR)                           76.40    6905.36 r
  data arrival time                                                    6905.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                        
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6905.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5132.73  

#### Path 183 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06114/f[1] (FG6X2)                                       663.00    5444.96 r
  ii06114/xy (FG6X2)                                         260.00    5704.96 r
  ii06114|xy_net (net)                                 5                        
  u_if_T_S_reg[0]/di (REG2CKSR)                             1198.65    6903.61 r
  data arrival time                                                    6903.61  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg[0].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_if_T_S_reg[0].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_if_T_S_reg[0].sclk1 (net)                          2                        
  u_if_T_S_reg[0]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6903.61  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5134.48  

#### Path 184 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06050/f[3] (FG6X2)                                              3742.39    5933.48 r
  ii06050/xy (FG6X2)                                                 180.00    6113.48 r
  ii06050|xy_net (net)                                         3                        
  ii06053/f[4] (FG6X2)                                               270.84    6384.32 r
  ii06053/xy (FG6X2)                                                 130.00    6514.32 r
  ii06053|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[10]/di (REG2CKSR)                             345.45    6859.77 r
  data arrival time                                                            6859.77  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                         5                        
  u_FDMA_rfdma_cnt_reg[10]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6859.77  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5178.32  

#### Path 185 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06178/f[3] (FG6X2)                                      1397.00    6178.96 r
  ii06178/xy (FG6X2)                                         180.00    6358.96 r
  ii06178|xy_net (net)                                 1                        
  u_if_t_data2_reg[5]/di (REG2CKSR)                          486.73    6845.69 r
  data arrival time                                                    6845.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                        
  u_if_t_data2_reg[5]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6845.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5186.40  

#### Path 186 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_0__dup_0_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06114/f[1] (FG6X2)                                       663.00    5444.96 r
  ii06114/xy (FG6X2)                                         260.00    5704.96 r
  ii06114|xy_net (net)                                 5                        
  u_if_T_S_reg_0__dup_0_/di (REG2CKSR)                      1146.77    6851.73 r
  data arrival time                                                    6851.73  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                   1801.09   11801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                   265.00   12066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                        
  u_if_T_S_reg_0__dup_0_/sclk1 (REG2CKSR)                      0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6851.73  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5186.36  

#### Path 187 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                          1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                               23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                             1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                    0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[34] (ctrl_wrapper)                                                        1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net (net)                                                        3                        
  ii06353/f[1] (FG6X2)                                                                                  2742.47    5818.56 r
  ii06353/xy (FG6X2)                                                                                     260.00    6078.56 r
  ii06353|xy_net (net)                                                                             2                        
  ii06354/f[4] (LRAM64)                                                                                  560.40    6638.96 r
  ii06354/xy (LRAM64)                                                                                    130.00    6768.96 r
  ii06354|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]/di (REG2CKSR)                  76.40    6845.36 r
  data arrival time                                                                                                6845.36  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1 (net)             2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                     -28.00   12032.09  
  data required time                                                                                              12032.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12032.09  
  data arrival time                                                                                                6845.36  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      5186.73  

#### Path 188 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_0__dup_2_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06114/f[1] (FG6X2)                                       663.00    5444.96 r
  ii06114/xy (FG6X2)                                         260.00    5704.96 r
  ii06114|xy_net (net)                                 5                        
  u_if_T_S_reg_0__dup_2_/di (REG2CKSR)                      1141.77    6846.73 r
  data arrival time                                                    6846.73  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                   1801.09   11801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                   265.00   12066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                        
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                      0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6846.73  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5191.36  

#### Path 189 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                      Fanout       Incr       Path  
  ------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00       0.00  
  clock source latency                                                                                    0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                         1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                              23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                            1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                   0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[32] (ctrl_wrapper)                                                       1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net (net)                                                       3                        
  ii06349/f[3] (FG6X2)                                                                                 2071.47    5147.56 r
  ii06349/xy (FG6X2)                                                                                    180.00    5327.56 r
  ii06349|xy_net (net)                                                                            2                        
  ii06350/f[5] (LRAM64)                                                                                 451.92    5779.48 r
  ii06350/xy (LRAM64)                                                                                   120.00    5899.48 r
  ii06350|xy_net (net)                                                                            1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]/di (REG2CKSR)                944.73    6844.21 r
  data arrival time                                                                                               6844.21  

  clock sys_clk (rise edge)                                                                           10000.00   10000.00  
  clock source latency                                                                                    0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)                 5                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                    -28.00   12038.09  
  data required time                                                                                             12038.09  
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             12038.09  
  data arrival time                                                                                               6844.21  
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     5193.88  

#### Path 190 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06115/f[2] (LRAM64)                                      512.00    5293.96 r
  ii06115/xy (LRAM64)                                        200.00    5493.96 r
  ii06115|xy_net (net)                                 5                        
  u_if_T_S_reg[1]/di (REG2CKSR)                             1348.89    6842.85 r
  data arrival time                                                    6842.85  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg[0].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_if_T_S_reg[0].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_if_T_S_reg[0].sclk1 (net)                          2                        
  u_if_T_S_reg[1]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6842.85  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5195.24  

#### Path 191 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06149/f[2] (LRAM64)                                             4370.39    6561.48 r
  ii06149/xy (LRAM64)                                                200.00    6761.48 r
  ii06149|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[1]/di (REG2CKSR)                                   76.40    6837.88 r
  data arrival time                                                            6837.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[1]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6837.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5200.21  

#### Path 192 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06156/f[3] (LRAM64)                                             4385.39    6576.48 r
  ii06156/xy (LRAM64)                                                180.00    6756.48 r
  ii06156|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[6]/di (REG2CKSR)                                   76.40    6832.88 r
  data arrival time                                                            6832.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[6]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6832.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5205.21  

#### Path 193 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06013/f[3] (LRAM64)                                             4382.39    6573.48 r
  ii06013/xy (LRAM64)                                                180.00    6753.48 r
  ii06013|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[12]/di (REG2CKSR)                         76.40    6829.88 r
  data arrival time                                                            6829.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[12]/sclk1 (REG2CKSR)                       0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6829.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5208.21  

#### Path 194 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06016/f[3] (LRAM64)                                             4382.39    6573.48 r
  ii06016/xy (LRAM64)                                                180.00    6753.48 r
  ii06016|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[15]/di (REG2CKSR)                         76.40    6829.88 r
  data arrival time                                                            6829.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[15]/sclk1 (REG2CKSR)                       0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6829.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5208.21  

#### Path 195 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06050/f[3] (FG6X2)                                              3742.39    5933.48 r
  ii06050/xy (FG6X2)                                                 180.00    6113.48 r
  ii06050|xy_net (net)                                         3                        
  ii06064/f[3] (FG6X2)                                               457.56    6571.04 r
  ii06064/xy (FG6X2)                                                 180.00    6751.04 r
  ii06064|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[4]/di (REG2CKSR)                               76.40    6827.44 r
  data arrival time                                                            6827.44  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[4].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[4].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[4].sclk1 (net)                          1                        
  u_FDMA_rfdma_cnt_reg[4]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6827.44  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5210.65  

#### Path 196 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wstart_locked_r1_reg/sr0 (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/sr (LBUF)                   4455.39    6646.48 r
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/asr (LBUF)                   100.00    6746.48 r
  u_FDMA_axi_wstart_locked_r1_reg.sr1 (net)                    1                        
  u_FDMA_axi_wstart_locked_r1_reg/sr0 (REG2CKSR)                       0.00    6746.48 r
  data arrival time                                                            6746.48  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/clk (LBUF)                  1795.09   11795.09 r
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/sclk (LBUF)                  265.00   12060.09 r
  u_FDMA_axi_wstart_locked_r1_reg.sclk1 (net)                  1                        
  u_FDMA_axi_wstart_locked_r1_reg/sclk0 (REG2CKSR)                     0.00   12060.09 r
  library setup time                                                -100.00   11960.09  
  data required time                                                          11960.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11960.09  
  data arrival time                                                            6746.48  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5213.61  

#### Path 197 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06150/f[3] (LRAM64)                                             4370.39    6561.48 r
  ii06150/xy (LRAM64)                                                180.00    6741.48 r
  ii06150|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[2]/di (REG2CKSR)                                   76.40    6817.88 r
  data arrival time                                                            6817.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[2]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6817.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5220.21  

#### Path 198 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06176/f[5] (FG6X2)                                      1197.56    6610.92 r
  ii06176/xy (FG6X2)                                         120.00    6730.92 r
  ii06176|xy_net (net)                                 1                        
  u_if_t_data2_reg[4]/di (REG2CKSR)                           76.40    6807.32 r
  data arrival time                                                    6807.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                        
  u_if_t_data2_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6807.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5230.77  

#### Path 199 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06115/f[2] (LRAM64)                                      512.00    5293.96 r
  ii06115/xy (LRAM64)                                        200.00    5493.96 r
  ii06115|xy_net (net)                                 5                        
  u_if_T_S_reg_1__dup/di (REG2CKSR)                         1293.89    6787.85 r
  data arrival time                                                    6787.85  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_1__dup.lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_T_S_reg_1__dup.lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_T_S_reg_1__dup.sclk1 (net)                      2                        
  u_if_T_S_reg_1__dup/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6787.85  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5244.24  

#### Path 200 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[6].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii06032/f[2] (FG6X2)                                                    2631.41    5707.50 r
  ii06032/xy (FG6X2)                                                       200.00    5907.50 r
  ii06032|xy_net (net)                                               2                        
  u_FDMA_rburst_cnt_reg[6].lbuf0/en (LBUF)                                 533.40    6440.90 r
  data arrival time                                                                  6440.90  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                               1795.09   11795.09 r
  library setup time                                                      -107.00   11688.09  
  data required time                                                                11688.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11688.09  
  data arrival time                                                                  6440.90  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5247.19  

#### Path 201 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06191/f[5] (LRAM64)                                     1092.00    5873.96 r
  ii06191/xy (LRAM64)                                        120.00    5993.96 r
  ii06191|xy_net (net)                                 1                        
  u_if_t_data3_reg[7]/di (REG2CKSR)                          791.73    6785.69 r
  data arrival time                                                    6785.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                        
  u_if_t_data3_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6785.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5252.40  

#### Path 202 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06019/f[4] (FG6X2)                                              4382.39    6573.48 r
  ii06019/xy (FG6X2)                                                 130.00    6703.48 r
  ii06019|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[3]/di (REG2CKSR)                          78.40    6781.88 r
  data arrival time                                                            6781.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[3]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6781.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5256.21  

#### Path 203 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06157/f[4] (FG6X2)                                              3664.39    5855.48 r
  ii06157/xy (FG6X2)                                                 130.00    5985.48 r
  ii06157|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[7]/di (REG2CKSR)                                  786.73    6772.21 r
  data arrival time                                                            6772.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[7]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6772.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5265.88  

#### Path 204 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06022/f[5] (LRAM64)                                             4382.39    6573.48 r
  ii06022/xy (LRAM64)                                                120.00    6693.48 r
  ii06022|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[6]/di (REG2CKSR)                          76.40    6769.88 r
  data arrival time                                                            6769.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[6]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6769.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5268.21  

#### Path 205 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06018/f[5] (LRAM64)                                             4382.39    6573.48 r
  ii06018/xy (LRAM64)                                                120.00    6693.48 r
  ii06018|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[2]/di (REG2CKSR)                          76.40    6769.88 r
  data arrival time                                                            6769.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)                     8                        
  u_FDMA_fdma_wleft_cnt_reg[2]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6769.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5268.21  

#### Path 206 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06151/f[4] (FG6X2)                                              4370.39    6561.48 r
  ii06151/xy (FG6X2)                                                 130.00    6691.48 r
  ii06151|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[3]/di (REG2CKSR)                                   78.40    6769.88 r
  data arrival time                                                            6769.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[3]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6769.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5268.21  

#### Path 207 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06141/f[2] (LRAM64)                                     1086.44    5208.20 r
  ii06141/xy (LRAM64)                                        200.00    5408.20 r
  ii06141|xy_net (net)                                 4                        
  ii06143/f[1] (FG6X2)                                       422.56    5830.76 r
  ii06143/xy (FG6X2)                                         260.00    6090.76 r
  ii06143|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[29]/di (REG2CKSR)                    675.45    6766.21 r
  data arrival time                                                    6766.21  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[29]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6766.21  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5271.88  

#### Path 208 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[6] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[21] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net (net)                                                                 3                        
  C102R65emb5k_misc_1_u6_b_mux/i0 (EMBMUX5S4)                                                                    3143.41    6219.50 r
  C102R65emb5k_misc_1_u6_b_mux/o (EMBMUX5S4)                                                                      100.00    6319.50 r
  net_C102R65_c1r1_db_6 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[6] (BRAM18KV1)               0.00    6319.50 r
  data arrival time                                                                                                         6319.50  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         6319.50  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5273.59  

#### Path 209 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[4].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[1] (ctrl_wrapper)                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net (net)                           5                        
  ii06032/f[2] (FG6X2)                                                    2631.41    5707.50 r
  ii06032/xy (FG6X2)                                                       200.00    5907.50 r
  ii06032|xy_net (net)                                               2                        
  u_FDMA_rburst_cnt_reg[4].lbuf1/en (LBUF)                                 507.40    6414.90 r
  data arrival time                                                                  6414.90  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                               1801.09   11801.09 r
  library setup time                                                      -107.00   11694.09  
  data required time                                                                11694.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11694.09  
  data arrival time                                                                  6414.90  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5279.19  

#### Path 210 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[30] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net (net)                                                            3                        
  ii06343/f[1] (FG6X2)                                                                                      3332.47    6408.56 r
  ii06343/xy (FG6X2)                                                                                         260.00    6668.56 r
  ii06343|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]/di (REG2CKSR)                  83.92    6752.48 r
  data arrival time                                                                                                    6752.48  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    6752.48  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          5285.61  

#### Path 211 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06141/f[2] (LRAM64)                                     1086.44    5208.20 r
  ii06141/xy (LRAM64)                                        200.00    5408.20 r
  ii06141|xy_net (net)                                 4                        
  ii06145/f[0] (LRAM64)                                      500.84    5909.04 r
  ii06145/xy (LRAM64)                                        280.00    6189.04 r
  ii06145|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[31]/di (REG2CKSR)                    550.73    6739.77 r
  data arrival time                                                    6739.77  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[31]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6739.77  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5298.32  

#### Path 212 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[36] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net (net)                                                    3                        
  ii06281/f[2] (FG6X2)                                                                              2928.47    6004.56 r
  ii06281/xy (FG6X2)                                                                                 200.00    6204.56 r
  ii06281|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/di (REG2CKSR)                 531.73    6736.29 r
  data arrival time                                                                                            6736.29  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            6736.29  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  5301.80  

#### Path 213 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[168] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_len_reg[1].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_wburst_len_reg[1].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_wburst_len_reg[1].sclk1 (net)                               2                        
  u_FDMA_wburst_len_reg[0]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_wburst_len_reg[0]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_wburst_len_reg[0]|qx_net (net)                              9                        
  ii05334/f[1] (LRAM64)                                                   1178.16    3375.25 r
  ii05334/xy (LRAM64)                                                      260.00    3635.25 r
  ii05334|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[168] (ctrl_wrapper)                         2326.40    5961.65 r
  data arrival time                                                                  5961.65  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5961.65  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5320.44  

#### Path 214 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[169] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_len_reg[1].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_wburst_len_reg[1].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_wburst_len_reg[1].sclk1 (net)                               2                        
  u_FDMA_wburst_len_reg[0]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_wburst_len_reg[0]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_wburst_len_reg[0]|qx_net (net)                              9                        
  ii05335/f[0] (FG6X2)                                                    1218.16    3415.25 r
  ii05335/xy (FG6X2)                                                       280.00    3695.25 r
  ii05335|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[169] (ctrl_wrapper)                         2257.40    5952.65 r
  data arrival time                                                                  5952.65  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5952.65  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5329.44  

#### Path 215 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06047/f[1] (FG6X2)                                              2861.39    5052.48 r
  ii06047/xy (FG6X2)                                                 260.00    5312.48 r
  ii06047|xy_net (net)                                         1                        
  u_FDMA_rburst_len_reg[2]/di (REG2CKSR)                            1396.73    6709.21 r
  data arrival time                                                            6709.21  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                         5                        
  u_FDMA_rburst_len_reg[2]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6709.21  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5328.88  

#### Path 216 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                          1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                               23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                             1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                    0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[22] (ctrl_wrapper)                                                        1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net (net)                                                        3                        
  ii06327/f[1] (LRAM64)                                                                                 2578.68    5654.77 r
  ii06327/xy (LRAM64)                                                                                    260.00    5914.77 r
  ii06327|xy_net (net)                                                                             2                        
  ii06328/f[4] (FG6X2)                                                                                   560.40    6475.17 r
  ii06328/xy (FG6X2)                                                                                     130.00    6605.17 r
  ii06328|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]/di (REG2CKSR)                  78.40    6683.57 r
  data arrival time                                                                                                6683.57  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                     -28.00   12038.09  
  data required time                                                                                              12038.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12038.09  
  data arrival time                                                                                                6683.57  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      5354.52  

#### Path 217 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06228/f[1] (FG6X2)                                       517.00    5298.96 r
  ii06228/xy (FG6X2)                                         260.00    5558.96 r
  ii06228|xy_net (net)                                 1                        
  u_if_t_data7_reg[5]/di (REG2CKSR)                         1110.73    6669.69 r
  data arrival time                                                    6669.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                        
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6669.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5362.40  

#### Path 218 ########################################################

  Startpoint: u_FDMA_wburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[170] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                               3                        
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_wburst_len_reg[2]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_wburst_len_reg[2]|qx_net (net)                              4                        
  ii05336/f[4] (FG6X2)                                                    1290.39    3487.48 r
  ii05336/xy (FG6X2)                                                       130.00    3617.48 r
  ii05336|xy_net (net)                                               3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[170] (ctrl_wrapper)                         2302.92    5920.40 r
  data arrival time                                                                  5920.40  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5920.40  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5361.69  

#### Path 219 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06180/f[4] (FG6X2)                                      1092.00    5873.96 r
  ii06180/xy (FG6X2)                                         130.00    6003.96 r
  ii06180|xy_net (net)                                 1                        
  u_if_t_data2_reg[7]/di (REG2CKSR)                          672.73    6676.69 r
  data arrival time                                                    6676.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                        
  u_if_t_data2_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6676.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5361.40  

#### Path 220 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06154/f[0] (FG6X2)                                              4125.39    6316.48 r
  ii06154/xy (FG6X2)                                                 280.00    6596.48 r
  ii06154|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[5]/di (REG2CKSR)                                   78.40    6674.88 r
  data arrival time                                                            6674.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[5]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6674.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5363.21  

#### Path 221 ########################################################

  Startpoint: u_FDMA_rburst_len_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[226] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                               5                        
  u_FDMA_rburst_len_reg[0]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_rburst_len_reg[0]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_rburst_len_reg[0]|qx_net (net)                              9                        
  ii05345/f[5] (LRAM64)                                                   1663.14    3860.23 r
  ii05345/xy (LRAM64)                                                      120.00    3980.23 r
  ii05345|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[226] (ctrl_wrapper)                         1930.12    5910.35 r
  data arrival time                                                                  5910.35  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5910.35  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5371.74  

#### Path 222 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[33] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net (net)                                                    3                        
  ii06278/f[4] (FG6X2)                                                                              2844.47    5920.56 r
  ii06278/xy (FG6X2)                                                                                 130.00    6050.56 r
  ii06278|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]/di (REG2CKSR)                 605.45    6656.01 r
  data arrival time                                                                                            6656.01  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                 -28.00   12032.09  
  data required time                                                                                          12032.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12032.09  
  data arrival time                                                                                            6656.01  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  5376.08  

#### Path 223 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06220/f[4] (FG6X2)                                      1667.00    6448.96 r
  ii06220/xy (FG6X2)                                         130.00    6578.96 r
  ii06220|xy_net (net)                                 1                        
  u_if_t_data6_reg[6]/di (REG2CKSR)                           78.40    6657.36 r
  data arrival time                                                    6657.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data6_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6657.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5380.73  

#### Path 224 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06226/f[0] (FG6X2)                                       862.56    6275.92 r
  ii06226/xy (FG6X2)                                         280.00    6555.92 r
  ii06226|xy_net (net)                                 1                        
  u_if_t_data7_reg[4]/di (REG2CKSR)                           78.40    6634.32 r
  data arrival time                                                    6634.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                        
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6634.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5397.77  

#### Path 225 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_0__dup/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06114/f[1] (FG6X2)                                       663.00    5444.96 r
  ii06114/xy (FG6X2)                                         260.00    5704.96 r
  ii06114|xy_net (net)                                 5                        
  u_if_T_S_reg_0__dup/di (REG2CKSR)                          926.77    6631.73 r
  data arrival time                                                    6631.73  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_1__dup.lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_T_S_reg_1__dup.lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_T_S_reg_1__dup.sclk1 (net)                      2                        
  u_if_T_S_reg_0__dup/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6631.73  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5400.36  

#### Path 226 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/clk (LBUF)                 1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/sclk (LBUF)                 265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1 (net)                 3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]/qx (REG2CKSR)                     131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net (net)                1                        
  ii06293/f[3] (FG6X2)                                                                                  1190.39    3387.48 r
  ii06293/xy (FG6X2)                                                                                     180.00    3567.48 r
  ii06293|xy_net (net)                                                                             1                        
  ii06295/f[0] (FG6X2)                                                                                  1026.40    4593.88 r
  ii06295/xy (FG6X2)                                                                                     280.00    4873.88 r
  ii06295|xy_net (net)                                                                             1                        
  ii06297/f[3] (LRAM64)                                                                                  446.40    5320.28 r
  ii06297/xy (LRAM64)                                                                                    180.00    5500.28 r
  ii06297|xy_net (net)                                                                             2                        
  ii06301/f[5] (FG6X2)                                                                                   932.40    6432.68 r
  ii06301/xy (FG6X2)                                                                                     120.00    6552.68 r
  ii06301|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/di (REG2CKSR)                      76.40    6629.08 r
  data arrival time                                                                                                6629.08  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                     -28.00   12038.09  
  data required time                                                                                              12038.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12038.09  
  data arrival time                                                                                                6629.08  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      5409.01  

#### Path 227 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[3] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[31] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u3_b_mux/i0 (EMBMUX5S4)                                                                    2966.47    6042.56 r
  C102R69emb5k_misc_1_u3_b_mux/o (EMBMUX5S4)                                                                      100.00    6142.56 r
  net_C102R69_c1r1_db_3 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[3] (BRAM18KV1)               0.00    6142.56 r
  data arrival time                                                                                                         6142.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         6142.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5450.53  

#### Path 228 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06147/f[3] (FG6X2)                                              4125.39    6316.48 r
  ii06147/xy (FG6X2)                                                 180.00    6496.48 r
  ii06147|xy_net (net)                                         1                        
  u_if_rst_cnt_reg[0]/di (REG2CKSR)                                   78.40    6574.88 r
  data arrival time                                                            6574.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                              1801.09   11801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                              265.00   12066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                              8                        
  u_if_rst_cnt_reg[0]/sclk1 (REG2CKSR)                                 0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6574.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5463.21  

#### Path 229 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06237/f[4] (FG6X2)                                       772.00    5553.96 r
  ii06237/xy (FG6X2)                                         130.00    5683.96 r
  ii06237|xy_net (net)                                 1                        
  u_if_t_data8_reg[5]/di (REG2CKSR)                          885.45    6569.41 r
  data arrival time                                                    6569.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                        
  u_if_t_data8_reg[5]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6569.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5468.68  

#### Path 230 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                    Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00       0.00  
  clock source latency                                                                                  0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]/qx (REG2CKSR)                 131.00    2197.09 f
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net (net)            2                        
  carry_11_8__ADD_1.notinv0/i (CFG_NOTINV)                                                           1155.21    3352.30 f
  carry_11_8__ADD_1.notinv0/o (CFG_NOTINV)                                                              0.00    3352.30 f
  carry_11_8__ADD_1.ainv (net)                                                                  1                        
  carry_11_8__ADD_1/a (ADD_1BIT)                                                                        0.00    3352.30 f
  carry_11_8__ADD_1/co (ADD_1BIT)                                                                     235.00    3587.30 f
  carry_11_8__ADD_1|co_net (net)                                                                1                        
  carry_11_8__ADD_2/ci (ADD_1BIT)                                                                       0.00    3587.30 f
  carry_11_8__ADD_2/co (ADD_1BIT)                                                                      90.00    3677.30 f
  carry_11_8__ADD_2|co_net (net)                                                                1                        
  carry_11_8__ADD_3/ci (ADD_1BIT)                                                                       0.00    3677.30 f
  carry_11_8__ADD_3/co (ADD_1BIT)                                                                      90.00    3767.30 f
  carry_11_8__ADD_3|co_net (net)                                                                2                        
  carry_11_8__ADD_4/ci (ADD_1BIT)                                                                       0.00    3767.30 f
  carry_11_8__ADD_4/co (ADD_1BIT)                                                                      90.00    3857.30 f
  carry_11_8__ADD_4|co_net (net)                                                                1                        
  carry_11_8__ADD_5/ci (ADD_1BIT)                                                                       0.00    3857.30 f
  carry_11_8__ADD_5/co (ADD_1BIT)                                                                      90.00    3947.30 f
  carry_11_8__ADD_5|co_net (net)                                                                1                        
  carry_11_8__ADD_6/ci (ADD_1BIT)                                                                       0.00    3947.30 f
  carry_11_8__ADD_6/co (ADD_1BIT)                                                                      90.00    4037.30 f
  carry_11_8__ADD_6|co_net (net)                                                                1                        
  carry_11_8__ADD_7/ci (ADD_1BIT)                                                                       0.00    4037.30 f
  carry_11_8__ADD_7/s (ADD_1BIT)                                                                      151.00    4188.30 f
  carry_11_8__ADD_7|s_net (net)                                                                 1                        
  carry_11_7__ADD_7/b (ADD_1BIT)                                                                      825.46    5013.76 f
  carry_11_7__ADD_7/pb (ADD_1BIT)                                                                      98.00    5111.76 f
  carry_11_7__ADD_7|pb_net (net)                                                                1                        
  C84R59_cso_logic/p3b (CARRY_SKIP_OUT)                                                                 0.00    5111.76 f
  C84R59_cso_logic/p8outb (CARRY_SKIP_OUT)                                                            199.00    5310.76 f
  C84R59_cso_logic|p8outb_net (net)                                                             1                        
  C84R60_csi_logic/p07 (CARRY_SKIP_IN)                                                                  0.00    5310.76 f
  C84R60_csi_logic/cin (CARRY_SKIP_IN)                                                                 54.00    5364.76 f
  C84R60_csi_logic|cin_net (net)                                                                1                        
  carry_11_7__ADD_8/ci (ADD_1BIT)                                                                       0.00    5364.76 f
  carry_11_7__ADD_8/co (ADD_1BIT)                                                                      90.00    5454.76 f
  carry_11_7__ADD_8|co_net (net)                                                                1                        
  carry_11_7__ADD_9/ci (ADD_1BIT)                                                                       0.00    5454.76 f
  carry_11_7__ADD_9/co (ADD_1BIT)                                                                      90.00    5544.76 f
  carry_11_7__ADD_9|co_net (net)                                                                1                        
  carry_11_7__ADD_10/ci (ADD_1BIT)                                                                      0.00    5544.76 f
  carry_11_7__ADD_10/s (ADD_1BIT)                                                                     151.00    5695.76 f
  carry_11_7__ADD_10|s_net (net)                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/di (REG2CKSR)                           864.79    6560.55 f
  data arrival time                                                                                             6560.55  

  clock sys_clk (rise edge)                                                                         10000.00   10000.00  
  clock source latency                                                                                  0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)                       1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/sclk (LBUF)                       265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1 (net)                       1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (REG2CKSR)                          0.00   12066.09 r
  library setup time                                                                                  -28.00   12038.09  
  data required time                                                                                           12038.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           12038.09  
  data arrival time                                                                                             6560.55  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   5477.54  

#### Path 231 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[22] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net (net)                                                    3                        
  ii06266/f[5] (FG6X2)                                                                              2858.68    5934.77 r
  ii06266/xy (FG6X2)                                                                                 120.00    6054.77 r
  ii06266|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]/di (REG2CKSR)                 486.73    6541.50 r
  data arrival time                                                                                            6541.50  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                 -28.00   12032.09  
  data required time                                                                                          12032.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12032.09  
  data arrival time                                                                                            6541.50  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  5490.59  

#### Path 232 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06172/f[0] (LRAM64)                                      542.00    5323.96 r
  ii06172/xy (LRAM64)                                        280.00    5603.96 r
  ii06172|xy_net (net)                                 1                        
  u_if_t_data2_reg[0]/di (REG2CKSR)                          935.45    6539.41 r
  data arrival time                                                    6539.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data2_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6539.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5498.68  

#### Path 233 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06221/f[5] (LRAM64)                                     1092.00    5873.96 r
  ii06221/xy (LRAM64)                                        120.00    5993.96 r
  ii06221|xy_net (net)                                 1                        
  u_if_t_data6_reg[7]/di (REG2CKSR)                          534.73    6528.69 r
  data arrival time                                                    6528.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data6_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6528.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5509.40  

#### Path 234 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[4] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[32] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u4_b_mux/i0 (EMBMUX5S4)                                                                    2902.47    5978.56 r
  C102R69emb5k_misc_1_u4_b_mux/o (EMBMUX5S4)                                                                      100.00    6078.56 r
  net_C102R69_c1r1_db_4 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[4] (BRAM18KV1)               0.00    6078.56 r
  data arrival time                                                                                                         6078.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         6078.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5514.53  

#### Path 235 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06170/f[1] (FG6X2)                                      1397.00    6178.96 r
  ii06170/xy (FG6X2)                                         260.00    6438.96 r
  ii06170|xy_net (net)                                 1                        
  u_if_t_data1_reg[6]/di (REG2CKSR)                           78.40    6517.36 r
  data arrival time                                                    6517.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data1_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6517.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5520.73  

#### Path 236 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[29] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net (net)                                                            3                        
  ii06341/f[4] (LRAM64)                                                                                     2557.47    5633.56 r
  ii06341/xy (LRAM64)                                                                                        130.00    5763.56 r
  ii06341|xy_net (net)                                                                                 2                        
  ii06342/f[2] (FG6X2)                                                                                       451.92    6215.48 r
  ii06342/xy (FG6X2)                                                                                         200.00    6415.48 r
  ii06342|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]/di (REG2CKSR)                      78.40    6493.88 r
  data arrival time                                                                                                    6493.88  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    6493.88  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          5544.21  

#### Path 237 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06012/f[4] (FG6X2)                                              4062.39    6253.48 r
  ii06012/xy (FG6X2)                                                 130.00    6383.48 r
  ii06012|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[11]/di (REG2CKSR)                         78.40    6461.88 r
  data arrival time                                                            6461.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/clk (LBUF)                    1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/sclk (LBUF)                    265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[11].sclk1 (net)                    2                        
  u_FDMA_fdma_wleft_cnt_reg[11]/sclk1 (REG2CKSR)                       0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6461.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5576.21  

#### Path 238 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06171/f[2] (FG6X2)                                      1397.00    6178.96 r
  ii06171/xy (FG6X2)                                         200.00    6378.96 r
  ii06171|xy_net (net)                                 1                        
  u_if_t_data1_reg[7]/di (REG2CKSR)                           76.40    6455.36 r
  data arrival time                                                    6455.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data1_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6455.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5582.73  

#### Path 239 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06025/f[5] (LRAM64)                                             4062.39    6253.48 r
  ii06025/xy (LRAM64)                                                120.00    6373.48 r
  ii06025|xy_net (net)                                         1                        
  u_FDMA_fdma_wleft_cnt_reg[9]/di (REG2CKSR)                          76.40    6449.88 r
  data arrival time                                                            6449.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/clk (LBUF)                    1801.09   11801.09 r
  u_FDMA_fdma_wleft_cnt_reg[11].lbuf1/sclk (LBUF)                    265.00   12066.09 r
  u_FDMA_fdma_wleft_cnt_reg[11].sclk1 (net)                    2                        
  u_FDMA_fdma_wleft_cnt_reg[9]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6449.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5588.21  

#### Path 240 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06204/f[3] (LRAM64)                                      542.00    5323.96 r
  ii06204/xy (LRAM64)                                        180.00    5503.96 r
  ii06204|xy_net (net)                                 1                        
  u_if_t_data5_reg[2]/di (REG2CKSR)                          935.45    6439.41 r
  data arrival time                                                    6439.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data5_reg[2]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6439.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5598.68  

#### Path 241 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06214/f[1] (LRAM64)                                      532.00    5313.96 r
  ii06214/xy (LRAM64)                                        260.00    5573.96 r
  ii06214|xy_net (net)                                 1                        
  u_if_t_data6_reg[2]/di (REG2CKSR)                          856.73    6430.69 r
  data arrival time                                                    6430.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                        
  u_if_t_data6_reg[2]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6430.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5601.40  

#### Path 242 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                          Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00       0.00  
  clock source latency                                                                                        0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                             1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                  23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                       0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[36] (ctrl_wrapper)                                                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net (net)                                                           3                        
  ii06357/f[2] (FG6X2)                                                                                     2386.47    5462.56 r
  ii06357/xy (FG6X2)                                                                                        200.00    5662.56 r
  ii06357|xy_net (net)                                                                                2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]/di (REG2CKSR)                772.25    6434.81 r
  data arrival time                                                                                                   6434.81  

  clock sys_clk (rise edge)                                                                               10000.00   10000.00  
  clock source latency                                                                                        0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1/clk (LBUF)                     1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1/sclk (LBUF)                     265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1 (net)                     3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                        -28.00   12038.09  
  data required time                                                                                                 12038.09  
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 12038.09  
  data arrival time                                                                                                   6434.81  
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         5603.28  

#### Path 243 ########################################################

  Startpoint: u_FDMA_rburst_len_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[228] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                               5                        
  u_FDMA_rburst_len_reg[0]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_rburst_len_reg[0]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_rburst_len_reg[0]|qx_net (net)                              9                        
  ii05347/f[4] (LRAM64)                                                   1683.14    3880.23 r
  ii05347/xy (LRAM64)                                                      130.00    4010.23 r
  ii05347|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[228] (ctrl_wrapper)                         1665.12    5675.35 r
  data arrival time                                                                  5675.35  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5675.35  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5606.74  

#### Path 244 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06069/f[1] (FG6X2)                                              3898.39    6089.48 r
  ii06069/xy (FG6X2)                                                 260.00    6349.48 r
  ii06069|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[8]/di (REG2CKSR)                               78.40    6427.88 r
  data arrival time                                                            6427.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                         5                        
  u_FDMA_rfdma_cnt_reg[8]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6427.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5610.21  

#### Path 245 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06055/f[1] (FG6X2)                                              3898.39    6089.48 r
  ii06055/xy (FG6X2)                                                 260.00    6349.48 r
  ii06055|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[11]/di (REG2CKSR)                              78.40    6427.88 r
  data arrival time                                                            6427.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                         5                        
  u_FDMA_rfdma_cnt_reg[11]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6427.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5610.21  

#### Path 246 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05953/f[3] (FG6X2)                                       1950.56    5583.49 r
  ii05953/xy (FG6X2)                                          180.00    5763.49 r
  ii05953|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[8]/di (REG2CKSR)                  640.45    6403.94 r
  data arrival time                                                     6403.94  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)              6                        
  u_FDMA_fdma_rleft_cnt_reg[8]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6403.94  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           5634.15  

#### Path 247 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06063/f[2] (FG6X2)                                              3932.39    6123.48 r
  ii06063/xy (FG6X2)                                                 200.00    6323.48 r
  ii06063|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[3]/di (REG2CKSR)                               76.40    6399.88 r
  data arrival time                                                            6399.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[3]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6399.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5638.21  

#### Path 248 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06185/f[1] (FG6X2)                                       542.00    5323.96 r
  ii06185/xy (FG6X2)                                         260.00    5583.96 r
  ii06185|xy_net (net)                                 1                        
  u_if_t_data3_reg[3]/di (REG2CKSR)                          815.73    6399.69 r
  data arrival time                                                    6399.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data3_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6399.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5638.40  

#### Path 249 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06184/f[0] (FG6X2)                                      1258.00    6039.96 r
  ii06184/xy (FG6X2)                                         280.00    6319.96 r
  ii06184|xy_net (net)                                 1                        
  u_if_t_data3_reg[2]/di (REG2CKSR)                           78.40    6398.36 r
  data arrival time                                                    6398.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data3_reg[2]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6398.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5639.73  

#### Path 250 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06213/f[4] (FG6X2)                                       872.00    5653.96 r
  ii06213/xy (FG6X2)                                         130.00    5783.96 r
  ii06213|xy_net (net)                                 1                        
  u_if_t_data6_reg[1]/di (REG2CKSR)                          605.45    6389.41 r
  data arrival time                                                    6389.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                        
  u_if_t_data6_reg[1]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6389.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5642.68  

#### Path 251 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06164/f[4] (FG6X2)                                      1397.00    6178.96 r
  ii06164/xy (FG6X2)                                         130.00    6308.96 r
  ii06164|xy_net (net)                                 1                        
  u_if_t_data1_reg[2]/di (REG2CKSR)                           78.40    6387.36 r
  data arrival time                                                    6387.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                        
  u_if_t_data1_reg[2]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6387.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5650.73  

#### Path 252 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[7] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[35] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u7_b_mux/i0 (EMBMUX5S4)                                                                    2766.47    5842.56 r
  C102R69emb5k_misc_1_u7_b_mux/o (EMBMUX5S4)                                                                      100.00    5942.56 r
  net_C102R69_c1r1_db_7 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[7] (BRAM18KV1)               0.00    5942.56 r
  data arrival time                                                                                                         5942.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5942.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5650.53  

#### Path 253 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06224/f[3] (LRAM64)                                      517.00    5298.96 r
  ii06224/xy (LRAM64)                                        180.00    5478.96 r
  ii06224|xy_net (net)                                 1                        
  u_if_t_data7_reg[2]/di (REG2CKSR)                          900.45    6379.41 r
  data arrival time                                                    6379.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                        
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6379.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5652.68  

#### Path 254 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06205/f[5] (LRAM64)                                      542.00    5323.96 r
  ii06205/xy (LRAM64)                                        120.00    5443.96 r
  ii06205|xy_net (net)                                 1                        
  u_if_t_data5_reg[3]/di (REG2CKSR)                          935.45    6379.41 r
  data arrival time                                                    6379.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data5_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6379.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5658.68  

#### Path 255 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06218/f[4] (FG6X2)                                       542.00    5323.96 r
  ii06218/xy (FG6X2)                                         130.00    5453.96 r
  ii06218|xy_net (net)                                 1                        
  PCKRTINSERT_C116R79_lut_0/f[4] (FG6X2)                     701.12    6155.08 r
  PCKRTINSERT_C116R79_lut_0/xy (FG6X2)                       130.00    6285.08 r
  PCKRTINSERT_C116R79_lut_0|xy_net (net)               1                        
  u_if_t_data6_reg[5]/di (REG2CKSR)                           76.40    6361.48 r
  data arrival time                                                    6361.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                        
  u_if_t_data6_reg[5]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6361.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5670.61  

#### Path 256 ########################################################

  Startpoint: u_FDMA_rburst_len_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[227] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                               5                        
  u_FDMA_rburst_len_reg[0]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_rburst_len_reg[0]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_rburst_len_reg[0]|qx_net (net)                              9                        
  ii05346/f[5] (FG6X2)                                                    1683.14    3880.23 r
  ii05346/xy (FG6X2)                                                       120.00    4000.23 r
  ii05346|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[227] (ctrl_wrapper)                         1591.40    5591.63 r
  data arrival time                                                                  5591.63  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5591.63  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5690.46  

#### Path 257 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06188/f[3] (LRAM64)                                      542.00    5323.96 r
  ii06188/xy (LRAM64)                                        180.00    5503.96 r
  ii06188|xy_net (net)                                 1                        
  u_if_t_data3_reg[5]/di (REG2CKSR)                          841.73    6345.69 r
  data arrival time                                                    6345.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data3_reg[5]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6345.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5692.40  

#### Path 258 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06173/f[5] (LRAM64)                                      542.00    5323.96 r
  ii06173/xy (LRAM64)                                        120.00    5443.96 r
  ii06173|xy_net (net)                                 1                        
  u_if_t_data2_reg[1]/di (REG2CKSR)                          895.45    6339.41 r
  data arrival time                                                    6339.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                        
  u_if_t_data2_reg[1]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6339.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5692.68  

#### Path 259 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06070/f[3] (FG6X2)                                              3898.39    6089.48 r
  ii06070/xy (FG6X2)                                                 180.00    6269.48 r
  ii06070|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[9]/di (REG2CKSR)                               76.40    6345.88 r
  data arrival time                                                            6345.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                         5                        
  u_FDMA_rfdma_cnt_reg[9]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6345.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5692.21  

#### Path 260 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06215/f[3] (FG6X2)                                      1293.00    6074.96 r
  ii06215/xy (FG6X2)                                         180.00    6254.96 r
  ii06215|xy_net (net)                                 1                        
  u_if_t_data6_reg[3]/di (REG2CKSR)                           78.40    6333.36 r
  data arrival time                                                    6333.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                        
  u_if_t_data6_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6333.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5704.73  

#### Path 261 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06141/f[2] (LRAM64)                                     1086.44    5208.20 r
  ii06141/xy (LRAM64)                                        200.00    5408.20 r
  ii06141|xy_net (net)                                 4                        
  ii06144/f[2] (LRAM64)                                      648.56    6056.76 r
  ii06144/xy (LRAM64)                                        200.00    6256.76 r
  ii06144|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[30]/di (REG2CKSR)                     76.40    6333.16 r
  data arrival time                                                    6333.16  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[30]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6333.16  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5704.93  

#### Path 262 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[1].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06085/f[1] (FG6X2)                                              2731.39    4922.48 r
  ii06085/xy (FG6X2)                                                 260.00    5182.48 r
  ii06085|xy_net (net)                                         2                        
  u_FDMA_wburst_len_reg[1].lbuf1/en (LBUF)                           799.40    5981.88 r
  data arrival time                                                            5981.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[1].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  library setup time                                                -107.00   11694.09  
  data required time                                                          11694.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11694.09  
  data arrival time                                                            5981.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5712.21  

#### Path 263 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06208/f[1] (FG6X2)                                       542.00    5323.96 r
  ii06208/xy (FG6X2)                                         260.00    5583.96 r
  ii06208|xy_net (net)                                 1                        
  u_if_t_data5_reg[5]/di (REG2CKSR)                          741.73    6325.69 r
  data arrival time                                                    6325.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data5_reg[5]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6325.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5712.40  

#### Path 264 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06139/f[3] (FG6X2)                                       826.44    4948.20 r
  ii06139/xy (FG6X2)                                         180.00    5128.20 r
  ii06139|xy_net (net)                                 1                        
  ii06140/f[5] (FG6X2)                                       540.12    5668.32 r
  ii06140/xy (FG6X2)                                         120.00    5788.32 r
  ii06140|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[27]/di (REG2CKSR)                    526.73    6315.05 r
  data arrival time                                                    6315.05  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09   11795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00   12060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[27]/sclk0 (REG2CKSR)                   0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6315.05  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5717.04  

#### Path 265 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06194/f[2] (FG6X2)                                      1258.00    6039.96 r
  ii06194/xy (FG6X2)                                         200.00    6239.96 r
  ii06194|xy_net (net)                                 1                        
  u_if_t_data4_reg[2]/di (REG2CKSR)                           78.40    6318.36 r
  data arrival time                                                    6318.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                        
  u_if_t_data4_reg[2]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6318.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5719.73  

#### Path 266 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii06061/f[3] (FG6X2)                                       1950.56    5583.49 r
  ii06061/xy (FG6X2)                                          180.00    5763.49 r
  ii06061|xy_net (net)                                  1                        
  u_FDMA_rfdma_cnt_reg[1]/di (REG2CKSR)                       550.73    6314.22 r
  data arrival time                                                     6314.22  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                   1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                   265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                        
  u_FDMA_rfdma_cnt_reg[1]/sclk1 (REG2CKSR)                      0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6314.22  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           5723.87  

#### Path 267 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06116/f[3] (FG6X2)                                       663.00    5444.96 r
  ii06116/xy (FG6X2)                                         180.00    5624.96 r
  ii06116|xy_net (net)                                 1                        
  u_if_T_S_reg[2]/di (REG2CKSR)                              680.45    6305.41 r
  data arrival time                                                    6305.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                          1795.09   11795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                          265.00   12060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                        
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                             0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6305.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5726.68  

#### Path 268 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[5] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[33] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u5_b_mux/i0 (EMBMUX5S4)                                                                    2677.47    5753.56 r
  C102R69emb5k_misc_1_u5_b_mux/o (EMBMUX5S4)                                                                      100.00    5853.56 r
  net_C102R69_c1r1_db_5 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[5] (BRAM18KV1)               0.00    5853.56 r
  data arrival time                                                                                                         5853.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5853.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5739.53  

#### Path 269 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06198/f[5] (FG6X2)                                       532.00    5313.96 r
  ii06198/xy (FG6X2)                                         120.00    5433.96 r
  ii06198|xy_net (net)                                 1                        
  u_if_t_data4_reg[5]/di (REG2CKSR)                          855.45    6289.41 r
  data arrival time                                                    6289.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                        
  u_if_t_data4_reg[5]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6289.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5742.68  

#### Path 270 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05648/f[1] (FG6X2)                                        751.84    5296.20 r
  ii05648/xy (FG6X2)                                          260.00    5556.20 r
  ii05648|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[23]/di (REG2CKSR)                 721.45    6277.65 r
  data arrival time                                                     6277.65  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[23]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6277.65  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           5760.44  

#### Path 271 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[12] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                 Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                          0.00       0.00  
  clock source latency                                                                                               0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                    1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                         23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                       1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                              0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[27] (ctrl_wrapper)                                                                  1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net (net)                                                                  3                        
  C102R65emb5k_misc_1_u12_b_mux/i0 (EMBMUX5S4)                                                                    2645.41    5721.50 r
  C102R65emb5k_misc_1_u12_b_mux/o (EMBMUX5S4)                                                                      100.00    5821.50 r
  net_C102R65_c1r1_db_12 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[12] (BRAM18KV1)               0.00    5821.50 r
  data arrival time                                                                                                          5821.50  

  clock sys_clk (rise edge)                                                                                      10000.00   10000.00  
  clock source latency                                                                                               0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)              2154.09   12154.09 r
  library setup time                                                                                              -561.00   11593.09  
  data required time                                                                                                        11593.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        11593.09  
  data arrival time                                                                                                          5821.50  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                5771.59  

#### Path 272 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[35] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net (net)                                                    3                        
  ii06280/f[2] (LRAM64)                                                                             2037.47    5113.56 r
  ii06280/xy (LRAM64)                                                                                200.00    5313.56 r
  ii06280|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]/di (REG2CKSR)                 908.45    6222.01 r
  data arrival time                                                                                            6222.01  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            6222.01  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  5816.08  

#### Path 273 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[6] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[34] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u6_b_mux/i0 (EMBMUX5S4)                                                                    2601.47    5677.56 r
  C102R69emb5k_misc_1_u6_b_mux/o (EMBMUX5S4)                                                                      100.00    5777.56 r
  net_C102R69_c1r1_db_6 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[6] (BRAM18KV1)               0.00    5777.56 r
  data arrival time                                                                                                         5777.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5777.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5815.53  

#### Path 274 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06202/f[3] (FG6X2)                                       467.00    5248.96 r
  ii06202/xy (FG6X2)                                         180.00    5428.96 r
  ii06202|xy_net (net)                                 1                        
  u_if_t_data5_reg[0]/di (REG2CKSR)                          791.45    6220.41 r
  data arrival time                                                    6220.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                        
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6220.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5817.68  

#### Path 275 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06183/f[2] (LRAM64)                                      542.00    5323.96 r
  ii06183/xy (LRAM64)                                        200.00    5523.96 r
  ii06183|xy_net (net)                                 1                        
  u_if_t_data3_reg[1]/di (REG2CKSR)                          696.73    6220.69 r
  data arrival time                                                    6220.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data3_reg[1]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6220.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5817.40  

#### Path 276 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06067/f[0] (FG6X2)                                              3672.39    5863.48 r
  ii06067/xy (FG6X2)                                                 280.00    6143.48 r
  ii06067|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[6]/di (REG2CKSR)                               76.40    6219.88 r
  data arrival time                                                            6219.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[6]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6219.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5818.21  

#### Path 277 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06190/f[1] (FG6X2)                                      1092.00    5873.96 r
  ii06190/xy (FG6X2)                                         260.00    6133.96 r
  ii06190|xy_net (net)                                 1                        
  u_if_t_data3_reg[6]/di (REG2CKSR)                           78.40    6212.36 r
  data arrival time                                                    6212.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                        
  u_if_t_data3_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6212.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5825.73  

#### Path 278 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06201/f[1] (FG6X2)                                      1092.00    5873.96 r
  ii06201/xy (FG6X2)                                         260.00    6133.96 r
  ii06201|xy_net (net)                                 1                        
  u_if_t_data4_reg[7]/di (REG2CKSR)                           78.40    6212.36 r
  data arrival time                                                    6212.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                        
  u_if_t_data4_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6212.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5825.73  

#### Path 279 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05952/f[3] (LRAM64)                                      1754.56    5387.49 r
  ii05952/xy (LRAM64)                                         180.00    5567.49 r
  ii05952|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[7]/di (REG2CKSR)                  635.45    6202.94 r
  data arrival time                                                     6202.94  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)              6                        
  u_FDMA_fdma_rleft_cnt_reg[7]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6202.94  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           5835.15  

#### Path 280 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[26] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net (net)                                                            3                        
  ii06335/f[0] (LRAM64)                                                                                     2070.68    5146.77 r
  ii06335/xy (LRAM64)                                                                                        280.00    5426.77 r
  ii06335|xy_net (net)                                                                                 2                        
  ii06336/f[2] (FG6X2)                                                                                       495.40    5922.17 r
  ii06336/xy (FG6X2)                                                                                         200.00    6122.17 r
  ii06336|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]/di (REG2CKSR)                      78.40    6200.57 r
  data arrival time                                                                                                    6200.57  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    6200.57  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          5837.52  

#### Path 281 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06225/f[0] (FG6X2)                                      1053.00    5834.96 r
  ii06225/xy (FG6X2)                                         280.00    6114.96 r
  ii06225|xy_net (net)                                 1                        
  u_if_t_data7_reg[3]/di (REG2CKSR)                           76.40    6191.36 r
  data arrival time                                                    6191.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                        
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6191.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5840.73  

#### Path 282 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06193/f[5] (FG6X2)                                       532.00    5313.96 r
  ii06193/xy (FG6X2)                                         120.00    5433.96 r
  ii06193|xy_net (net)                                 1                        
  u_if_t_data4_reg[1]/di (REG2CKSR)                          741.73    6175.69 r
  data arrival time                                                    6175.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data4_reg[1]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6175.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5862.40  

#### Path 283 ########################################################

  Startpoint: u_FDMA_rburst_len_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[229] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_rburst_len_reg[0].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_rburst_len_reg[0].sclk1 (net)                               5                        
  u_FDMA_rburst_len_reg[2]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_rburst_len_reg[2]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_rburst_len_reg[2]|qx_net (net)                              6                        
  ii05348/f[0] (FG6X2)                                                    1376.47    3573.56 r
  ii05348/xy (FG6X2)                                                       280.00    3853.56 r
  ii05348|xy_net (net)                                               1                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[229] (ctrl_wrapper)                         1561.12    5414.68 r
  data arrival time                                                                  5414.68  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  5414.68  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        5867.41  

#### Path 284 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05630/f[2] (FG6X2)                                        899.20    5890.08 r
  ii05630/xy (FG6X2)                                          200.00    6090.08 r
  ii05630|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[12]/di (REG2CKSR)                  78.40    6168.48 r
  data arrival time                                                     6168.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                        
  led_ctrl_ins_ctrl_cnt_reg[12]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6168.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           5869.61  

#### Path 285 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[11] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                 Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                          0.00       0.00  
  clock source latency                                                                                               0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                    1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                         23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                       1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                              0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[26] (ctrl_wrapper)                                                                  1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net (net)                                                                  3                        
  C102R65emb5k_misc_1_u11_b_mux/i0 (EMBMUX5S4)                                                                    2545.68    5621.77 r
  C102R65emb5k_misc_1_u11_b_mux/o (EMBMUX5S4)                                                                      100.00    5721.77 r
  net_C102R65_c1r1_db_11 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[11] (BRAM18KV1)               0.00    5721.77 r
  data arrival time                                                                                                          5721.77  

  clock sys_clk (rise edge)                                                                                      10000.00   10000.00  
  clock source latency                                                                                               0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)              2154.09   12154.09 r
  library setup time                                                                                              -561.00   11593.09  
  data required time                                                                                                        11593.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        11593.09  
  data arrival time                                                                                                          5721.77  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                5871.32  

#### Path 286 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[8] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[23] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net (net)                                                                 3                        
  C102R65emb5k_misc_1_u8_b_mux/i0 (EMBMUX5S4)                                                                    2541.41    5617.50 r
  C102R65emb5k_misc_1_u8_b_mux/o (EMBMUX5S4)                                                                      100.00    5717.50 r
  net_C102R65_c1r1_db_8 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[8] (BRAM18KV1)               0.00    5717.50 r
  data arrival time                                                                                                         5717.50  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5717.50  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5875.59  

#### Path 287 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[34] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net (net)                                                            3                        
  ii06353/f[1] (FG6X2)                                                                                      2742.47    5818.56 r
  ii06353/xy (FG6X2)                                                                                         260.00    6078.56 r
  ii06353|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]/di (REG2CKSR)                  81.92    6160.48 r
  data arrival time                                                                                                    6160.48  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    6160.48  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          5877.61  

#### Path 288 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05655/f[5] (LRAM64)                                       940.84    5485.20 r
  ii05655/xy (LRAM64)                                         120.00    5605.20 r
  ii05655|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[5]/di (REG2CKSR)                  550.73    6155.93 r
  data arrival time                                                     6155.93  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[5]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6155.93  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           5882.16  

#### Path 289 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[8] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[36] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u8_b_mux/i0 (EMBMUX5S4)                                                                    2532.47    5608.56 r
  C102R69emb5k_misc_1_u8_b_mux/o (EMBMUX5S4)                                                                      100.00    5708.56 r
  net_C102R69_c1r1_db_8 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[8] (BRAM18KV1)               0.00    5708.56 r
  data arrival time                                                                                                         5708.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5708.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5884.53  

#### Path 290 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06195/f[2] (LRAM64)                                     1092.00    5873.96 r
  ii06195/xy (LRAM64)                                        200.00    6073.96 r
  ii06195|xy_net (net)                                 1                        
  u_if_t_data4_reg[3]/di (REG2CKSR)                           76.40    6150.36 r
  data arrival time                                                    6150.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                        
  u_if_t_data4_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6150.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5887.73  

#### Path 291 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[9] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[24] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net (net)                                                                 3                        
  C102R65emb5k_misc_1_u9_b_mux/i0 (EMBMUX5S4)                                                                    2521.68    5597.77 r
  C102R65emb5k_misc_1_u9_b_mux/o (EMBMUX5S4)                                                                      100.00    5697.77 r
  net_C102R65_c1r1_db_9 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[9] (BRAM18KV1)               0.00    5697.77 r
  data arrival time                                                                                                         5697.77  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5697.77  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               5895.32  

#### Path 292 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup_3_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06115/f[2] (LRAM64)                                      512.00    5293.96 r
  ii06115/xy (LRAM64)                                        200.00    5493.96 r
  ii06115|xy_net (net)                                 5                        
  u_if_T_S_reg_1__dup_3_/di (REG2CKSR)                       648.89    6142.85 r
  data arrival time                                                    6142.85  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_1__dup_3_.lbuf1/clk (LBUF)                   1801.09   11801.09 r
  u_if_T_S_reg_1__dup_3_.lbuf1/sclk (LBUF)                   265.00   12066.09 r
  u_if_T_S_reg_1__dup_3_.sclk1 (net)                   1                        
  u_if_T_S_reg_1__dup_3_/sclk1 (REG2CKSR)                      0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6142.85  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5895.24  

#### Path 293 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06059/f[2] (FG6X2)                                              3672.39    5863.48 r
  ii06059/xy (FG6X2)                                                 200.00    6063.48 r
  ii06059|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[14]/di (REG2CKSR)                              76.40    6139.88 r
  data arrival time                                                            6139.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[14]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6139.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5898.21  

#### Path 294 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[33] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net (net)                                                            3                        
  ii06351/f[0] (FG6X2)                                                                                      2693.47    5769.56 r
  ii06351/xy (FG6X2)                                                                                         280.00    6049.56 r
  ii06351|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]/di (REG2CKSR)                  83.92    6133.48 r
  data arrival time                                                                                                    6133.48  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    6133.48  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          5904.61  

#### Path 295 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06211/f[3] (LRAM64)                                     1092.00    5873.96 r
  ii06211/xy (LRAM64)                                        180.00    6053.96 r
  ii06211|xy_net (net)                                 1                        
  u_if_t_data5_reg[7]/di (REG2CKSR)                           76.40    6130.36 r
  data arrival time                                                    6130.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                        
  u_if_t_data5_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6130.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5907.73  

#### Path 296 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06068/f[5] (FG6X2)                                              3742.39    5933.48 r
  ii06068/xy (FG6X2)                                                 120.00    6053.48 r
  ii06068|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[7]/di (REG2CKSR)                               76.40    6129.88 r
  data arrival time                                                            6129.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                         265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                         5                        
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6129.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5908.21  

#### Path 297 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06057/f[3] (FG6X2)                                              3672.39    5863.48 r
  ii06057/xy (FG6X2)                                                 180.00    6043.48 r
  ii06057|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[12]/di (REG2CKSR)                              76.40    6119.88 r
  data arrival time                                                            6119.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[12]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6119.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5918.21  

#### Path 298 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111_dup/f[2] (FG6X2)                                   411.92    4131.96 r
  ii06111_dup/xy (FG6X2)                                     200.00    4331.96 r
  ii06111_dup|xy_net (net)                             1                        
  ii06159/f[1] (LRAM64)                                      821.40    5153.36 r
  ii06159/xy (LRAM64)                                        260.00    5413.36 r
  ii06159|xy_net (net)                                 9                        
  ii06235/f[2] (LRAM64)                                      417.56    5830.92 r
  ii06235/xy (LRAM64)                                        200.00    6030.92 r
  ii06235|xy_net (net)                                 1                        
  u_if_t_data8_reg[4]/di (REG2CKSR)                           76.40    6107.32 r
  data arrival time                                                    6107.32  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                        
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6107.32  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5930.77  

#### Path 299 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[34] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net (net)                                                            3                        
  ii06279/f[2] (FG6X2)                                                                                      2742.47    5818.56 r
  ii06279/xy (FG6X2)                                                                                         200.00    6018.56 r
  ii06279|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]/di (REG2CKSR)                          78.40    6096.96 r
  data arrival time                                                                                                    6096.96  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]/sclk1 (REG2CKSR)                        0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    6096.96  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          5941.13  

#### Path 300 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06181/f[2] (FG6X2)                                       467.00    5248.96 r
  ii06181/xy (FG6X2)                                         200.00    5448.96 r
  ii06181|xy_net (net)                                 1                        
  u_if_t_data3_reg[0]/di (REG2CKSR)                          640.45    6089.41 r
  data arrival time                                                    6089.41  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                        
  u_if_t_data3_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6089.41  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5948.68  

#### Path 301 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06066/f[4] (FG6X2)                                              3672.39    5863.48 r
  ii06066/xy (FG6X2)                                                 130.00    5993.48 r
  ii06066|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[5]/di (REG2CKSR)                               78.40    6071.88 r
  data arrival time                                                            6071.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[5]/sclk1 (REG2CKSR)                             0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            6071.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  5966.21  

#### Path 302 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[10] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                 Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                          0.00       0.00  
  clock source latency                                                                                               0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                    1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                         23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                       1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                              0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[25] (ctrl_wrapper)                                                                  1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net (net)                                                                  3                        
  C102R65emb5k_misc_1_u10_b_mux/i0 (EMBMUX5S4)                                                                    2425.41    5501.50 r
  C102R65emb5k_misc_1_u10_b_mux/o (EMBMUX5S4)                                                                      100.00    5601.50 r
  net_C102R65_c1r1_db_10 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[10] (BRAM18KV1)               0.00    5601.50 r
  data arrival time                                                                                                          5601.50  

  clock sys_clk (rise edge)                                                                                      10000.00   10000.00  
  clock source latency                                                                                               0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)              2154.09   12154.09 r
  library setup time                                                                                              -561.00   11593.09  
  data required time                                                                                                        11593.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        11593.09  
  data arrival time                                                                                                          5601.50  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                5991.59  

#### Path 303 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06203/f[3] (FG6X2)                                       532.00    5313.96 r
  ii06203/xy (FG6X2)                                         180.00    5493.96 r
  ii06203|xy_net (net)                                 1                        
  u_if_t_data5_reg[1]/di (REG2CKSR)                          550.73    6044.69 r
  data arrival time                                                    6044.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data5_reg[1]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6044.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          5993.40  

#### Path 304 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06231/f[0] (FG6X2)                                       467.00    5248.96 r
  ii06231/xy (FG6X2)                                         280.00    5528.96 r
  ii06231|xy_net (net)                                 1                        
  u_if_t_data8_reg[0]/di (REG2CKSR)                          496.73    6025.69 r
  data arrival time                                                    6025.69  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                        
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    6025.69  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6006.40  

#### Path 305 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06212/f[4] (FG6X2)                                       224.04    5006.00 r
  ii06212/xy (FG6X2)                                         130.00    5136.00 r
  ii06212|xy_net (net)                                 1                        
  u_if_t_data6_reg[0]/di (REG2CKSR)                          895.45    6031.45 r
  data arrival time                                                    6031.45  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data6_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6031.45  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6006.64  

#### Path 306 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06192/f[5] (FG6X2)                                       224.04    5006.00 r
  ii06192/xy (FG6X2)                                         120.00    5126.00 r
  ii06192|xy_net (net)                                 1                        
  u_if_t_data4_reg[0]/di (REG2CKSR)                          900.45    6026.45 r
  data arrival time                                                    6026.45  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                        
  u_if_t_data4_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    6026.45  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6011.64  

#### Path 307 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05637/f[0] (FG6X2)                                        672.32    5663.20 r
  ii05637/xy (FG6X2)                                          280.00    5943.20 r
  ii05637|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[17]/di (REG2CKSR)                  76.40    6019.60 r
  data arrival time                                                     6019.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                        
  led_ctrl_ins_ctrl_cnt_reg[17]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     6019.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6018.49  

#### Path 308 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[2] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[30] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u2_b_mux/i0 (EMBMUX5S4)                                                                    2387.47    5463.56 r
  C102R69emb5k_misc_1_u2_b_mux/o (EMBMUX5S4)                                                                      100.00    5563.56 r
  net_C102R69_c1r1_db_2 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[2] (BRAM18KV1)               0.00    5563.56 r
  data arrival time                                                                                                         5563.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5563.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6029.53  

#### Path 309 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[0] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[28] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u0_b_mux/i0 (EMBMUX5S4)                                                                    2380.68    5456.77 r
  C102R69emb5k_misc_1_u0_b_mux/o (EMBMUX5S4)                                                                      100.00    5556.77 r
  net_C102R69_c1r1_db_0 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[0] (BRAM18KV1)               0.00    5556.77 r
  data arrival time                                                                                                         5556.77  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5556.77  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6036.32  

#### Path 310 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06230/f[0] (LRAM64)                                      860.12    5642.08 r
  ii06230/xy (LRAM64)                                        280.00    5922.08 r
  ii06230|xy_net (net)                                 1                        
  u_if_t_data7_reg[7]/di (REG2CKSR)                           76.40    5998.48 r
  data arrival time                                                    5998.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                      2                        
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5998.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6039.61  

#### Path 311 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[22] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net (net)                                                            3                        
  ii06327/f[1] (LRAM64)                                                                                     2578.68    5654.77 r
  ii06327/xy (LRAM64)                                                                                        260.00    5914.77 r
  ii06327|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]/di (REG2CKSR)                  81.92    5996.69 r
  data arrival time                                                                                                    5996.69  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5996.69  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6041.40  

#### Path 312 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05888/f[1] (FG6X2)                                       1999.56    5632.49 r
  ii05888/xy (FG6X2)                                          260.00    5892.49 r
  ii05888|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[0]/di (REG2CKSR)                   76.40    5968.89 r
  data arrival time                                                     5968.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)              6                        
  u_FDMA_fdma_rleft_cnt_reg[0]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5968.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6069.20  

#### Path 313 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05954/f[1] (LRAM64)                                      1999.56    5632.49 r
  ii05954/xy (LRAM64)                                         260.00    5892.49 r
  ii05954|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[9]/di (REG2CKSR)                   76.40    5968.89 r
  data arrival time                                                     5968.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                        
  u_FDMA_fdma_rleft_cnt_reg[9]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5968.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6069.20  

#### Path 314 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05943/f[1] (LRAM64)                                      1999.56    5632.49 r
  ii05943/xy (LRAM64)                                         260.00    5892.49 r
  ii05943|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[13]/di (REG2CKSR)                  76.40    5968.89 r
  data arrival time                                                     5968.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                        
  u_FDMA_fdma_rleft_cnt_reg[13]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5968.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6069.20  

#### Path 315 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05634/f[1] (LRAM64)                                       614.20    5605.08 r
  ii05634/xy (LRAM64)                                         260.00    5865.08 r
  ii05634|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[15]/di (REG2CKSR)                  76.40    5941.48 r
  data arrival time                                                     5941.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[15]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5941.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6096.61  

#### Path 316 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[7] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[22] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net (net)                                                                 3                        
  C102R65emb5k_misc_1_u7_b_mux/i0 (EMBMUX5S4)                                                                    2311.68    5387.77 r
  C102R65emb5k_misc_1_u7_b_mux/o (EMBMUX5S4)                                                                      100.00    5487.77 r
  net_C102R65_c1r1_db_7 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[7] (BRAM18KV1)               0.00    5487.77 r
  data arrival time                                                                                                         5487.77  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5487.77  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6105.32  

#### Path 317 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05640/f[1] (FG6X2)                                        594.20    5585.08 r
  ii05640/xy (FG6X2)                                          260.00    5845.08 r
  ii05640|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[18]/di (REG2CKSR)                  76.40    5921.48 r
  data arrival time                                                     5921.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[18]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5921.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6116.61  

#### Path 318 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii06062/f[1] (LRAM64)                                      1950.56    5583.49 r
  ii06062/xy (LRAM64)                                         260.00    5843.49 r
  ii06062|xy_net (net)                                  1                        
  u_FDMA_rfdma_cnt_reg[2]/di (REG2CKSR)                        76.40    5919.89 r
  data arrival time                                                     5919.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rfdma_cnt_reg[2].lbuf1/clk (LBUF)                   1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[2].lbuf1/sclk (LBUF)                   265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[2].sclk1 (net)                   1                        
  u_FDMA_rfdma_cnt_reg[2]/sclk1 (REG2CKSR)                      0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5919.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6118.20  

#### Path 319 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[2].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06085/f[1] (FG6X2)                                              2731.39    4922.48 r
  ii06085/xy (FG6X2)                                                 260.00    5182.48 r
  ii06085|xy_net (net)                                         2                        
  u_FDMA_wburst_len_reg[2].lbuf1/en (LBUF)                           394.40    5576.88 r
  data arrival time                                                            5576.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                         1801.09   11801.09 r
  library setup time                                                -107.00   11694.09  
  data required time                                                          11694.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          11694.09  
  data arrival time                                                            5576.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  6117.21  

#### Path 320 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05940/f[2] (FG6X2)                                       1999.56    5632.49 r
  ii05940/xy (FG6X2)                                          200.00    5832.49 r
  ii05940|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[10]/di (REG2CKSR)                  78.40    5910.89 r
  data arrival time                                                     5910.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                        
  u_FDMA_fdma_rleft_cnt_reg[10]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5910.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6127.20  

#### Path 321 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05948/f[2] (FG6X2)                                       1999.56    5632.49 r
  ii05948/xy (FG6X2)                                          200.00    5832.49 r
  ii05948|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[3]/di (REG2CKSR)                   78.40    5910.89 r
  data arrival time                                                     5910.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)              6                        
  u_FDMA_fdma_rleft_cnt_reg[3]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5910.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6127.20  

#### Path 322 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06233/f[0] (LRAM64)                                      767.00    5548.96 r
  ii06233/xy (LRAM64)                                        280.00    5828.96 r
  ii06233|xy_net (net)                                 1                        
  u_if_t_data8_reg[2]/di (REG2CKSR)                           76.40    5905.36 r
  data arrival time                                                    5905.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                        
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5905.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6132.73  

#### Path 323 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06240/f[0] (FG6X2)                                       752.00    5533.96 r
  ii06240/xy (FG6X2)                                         280.00    5813.96 r
  ii06240|xy_net (net)                                 1                        
  u_if_t_data8_reg[7]/di (REG2CKSR)                           78.40    5892.36 r
  data arrival time                                                    5892.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                        
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5892.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6145.73  

#### Path 324 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05950/f[3] (FG6X2)                                       1999.56    5632.49 r
  ii05950/xy (FG6X2)                                          180.00    5812.49 r
  ii05950|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[5]/di (REG2CKSR)                   78.40    5890.89 r
  data arrival time                                                     5890.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                        
  u_FDMA_fdma_rleft_cnt_reg[5]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5890.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6147.20  

#### Path 325 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06234/f[1] (FG6X2)                                       767.00    5548.96 r
  ii06234/xy (FG6X2)                                         260.00    5808.96 r
  ii06234|xy_net (net)                                 1                        
  u_if_t_data8_reg[3]/di (REG2CKSR)                           78.40    5887.36 r
  data arrival time                                                    5887.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                        
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5887.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6150.73  

#### Path 326 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[32] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net (net)                                                    3                        
  ii06277/f[2] (FG6X2)                                                                              2002.47    5078.56 r
  ii06277/xy (FG6X2)                                                                                 200.00    5278.56 r
  ii06277|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]/di (REG2CKSR)                 600.45    5879.01 r
  data arrival time                                                                                            5879.01  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                 -28.00   12032.09  
  data required time                                                                                          12032.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12032.09  
  data arrival time                                                                                            5879.01  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6153.08  

#### Path 327 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05632/f[4] (FG6X2)                                        672.32    5663.20 r
  ii05632/xy (FG6X2)                                          130.00    5793.20 r
  ii05632|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[13]/di (REG2CKSR)                  78.40    5871.60 r
  data arrival time                                                     5871.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                        
  led_ctrl_ins_ctrl_cnt_reg[13]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5871.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6166.49  

#### Path 328 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05636/f[0] (FG6X2)                                        521.32    5512.20 r
  ii05636/xy (FG6X2)                                          280.00    5792.20 r
  ii05636|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[16]/di (REG2CKSR)                  76.40    5868.60 r
  data arrival time                                                     5868.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                        
  led_ctrl_ins_ctrl_cnt_reg[16]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5868.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6169.49  

#### Path 329 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[24] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net (net)                                                    3                        
  ii06268/f[0] (FG6X2)                                                                              1866.68    4942.77 r
  ii06268/xy (FG6X2)                                                                                 280.00    5222.77 r
  ii06268|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]/di (REG2CKSR)                 637.73    5860.50 r
  data arrival time                                                                                            5860.50  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                 -28.00   12032.09  
  data required time                                                                                          12032.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12032.09  
  data arrival time                                                                                            5860.50  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6171.59  

#### Path 330 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05633/f[3] (FG6X2)                                        614.20    5605.08 r
  ii05633/xy (FG6X2)                                          180.00    5785.08 r
  ii05633|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[14]/di (REG2CKSR)                  78.40    5863.48 r
  data arrival time                                                     5863.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[14]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5863.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6174.61  

#### Path 331 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05643/f[2] (FG6X2)                                        594.20    5585.08 r
  ii05643/xy (FG6X2)                                          200.00    5785.08 r
  ii05643|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[1]/di (REG2CKSR)                   78.40    5863.48 r
  data arrival time                                                     5863.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[1]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5863.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6174.61  

#### Path 332 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                  1801.09    1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                  265.00    2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                  5                        
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_FDMA_rfdma_cnt_reg[7]/qx (REG2CKSR)                       131.00    2197.09 f
  u_FDMA_rfdma_cnt_reg[7]|qx_net (net)                  8                        
  carry_16_ADD_7.notinv0/i (CFG_NOTINV)                      1234.20    3431.29 f
  carry_16_ADD_7.notinv0/o (CFG_NOTINV)                         0.00    3431.29 f
  carry_16_ADD_7.ainv (net)                             1                        
  carry_16_ADD_7/a (ADD_1BIT)                                   0.00    3431.29 f
  carry_16_ADD_7/pb (ADD_1BIT)                                149.00    3580.29 f
  carry_16_ADD_7|pb_net (net)                           1                        
  C68R79_cso_logic/p3b (CARRY_SKIP_OUT)                         0.00    3580.29 f
  C68R79_cso_logic/p8outb (CARRY_SKIP_OUT)                    199.00    3779.29 f
  C68R79_cso_logic|p8outb_net (net)                     1                        
  C68R80_csi_logic/p07 (CARRY_SKIP_IN)                          0.00    3779.29 f
  C68R80_csi_logic/cin (CARRY_SKIP_IN)                         54.00    3833.29 f
  C68R80_csi_logic|cin_net (net)                        1                        
  carry_16_ADD_8/ci (ADD_1BIT)                                  0.00    3833.29 f
  carry_16_ADD_8/co (ADD_1BIT)                                 90.00    3923.29 f
  carry_16_ADD_8|co_net (net)                           1                        
  carry_16_ADD_9/ci (ADD_1BIT)                                  0.00    3923.29 f
  carry_16_ADD_9/co (ADD_1BIT)                                 90.00    4013.29 f
  carry_16_ADD_9|co_net (net)                           1                        
  carry_16_ADD_10/ci (ADD_1BIT)                                 0.00    4013.29 f
  carry_16_ADD_10/co (ADD_1BIT)                                90.00    4103.29 f
  carry_16_ADD_10|co_net (net)                          1                        
  carry_16_ADD_11/ci (ADD_1BIT)                                 0.00    4103.29 f
  carry_16_ADD_11/co (ADD_1BIT)                                90.00    4193.29 f
  carry_16_ADD_11|co_net (net)                          1                        
  carry_16_ADD_12/ci (ADD_1BIT)                                 0.00    4193.29 f
  carry_16_ADD_12/co (ADD_1BIT)                                90.00    4283.29 f
  carry_16_ADD_12|co_net (net)                          1                        
  carry_16_ADD_13/ci (ADD_1BIT)                                 0.00    4283.29 f
  carry_16_ADD_13/co (ADD_1BIT)                                90.00    4373.29 f
  carry_16_ADD_13|co_net (net)                          1                        
  carry_16_ADD_14/ci (ADD_1BIT)                                 0.00    4373.29 f
  carry_16_ADD_14/co (ADD_1BIT)                                90.00    4463.29 f
  carry_16_ADD_14|co_net (net)                          1                        
  carry_16_ADD_15/ci (ADD_1BIT)                                 0.00    4463.29 f
  carry_16_ADD_15/s (ADD_1BIT)                                151.00    4614.29 f
  carry_16_ADD_15|s_net (net)                           1                        
  ii05945/f[1] (FG6X2)                                        908.43    5522.72 f
  ii05945/xy (FG6X2)                                          260.00    5782.72 f
  ii05945|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[15]/di (REG2CKSR)                  78.40    5861.12 f
  data arrival time                                                     5861.12  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].sclk1 (net)             4                        
  u_FDMA_fdma_rleft_cnt_reg[15]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5861.12  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6176.97  

#### Path 333 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[31] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net (net)                                                            3                        
  ii06345/f[3] (FG6X2)                                                                                      1866.47    4942.56 r
  ii06345/xy (FG6X2)                                                                                         180.00    5122.56 r
  ii06345|xy_net (net)                                                                                 2                        
  ii06346/f[2] (FG6X2)                                                                                       451.92    5574.48 r
  ii06346/xy (FG6X2)                                                                                         200.00    5774.48 r
  ii06346|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]/di (REG2CKSR)                      76.40    5850.88 r
  data arrival time                                                                                                    5850.88  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5850.88  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6187.21  

#### Path 334 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06229/f[4] (FG6X2)                                       860.12    5642.08 r
  ii06229/xy (FG6X2)                                         130.00    5772.08 r
  ii06229|xy_net (net)                                 1                        
  u_if_t_data7_reg[6]/di (REG2CKSR)                           78.40    5850.48 r
  data arrival time                                                    5850.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                      2                        
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5850.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6187.61  

#### Path 335 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[24] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net (net)                                                            3                        
  ii06331/f[0] (FG6X2)                                                                                      1680.68    4756.77 r
  ii06331/xy (FG6X2)                                                                                         280.00    5036.77 r
  ii06331|xy_net (net)                                                                                 2                        
  ii06332/f[0] (FG6X2)                                                                                       451.92    5488.69 r
  ii06332/xy (FG6X2)                                                                                         280.00    5768.69 r
  ii06332|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]/di (REG2CKSR)                      78.40    5847.09 r
  data arrival time                                                                                                    5847.09  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5847.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6191.00  

#### Path 336 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[29] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net (net)                                                            3                        
  ii06341/f[4] (LRAM64)                                                                                     2557.47    5633.56 r
  ii06341/xy (LRAM64)                                                                                        130.00    5763.56 r
  ii06341|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]/di (REG2CKSR)                  81.92    5845.48 r
  data arrival time                                                                                                    5845.48  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5845.48  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6192.61  

#### Path 337 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05642/f[3] (FG6X2)                                        589.20    5580.08 r
  ii05642/xy (FG6X2)                                          180.00    5760.08 r
  ii05642|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[19]/di (REG2CKSR)                  78.40    5838.48 r
  data arrival time                                                     5838.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5838.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6199.61  

#### Path 338 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05951/f[4] (LRAM64)                                      1999.56    5632.49 r
  ii05951/xy (LRAM64)                                         130.00    5762.49 r
  ii05951|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[6]/di (REG2CKSR)                   76.40    5838.89 r
  data arrival time                                                     5838.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                        
  u_FDMA_fdma_rleft_cnt_reg[6]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5838.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6199.20  

#### Path 339 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05947/f[4] (FG6X2)                                       1999.56    5632.49 r
  ii05947/xy (FG6X2)                                          130.00    5762.49 r
  ii05947|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[2]/di (REG2CKSR)                   76.40    5838.89 r
  data arrival time                                                     5838.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)              6                        
  u_FDMA_fdma_rleft_cnt_reg[2]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5838.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6199.20  

#### Path 340 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05949/f[5] (FG6X2)                                       1999.56    5632.49 r
  ii05949/xy (FG6X2)                                          120.00    5752.49 r
  ii05949|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[4]/di (REG2CKSR)                   78.40    5830.89 r
  data arrival time                                                     5830.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                        
  u_FDMA_fdma_rleft_cnt_reg[4]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5830.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6207.20  

#### Path 341 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)             1                        
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)           13                        
  ii05666/f[3] (LRAM64)                                      1255.84    3452.93 r
  ii05666/xy (LRAM64)                                         180.00    3632.93 r
  ii05666|xy_net (net)                                 65                        
  ii05941/f[5] (FG6X2)                                       1999.56    5632.49 r
  ii05941/xy (FG6X2)                                          120.00    5752.49 r
  ii05941|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[11]/di (REG2CKSR)                  78.40    5830.89 r
  data arrival time                                                     5830.89  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)              6                        
  u_FDMA_fdma_rleft_cnt_reg[11]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5830.89  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6207.20  

#### Path 342 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06239/f[3] (LRAM64)                                      767.00    5548.96 r
  ii06239/xy (LRAM64)                                        180.00    5728.96 r
  ii06239|xy_net (net)                                 1                        
  u_if_t_data8_reg[6]/di (REG2CKSR)                           76.40    5805.36 r
  data arrival time                                                    5805.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                        
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5805.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6232.73  

#### Path 343 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)               0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)           3                        
  ii05620/f[0] (LRAM64)                                      601.47    2798.56 r
  ii05620/xy (LRAM64)                                        280.00    3078.56 r
  ii05620|xy_net (net)                                 4                        
  ii05621/f[1] (LRAM64)                                      820.40    3898.96 r
  ii05621/xy (LRAM64)                                        260.00    4158.96 r
  ii05621|xy_net (net)                                 2                        
  ii05623/f[5] (FG6X2)                                       265.40    4424.36 r
  ii05623/xy (FG6X2)                                         120.00    4544.36 r
  ii05623|xy_net (net)                                13                        
  ii05651/f[0] (FG6X2)                                       900.84    5445.20 r
  ii05651/xy (FG6X2)                                         280.00    5725.20 r
  ii05651|xy_net (net)                                 1                        
  led_ctrl_ins_ctrl_cnt_reg[2]/di (REG2CKSR)                  78.40    5803.60 r
  data arrival time                                                    5803.60  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5803.60  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6234.49  

#### Path 344 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06222/f[3] (FG6X2)                                       757.00    5538.96 r
  ii06222/xy (FG6X2)                                         180.00    5718.96 r
  ii06222|xy_net (net)                                 1                        
  u_if_t_data7_reg[0]/di (REG2CKSR)                           78.40    5797.36 r
  data arrival time                                                    5797.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                      1                        
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                         0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5797.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6240.73  

#### Path 345 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[28] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net (net)                                                            3                        
  ii06339/f[5] (FG6X2)                                                                                      1685.68    4761.77 r
  ii06339/xy (FG6X2)                                                                                         120.00    4881.77 r
  ii06339|xy_net (net)                                                                                 2                        
  ii06340/f[0] (FG6X2)                                                                                       545.40    5427.17 r
  ii06340/xy (FG6X2)                                                                                         280.00    5707.17 r
  ii06340|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]/di (REG2CKSR)                      78.40    5785.57 r
  data arrival time                                                                                                    5785.57  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]/sclk0 (REG2CKSR)                    0.00   12060.09 r
  library setup time                                                                                         -28.00   12032.09  
  data required time                                                                                                  12032.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12032.09  
  data arrival time                                                                                                    5785.57  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6246.52  

#### Path 346 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_0__dup_1_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06114/f[1] (FG6X2)                                       663.00    5444.96 r
  ii06114/xy (FG6X2)                                         260.00    5704.96 r
  ii06114|xy_net (net)                                 5                        
  u_if_T_S_reg_0__dup_1_/di (REG2CKSR)                        87.56    5792.52 r
  data arrival time                                                    5792.52  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_1_.lbuf1/clk (LBUF)                   1801.09   11801.09 r
  u_if_T_S_reg_0__dup_1_.lbuf1/sclk (LBUF)                   265.00   12066.09 r
  u_if_T_S_reg_0__dup_1_.sclk1 (net)                   1                        
  u_if_T_S_reg_0__dup_1_/sclk1 (REG2CKSR)                      0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5792.52  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6245.57  

#### Path 347 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05624/f[4] (FG6X2)                                        594.20    5585.08 r
  ii05624/xy (FG6X2)                                          130.00    5715.08 r
  ii05624|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[0]/di (REG2CKSR)                   76.40    5791.48 r
  data arrival time                                                     5791.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[0]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5791.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6246.61  

#### Path 348 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                          1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                               23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                             1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                    0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[23] (ctrl_wrapper)                                                        1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net (net)                                                        3                        
  ii06329/f[1] (FG6X2)                                                                                  1691.41    4767.50 r
  ii06329/xy (FG6X2)                                                                                     260.00    5027.50 r
  ii06329|xy_net (net)                                                                             2                        
  ii06330/f[5] (FG6X2)                                                                                   560.40    5587.90 r
  ii06330/xy (FG6X2)                                                                                     120.00    5707.90 r
  ii06330|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]/di (REG2CKSR)                  76.40    5784.30 r
  data arrival time                                                                                                5784.30  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                     -28.00   12038.09  
  data required time                                                                                              12038.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12038.09  
  data arrival time                                                                                                5784.30  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      6253.79  

#### Path 349 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[1] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                                   1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                        23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                      1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                             0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[29] (ctrl_wrapper)                                                                 1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net (net)                                                                 3                        
  C102R69emb5k_misc_1_u1_b_mux/i0 (EMBMUX5S4)                                                                    2146.47    5222.56 r
  C102R69emb5k_misc_1_u1_b_mux/o (EMBMUX5S4)                                                                      100.00    5322.56 r
  net_C102R69_c1r1_db_1 (net)                                                                               1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[1] (BRAM18KV1)               0.00    5322.56 r
  data arrival time                                                                                                         5322.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         5322.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6270.53  

#### Path 350 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[31] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net (net)                                                    3                        
  ii06275/f[1] (FG6X2)                                                                              1621.47    4697.56 r
  ii06275/xy (FG6X2)                                                                                 260.00    4957.56 r
  ii06275|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]/di (REG2CKSR)                 786.73    5744.29 r
  data arrival time                                                                                            5744.29  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            5744.29  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6293.80  

#### Path 351 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]/qx (REG2CKSR)                 131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net (net)            1                        
  ii06384/f[5] (FG6X2)                                                                                   706.39    2903.48 r
  ii06384/xy (FG6X2)                                                                                     120.00    3023.48 r
  ii06384|xy_net (net)                                                                             1                        
  ii06385/f[1] (LRAM64)                                                                                  260.12    3283.60 r
  ii06385/xy (LRAM64)                                                                                    260.00    3543.60 r
  ii06385|xy_net (net)                                                                             1                        
  ii06386/f[0] (FG6X2)                                                                                   710.40    4254.00 r
  ii06386/xy (FG6X2)                                                                                     280.00    4534.00 r
  ii06386|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]/di (REG2CKSR)                 1201.45    5735.45 r
  data arrival time                                                                                                5735.45  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/clk (LBUF)              1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/sclk (LBUF)              265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1 (net)              3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                                                                     -28.00   12038.09  
  data required time                                                                                              12038.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12038.09  
  data arrival time                                                                                                5735.45  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      6302.64  

#### Path 352 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                   Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                            0.00       0.00  
  clock source latency                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)             1795.09    1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)             265.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                        
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)                0.00    2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                 131.00    2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                        
  ii06058/f[3] (FG6X2)                                              3246.39    5437.48 r
  ii06058/xy (FG6X2)                                                 180.00    5617.48 r
  ii06058|xy_net (net)                                         1                        
  u_FDMA_rfdma_cnt_reg[13]/di (REG2CKSR)                              78.40    5695.88 r
  data arrival time                                                            5695.88  

  clock sys_clk (rise edge)                                        10000.00   10000.00  
  clock source latency                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                        
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                          1801.09   11801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                          265.00   12066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                          8                        
  u_FDMA_rfdma_cnt_reg[13]/sclk1 (REG2CKSR)                            0.00   12066.09 r
  library setup time                                                 -28.00   12038.09  
  data required time                                                          12038.09  
  -------------------------------------------------------------------------------------------
  data required time                                                          12038.09  
  data arrival time                                                            5695.88  
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                  6342.21  

#### Path 353 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[25] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net (net)                                                            3                        
  ii06333/f[2] (LRAM64)                                                                                     1480.41    4556.50 r
  ii06333/xy (LRAM64)                                                                                        200.00    4756.50 r
  ii06333|xy_net (net)                                                                                 2                        
  ii06334/f[1] (FG6X2)                                                                                       597.92    5354.42 r
  ii06334/xy (FG6X2)                                                                                         260.00    5614.42 r
  ii06334|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]/di (REG2CKSR)                      76.40    5690.82 r
  data arrival time                                                                                                    5690.82  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5690.82  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6347.27  

#### Path 354 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[29] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net (net)                                                    3                        
  ii06273/f[4] (FG6X2)                                                                              2396.47    5472.56 r
  ii06273/xy (FG6X2)                                                                                 130.00    5602.56 r
  ii06273|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]/di (REG2CKSR)                  76.40    5678.96 r
  data arrival time                                                                                            5678.96  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            5678.96  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6359.13  

#### Path 355 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06223/f[1] (FG6X2)                                       550.12    5332.08 r
  ii06223/xy (FG6X2)                                         260.00    5592.08 r
  ii06223|xy_net (net)                                 1                        
  u_if_t_data7_reg[1]/di (REG2CKSR)                           78.40    5670.48 r
  data arrival time                                                    5670.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                        
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    5670.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6361.61  

#### Path 356 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05658/f[5] (LRAM64)                                       481.32    5472.20 r
  ii05658/xy (LRAM64)                                         120.00    5592.20 r
  ii05658|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[8]/di (REG2CKSR)                   76.40    5668.60 r
  data arrival time                                                     5668.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                        
  led_ctrl_ins_ctrl_cnt_reg[8]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5668.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6369.49  

#### Path 357 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                       Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                0.00       0.00  
  clock source latency                                                                                     0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                          1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                               23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                             1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                    0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[21] (ctrl_wrapper)                                                        1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net (net)                                                        3                        
  ii06323/f[3] (FG6X2)                                                                                  1631.41    4707.50 r
  ii06323/xy (FG6X2)                                                                                     180.00    4887.50 r
  ii06323|xy_net (net)                                                                             2                        
  ii06324/f[4] (FG6X2)                                                                                   560.40    5447.90 r
  ii06324/xy (FG6X2)                                                                                     130.00    5577.90 r
  ii06324|xy_net (net)                                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]/di (REG2CKSR)                  76.40    5654.30 r
  data arrival time                                                                                                5654.30  

  clock sys_clk (rise edge)                                                                            10000.00   10000.00  
  clock source latency                                                                                     0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                           0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                     -28.00   12038.09  
  data required time                                                                                              12038.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              12038.09  
  data arrival time                                                                                                5654.30  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      6383.79  

#### Path 358 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05656/f[0] (FG6X2)                                        751.84    5296.20 r
  ii05656/xy (FG6X2)                                          280.00    5576.20 r
  ii05656|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[6]/di (REG2CKSR)                   76.40    5652.60 r
  data arrival time                                                     5652.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5652.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6385.49  

#### Path 359 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05650/f[0] (LRAM64)                                       751.84    5296.20 r
  ii05650/xy (LRAM64)                                         280.00    5576.20 r
  ii05650|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[25]/di (REG2CKSR)                  76.40    5652.60 r
  data arrival time                                                     5652.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[25]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5652.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6385.49  

#### Path 360 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)               0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)           3                        
  ii05620/f[0] (LRAM64)                                      601.47    2798.56 r
  ii05620/xy (LRAM64)                                        280.00    3078.56 r
  ii05620|xy_net (net)                                 4                        
  ii05621/f[1] (LRAM64)                                      820.40    3898.96 r
  ii05621/xy (LRAM64)                                        260.00    4158.96 r
  ii05621|xy_net (net)                                 2                        
  ii05623/f[5] (FG6X2)                                       265.40    4424.36 r
  ii05623/xy (FG6X2)                                         120.00    4544.36 r
  ii05623|xy_net (net)                                13                        
  ii05653/f[4] (FG6X2)                                       900.84    5445.20 r
  ii05653/xy (FG6X2)                                         130.00    5575.20 r
  ii05653|xy_net (net)                                 1                        
  led_ctrl_ins_ctrl_cnt_reg[4]/di (REG2CKSR)                  76.40    5651.60 r
  data arrival time                                                    5651.60  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[4]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5651.60  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6386.49  

#### Path 361 ########################################################

  Startpoint: u_if_t_data1_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[94] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                        
  u_if_t_data1_reg[4]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data1_reg[4]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data1_reg[4]|qx_net (net)                                   5                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[94] (ctrl_wrapper)                          2685.69    4882.78 r
  data arrival time                                                                  4882.78  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4882.78  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6399.31  

#### Path 362 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05649/f[1] (FG6X2)                                        751.84    5296.20 r
  ii05649/xy (FG6X2)                                          260.00    5556.20 r
  ii05649|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[24]/di (REG2CKSR)                  78.40    5634.60 r
  data arrival time                                                     5634.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[24]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5634.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6403.49  

#### Path 363 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[23] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net (net)                                                    3                        
  ii06267/f[1] (FG6X2)                                                                              1653.41    4729.50 r
  ii06267/xy (FG6X2)                                                                                 260.00    4989.50 r
  ii06267|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]/di (REG2CKSR)                 637.73    5627.23 r
  data arrival time                                                                                            5627.23  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                 -28.00   12032.09  
  data required time                                                                                          12032.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12032.09  
  data arrival time                                                                                            5627.23  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6404.86  

#### Path 364 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05627/f[1] (FG6X2)                                        294.20    5285.08 r
  ii05627/xy (FG6X2)                                          260.00    5545.08 r
  ii05627|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[10]/di (REG2CKSR)                  78.40    5623.48 r
  data arrival time                                                     5623.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[10]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5623.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6414.61  

#### Path 365 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06232/f[0] (FG6X2)                                       477.00    5258.96 r
  ii06232/xy (FG6X2)                                         280.00    5538.96 r
  ii06232|xy_net (net)                                 1                        
  u_if_t_data8_reg[1]/di (REG2CKSR)                           76.40    5615.36 r
  data arrival time                                                    5615.36  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                      1795.09   11795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                      265.00   12060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                        
  u_if_t_data8_reg[1]/sclk0 (REG2CKSR)                         0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    5615.36  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6416.73  

#### Path 366 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[26]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_tem_led_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)             1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)             265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                        
  led_ctrl_ins_ctrl_cnt_reg[26]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[26]|qx_net (net)            4                        
  ii05663/f[1] (FG6X2)                                        556.47    2753.56 r
  ii05663/xy (FG6X2)                                          260.00    3013.56 r
  ii05663|xy_net (net)                                  1                        
  ii05664/f[0] (FG6X2)                                        800.12    3813.68 r
  ii05664/xy (FG6X2)                                          280.00    4093.68 r
  ii05664|xy_net (net)                                  1                        
  ii05665/f[0] (FG6X2)                                        416.40    4510.08 r
  ii05665/xy (FG6X2)                                          280.00    4790.08 r
  ii05665|xy_net (net)                                  1                        
  led_ctrl_ins_tem_led_reg/di (REG2CKSR)                      831.73    5621.81 r
  data arrival time                                                     5621.81  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                        
  led_ctrl_ins_tem_led_reg/sclk1 (REG2CKSR)                     0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5621.81  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6416.28  

#### Path 367 ########################################################

  Startpoint: u_if_t_data8_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[41] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[7]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[7]|qx_net (net)                                   6                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[41] (ctrl_wrapper)                          2633.95    4831.04 r
  data arrival time                                                                  4831.04  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4831.04  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6451.05  

#### Path 368 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup_5_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                      1801.09    1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                      265.00    2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                        
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)               0.00    2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                131.00    2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)          10                        
  ii06110/f[2] (FG6X2)                                      1322.95    3520.04 r
  ii06110/xy (FG6X2)                                         200.00    3720.04 r
  ii06110|xy_net (net)                                 2                        
  ii06111/f[1] (FG6X2)                                       801.92    4521.96 r
  ii06111/xy (FG6X2)                                         260.00    4781.96 r
  ii06111|xy_net (net)                                58                        
  ii06115/f[2] (LRAM64)                                      512.00    5293.96 r
  ii06115/xy (LRAM64)                                        200.00    5493.96 r
  ii06115|xy_net (net)                                 5                        
  u_if_T_S_reg_1__dup_5_/di (REG2CKSR)                        81.92    5575.88 r
  data arrival time                                                    5575.88  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                   1795.09   11795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                   265.00   12060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                        
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                      0.00   12060.09 r
  library setup time                                         -28.00   12032.09  
  data required time                                                  12032.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12032.09  
  data arrival time                                                    5575.88  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6456.21  

#### Path 369 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                  1801.09    1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                  265.00    2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                  5                        
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_FDMA_rfdma_cnt_reg[7]/qx (REG2CKSR)                       131.00    2197.09 f
  u_FDMA_rfdma_cnt_reg[7]|qx_net (net)                  8                        
  carry_16_ADD_7.notinv0/i (CFG_NOTINV)                      1234.20    3431.29 f
  carry_16_ADD_7.notinv0/o (CFG_NOTINV)                         0.00    3431.29 f
  carry_16_ADD_7.ainv (net)                             1                        
  carry_16_ADD_7/a (ADD_1BIT)                                   0.00    3431.29 f
  carry_16_ADD_7/pb (ADD_1BIT)                                149.00    3580.29 f
  carry_16_ADD_7|pb_net (net)                           1                        
  C68R79_cso_logic/p3b (CARRY_SKIP_OUT)                         0.00    3580.29 f
  C68R79_cso_logic/p8outb (CARRY_SKIP_OUT)                    199.00    3779.29 f
  C68R79_cso_logic|p8outb_net (net)                     1                        
  C68R80_csi_logic/p07 (CARRY_SKIP_IN)                          0.00    3779.29 f
  C68R80_csi_logic/cin (CARRY_SKIP_IN)                         54.00    3833.29 f
  C68R80_csi_logic|cin_net (net)                        1                        
  carry_16_ADD_8/ci (ADD_1BIT)                                  0.00    3833.29 f
  carry_16_ADD_8/co (ADD_1BIT)                                 90.00    3923.29 f
  carry_16_ADD_8|co_net (net)                           1                        
  carry_16_ADD_9/ci (ADD_1BIT)                                  0.00    3923.29 f
  carry_16_ADD_9/co (ADD_1BIT)                                 90.00    4013.29 f
  carry_16_ADD_9|co_net (net)                           1                        
  carry_16_ADD_10/ci (ADD_1BIT)                                 0.00    4013.29 f
  carry_16_ADD_10/co (ADD_1BIT)                                90.00    4103.29 f
  carry_16_ADD_10|co_net (net)                          1                        
  carry_16_ADD_11/ci (ADD_1BIT)                                 0.00    4103.29 f
  carry_16_ADD_11/co (ADD_1BIT)                                90.00    4193.29 f
  carry_16_ADD_11|co_net (net)                          1                        
  carry_16_ADD_12/ci (ADD_1BIT)                                 0.00    4193.29 f
  carry_16_ADD_12/s (ADD_1BIT)                                151.00    4344.29 f
  carry_16_ADD_12|s_net (net)                           1                        
  ii05942/f[0] (FG6X2)                                        858.46    5202.75 f
  ii05942/xy (FG6X2)                                          280.00    5482.75 f
  ii05942|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[12]/di (REG2CKSR)                  78.40    5561.15 f
  data arrival time                                                     5561.15  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].sclk1 (net)             4                        
  u_FDMA_fdma_rleft_cnt_reg[12]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5561.15  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6476.94  

#### Path 370 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623_dup/f[5] (FG6X2)                                    711.92    4870.88 r
  ii05623_dup/xy (FG6X2)                                      120.00    4990.88 r
  ii05623_dup|xy_net (net)                             13                        
  ii05628/f[2] (FG6X2)                                        294.20    5285.08 r
  ii05628/xy (FG6X2)                                          200.00    5485.08 r
  ii05628|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[11]/di (REG2CKSR)                  76.40    5561.48 r
  data arrival time                                                     5561.48  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[11]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5561.48  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6476.61  

#### Path 371 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                  1801.09    1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                  265.00    2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                  5                        
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_FDMA_rfdma_cnt_reg[7]/qx (REG2CKSR)                       131.00    2197.09 f
  u_FDMA_rfdma_cnt_reg[7]|qx_net (net)                  8                        
  carry_16_ADD_7.notinv0/i (CFG_NOTINV)                      1234.20    3431.29 f
  carry_16_ADD_7.notinv0/o (CFG_NOTINV)                         0.00    3431.29 f
  carry_16_ADD_7.ainv (net)                             1                        
  carry_16_ADD_7/a (ADD_1BIT)                                   0.00    3431.29 f
  carry_16_ADD_7/pb (ADD_1BIT)                                149.00    3580.29 f
  carry_16_ADD_7|pb_net (net)                           1                        
  C68R79_cso_logic/p3b (CARRY_SKIP_OUT)                         0.00    3580.29 f
  C68R79_cso_logic/p8outb (CARRY_SKIP_OUT)                    199.00    3779.29 f
  C68R79_cso_logic|p8outb_net (net)                     1                        
  C68R80_csi_logic/p07 (CARRY_SKIP_IN)                          0.00    3779.29 f
  C68R80_csi_logic/cin (CARRY_SKIP_IN)                         54.00    3833.29 f
  C68R80_csi_logic|cin_net (net)                        1                        
  carry_16_ADD_8/ci (ADD_1BIT)                                  0.00    3833.29 f
  carry_16_ADD_8/co (ADD_1BIT)                                 90.00    3923.29 f
  carry_16_ADD_8|co_net (net)                           1                        
  carry_16_ADD_9/ci (ADD_1BIT)                                  0.00    3923.29 f
  carry_16_ADD_9/co (ADD_1BIT)                                 90.00    4013.29 f
  carry_16_ADD_9|co_net (net)                           1                        
  carry_16_ADD_10/ci (ADD_1BIT)                                 0.00    4013.29 f
  carry_16_ADD_10/co (ADD_1BIT)                                90.00    4103.29 f
  carry_16_ADD_10|co_net (net)                          1                        
  carry_16_ADD_11/ci (ADD_1BIT)                                 0.00    4103.29 f
  carry_16_ADD_11/co (ADD_1BIT)                                90.00    4193.29 f
  carry_16_ADD_11|co_net (net)                          1                        
  carry_16_ADD_12/ci (ADD_1BIT)                                 0.00    4193.29 f
  carry_16_ADD_12/co (ADD_1BIT)                                90.00    4283.29 f
  carry_16_ADD_12|co_net (net)                          1                        
  carry_16_ADD_13/ci (ADD_1BIT)                                 0.00    4283.29 f
  carry_16_ADD_13/co (ADD_1BIT)                                90.00    4373.29 f
  carry_16_ADD_13|co_net (net)                          1                        
  carry_16_ADD_14/ci (ADD_1BIT)                                 0.00    4373.29 f
  carry_16_ADD_14/s (ADD_1BIT)                                151.00    4524.29 f
  carry_16_ADD_14|s_net (net)                           1                        
  ii05944/f[2] (LRAM64)                                       759.46    5283.75 f
  ii05944/xy (LRAM64)                                         200.00    5483.75 f
  ii05944|xy_net (net)                                  1                        
  u_FDMA_fdma_rleft_cnt_reg[14]/di (REG2CKSR)                  76.40    5560.15 f
  data arrival time                                                     5560.15  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].sclk1 (net)             4                        
  u_FDMA_fdma_rleft_cnt_reg[14]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5560.15  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6477.94  

#### Path 372 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05644/f[3] (LRAM64)                                       751.84    5296.20 r
  ii05644/xy (LRAM64)                                         180.00    5476.20 r
  ii05644|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[20]/di (REG2CKSR)                  76.40    5552.60 r
  data arrival time                                                     5552.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[20]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5552.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6485.49  

#### Path 373 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[25] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net (net)                                                    3                        
  ii06269/f[3] (FG6X2)                                                                              1686.41    4762.50 r
  ii06269/xy (FG6X2)                                                                                 180.00    4942.50 r
  ii06269|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]/di (REG2CKSR)                 600.45    5542.95 r
  data arrival time                                                                                            5542.95  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1 (net)             6                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                                 -28.00   12032.09  
  data required time                                                                                          12032.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12032.09  
  data arrival time                                                                                            5542.95  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6489.14  

#### Path 374 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[26] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net (net)                                                            3                        
  ii06335/f[0] (LRAM64)                                                                                     2070.68    5146.77 r
  ii06335/xy (LRAM64)                                                                                        280.00    5426.77 r
  ii06335|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]/di (REG2CKSR)                  81.92    5508.69 r
  data arrival time                                                                                                    5508.69  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5508.69  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6529.40  

#### Path 375 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[27] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net (net)                                                            3                        
  ii06337/f[1] (FG6X2)                                                                                      1510.41    4586.50 r
  ii06337/xy (FG6X2)                                                                                         260.00    4846.50 r
  ii06337|xy_net (net)                                                                                 2                        
  ii06338/f[4] (LRAM64)                                                                                      411.92    5258.42 r
  ii06338/xy (LRAM64)                                                                                        130.00    5388.42 r
  ii06338|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]/di (REG2CKSR)                      76.40    5464.82 r
  data arrival time                                                                                                    5464.82  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5464.82  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6573.27  

#### Path 376 ########################################################

  Startpoint: u_if_t_data8_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[36] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[2]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[2]|qx_net (net)                                  10                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[36] (ctrl_wrapper)                          2481.84    4678.93 r
  data arrival time                                                                  4678.93  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4678.93  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6603.16  

#### Path 377 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)               0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)           3                        
  ii05620/f[0] (LRAM64)                                      601.47    2798.56 r
  ii05620/xy (LRAM64)                                        280.00    3078.56 r
  ii05620|xy_net (net)                                 4                        
  ii05621/f[1] (LRAM64)                                      820.40    3898.96 r
  ii05621/xy (LRAM64)                                        260.00    4158.96 r
  ii05621|xy_net (net)                                 2                        
  ii05623/f[5] (FG6X2)                                       265.40    4424.36 r
  ii05623/xy (FG6X2)                                         120.00    4544.36 r
  ii05623|xy_net (net)                                13                        
  ii05652/f[4] (LRAM64)                                      680.84    5225.20 r
  ii05652/xy (LRAM64)                                        130.00    5355.20 r
  ii05652|xy_net (net)                                 1                        
  led_ctrl_ins_ctrl_cnt_reg[3]/di (REG2CKSR)                  76.40    5431.60 r
  data arrival time                                                    5431.60  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[3]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5431.60  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6606.49  

#### Path 378 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[27]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[217] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[27].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[27].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[27].sclk1 (net)                              1                        
  u_FDMA_axi_awaddr_reg[27]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[27]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[27]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[217] (ctrl_wrapper)                         2476.21    4673.30 r
  data arrival time                                                                  4673.30  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4673.30  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6608.79  

#### Path 379 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06135/f[5] (LRAM64)                                      683.32    4805.08 r
  ii06135/xy (LRAM64)                                        120.00    4925.08 r
  ii06135|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[23]/di (REG2CKSR)                    501.73    5426.81 r
  data arrival time                                                    5426.81  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[23].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[23].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[23].sclk1 (net)                2                        
  u_if_fdma_waddr_r_reg[23]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5426.81  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6611.28  

#### Path 380 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)               0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)           3                        
  ii05620/f[0] (LRAM64)                                      601.47    2798.56 r
  ii05620/xy (LRAM64)                                        280.00    3078.56 r
  ii05620|xy_net (net)                                 4                        
  ii05621/f[1] (LRAM64)                                      820.40    3898.96 r
  ii05621/xy (LRAM64)                                        260.00    4158.96 r
  ii05621|xy_net (net)                                 2                        
  ii05623/f[5] (FG6X2)                                       265.40    4424.36 r
  ii05623/xy (FG6X2)                                         120.00    4544.36 r
  ii05623|xy_net (net)                                13                        
  ii05647/f[5] (FG6X2)                                       675.84    5220.20 r
  ii05647/xy (FG6X2)                                         120.00    5340.20 r
  ii05647|xy_net (net)                                 1                        
  led_ctrl_ins_ctrl_cnt_reg[22]/di (REG2CKSR)                 78.40    5418.60 r
  data arrival time                                                    5418.60  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5418.60  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6619.49  

#### Path 381 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[32] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net (net)                                                            3                        
  ii06349/f[3] (FG6X2)                                                                                      2071.47    5147.56 r
  ii06349/xy (FG6X2)                                                                                         180.00    5327.56 r
  ii06349|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]/di (REG2CKSR)                  81.92    5409.48 r
  data arrival time                                                                                                    5409.48  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5409.48  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6628.61  

#### Path 382 ########################################################

  Startpoint: u_if_t_data8_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[6] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                           1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                           265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                           6                        
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                                                                              0.00    2066.09 r
  u_if_t_data8_reg[3]/qx (REG2CKSR)                                                                               131.00    2197.09 r
  u_if_t_data8_reg[3]|qx_net (net)                                                                          9                        
  C80R65emb5k_misc_1_u6_b_mux/i0 (EMBMUX5S4)                                                                     2645.84    4842.93 r
  C80R65emb5k_misc_1_u6_b_mux/o (EMBMUX5S4)                                                                       100.00    4942.93 r
  net_C80R65_c1r1_db_6 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[6] (BRAM18KV1)               0.00    4942.93 r
  data arrival time                                                                                                         4942.93  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         4942.93  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6650.16  

#### Path 383 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[7]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[197] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                               1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                               265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                               4                        
  u_FDMA_axi_awaddr_reg[7]/sclk0 (REG2CKSR)                                  0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[7]/qx (REG2CKSR)                                   131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[7]|qx_net (net)                              2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[197] (ctrl_wrapper)                         2440.88    4631.97 r
  data arrival time                                                                  4631.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4631.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6650.12  

#### Path 384 ########################################################

  Startpoint: u_if_t_data1_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[158] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                        
  u_if_t_data1_reg[4]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data1_reg[4]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data1_reg[4]|qx_net (net)                                   5                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[158] (ctrl_wrapper)                         2423.69    4620.78 r
  data arrival time                                                                  4620.78  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4620.78  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6661.31  

#### Path 385 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[21] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net (net)                                                    3                        
  ii06264/f[0] (FG6X2)                                                                              1941.41    5017.50 r
  ii06264/xy (FG6X2)                                                                                 280.00    5297.50 r
  ii06264|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]/di (REG2CKSR)                  76.40    5373.90 r
  data arrival time                                                                                            5373.90  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            5373.90  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6664.19  

#### Path 386 ########################################################

  Startpoint: u_if_t_data4_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[69] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                        
  u_if_t_data4_reg[3]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data4_reg[3]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data4_reg[3]|qx_net (net)                                   6                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[69] (ctrl_wrapper)                          2413.16    4610.25 r
  data arrival time                                                                  4610.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4610.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6671.84  

#### Path 387 ########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                 1795.09    1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                 265.00    2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                        
  u_FDMA_rburst_cnt_reg[2]/sclk0 (REG2CKSR)                    0.00    2060.09 r
  u_FDMA_rburst_cnt_reg[2]/qx (REG2CKSR)                     131.00    2191.09 r
  u_FDMA_rburst_cnt_reg[2]|qx_net (net)                6                        
  ii06037/f[5] (FG6X2)                                      1242.16    3433.25 r
  ii06037/xy (FG6X2)                                         120.00    3553.25 r
  ii06037|xy_net (net)                                 1                        
  ii06038/f[5] (LRAM64)                                      665.12    4218.37 r
  ii06038/xy (LRAM64)                                        120.00    4338.37 r
  ii06038|xy_net (net)                                 1                        
  u_FDMA_rburst_cnt_reg[5]/di (REG2CKSR)                    1010.45    5348.82 r
  data arrival time                                                    5348.82  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                        
  u_FDMA_rburst_cnt_reg[5]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5348.82  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6689.27  

#### Path 388 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[27] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net (net)                                                    3                        
  ii06271/f[4] (FG6X2)                                                                              2050.41    5126.50 r
  ii06271/xy (FG6X2)                                                                                 130.00    5256.50 r
  ii06271|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]/di (REG2CKSR)                  76.40    5332.90 r
  data arrival time                                                                                            5332.90  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            5332.90  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6705.19  

#### Path 389 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05657/f[5] (FG6X2)                                        585.84    5130.20 r
  ii05657/xy (FG6X2)                                          120.00    5250.20 r
  ii05657|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[7]/di (REG2CKSR)                   78.40    5328.60 r
  data arrival time                                                     5328.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[7]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5328.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6709.49  

#### Path 390 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05645/f[5] (FG6X2)                                        570.84    5115.20 r
  ii05645/xy (FG6X2)                                          120.00    5235.20 r
  ii05645|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[21]/di (REG2CKSR)                  78.40    5313.60 r
  data arrival time                                                     5313.60  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                        
  led_ctrl_ins_ctrl_cnt_reg[21]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5313.60  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6724.49  

#### Path 391 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06137/f[2] (LRAM64)                                      914.32    5036.08 r
  ii06137/xy (LRAM64)                                        200.00    5236.08 r
  ii06137|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[25]/di (REG2CKSR)                     76.40    5312.48 r
  data arrival time                                                    5312.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                        
  u_if_fdma_waddr_r_reg[25]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5312.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6725.61  

#### Path 392 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06138/f[5] (FG6X2)                                       973.32    5095.08 r
  ii06138/xy (FG6X2)                                         120.00    5215.08 r
  ii06138|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[26]/di (REG2CKSR)                     78.40    5293.48 r
  data arrival time                                                    5293.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                        
  u_if_fdma_waddr_r_reg[26]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5293.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6744.61  

#### Path 393 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[11] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                 Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                          0.00       0.00  
  clock source latency                                                                                               0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                                1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                                265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                                8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/sclk1 (REG2CKSR)                                   0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/qx (REG2CKSR)                                    131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net (net)                               5                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[11] (BRAM18KV1)            2748.16    4945.25 r
  data arrival time                                                                                                          4945.25  

  clock sys_clk (rise edge)                                                                                      10000.00   10000.00  
  clock source latency                                                                                               0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r2_clkb (BRAM18KV1)              2154.09   12154.09 r
  library setup time                                                                                              -459.00   11695.09  
  data required time                                                                                                        11695.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        11695.09  
  data arrival time                                                                                                          4945.25  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                6749.84  

#### Path 394 ########################################################

  Startpoint: u_if_t_data3_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[143] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data3_reg[5]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[5]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[5]|qx_net (net)                                   4                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[143] (ctrl_wrapper)                         2310.88    4507.97 r
  data arrival time                                                                  4507.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4507.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6774.12  

#### Path 395 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[40] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[40] (ctrl_wrapper)                          2309.44    4506.53 r
  data arrival time                                                                  4506.53  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4506.53  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6775.56  

#### Path 396 ########################################################

  Startpoint: u_if_t_data8_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[101] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[3]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[3]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[101] (ctrl_wrapper)                         2306.83    4503.92 r
  data arrival time                                                                  4503.92  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4503.92  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6778.17  

#### Path 397 ########################################################

  Startpoint: u_if_t_data5_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[129] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                        
  u_if_t_data5_reg[7]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data5_reg[7]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data5_reg[7]|qx_net (net)                                   3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[129] (ctrl_wrapper)                         2300.88    4497.97 r
  data arrival time                                                                  4497.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4497.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6784.12  

#### Path 398 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[25].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                   1801.09    1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                   265.00    2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                        
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                       131.00    2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                        
  ii06119/f[2] (FG6X2)                                      1387.92    3585.01 r
  ii06119/xy (FG6X2)                                         200.00    3785.01 r
  ii06119|xy_net (net)                                 9                        
  u_if_fdma_waddr_r_reg[25].lbuf1/en (LBUF)                 1123.20    4908.21 r
  data arrival time                                                    4908.21  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)                1801.09   11801.09 r
  library setup time                                        -107.00   11694.09  
  data required time                                                  11694.09  
  -----------------------------------------------------------------------------------
  data required time                                                  11694.09  
  data arrival time                                                    4908.21  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6785.88  

#### Path 399 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[9]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[257] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                        
  u_FDMA_axi_araddr_reg[9]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_araddr_reg[9]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_araddr_reg[9]|qx_net (net)                              2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[257] (ctrl_wrapper)                         2280.88    4477.97 r
  data arrival time                                                                  4477.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4477.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6804.12  

#### Path 400 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                            Fanout       Incr       Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                     0.00       0.00  
  clock source latency                                          0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)              1801.09    1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)              265.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                        
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)                0.00    2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)                 131.00    2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)            3                        
  ii05620/f[0] (LRAM64)                                       601.47    2798.56 r
  ii05620/xy (LRAM64)                                         280.00    3078.56 r
  ii05620|xy_net (net)                                  4                        
  ii05621/f[1] (LRAM64)                                       820.40    3898.96 r
  ii05621/xy (LRAM64)                                         260.00    4158.96 r
  ii05621|xy_net (net)                                  2                        
  ii05623/f[5] (FG6X2)                                        265.40    4424.36 r
  ii05623/xy (FG6X2)                                          120.00    4544.36 r
  ii05623|xy_net (net)                                 13                        
  ii05659/f[3] (FG6X2)                                        427.56    4971.92 r
  ii05659/xy (FG6X2)                                          180.00    5151.92 r
  ii05659|xy_net (net)                                  1                        
  led_ctrl_ins_ctrl_cnt_reg[9]/di (REG2CKSR)                   78.40    5230.32 r
  data arrival time                                                     5230.32  

  clock sys_clk (rise edge)                                 10000.00   10000.00  
  clock source latency                                          0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)             1801.09   11801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)             265.00   12066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                        
  led_ctrl_ins_ctrl_cnt_reg[9]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                          -28.00   12038.09  
  data required time                                                   12038.09  
  ------------------------------------------------------------------------------------
  data required time                                                   12038.09  
  data arrival time                                                     5230.32  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           6807.77  

#### Path 401 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]/sclk1 (REG2CKSR)                    0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]/qx (REG2CKSR)                     131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net (net)                1                        
  ii06387/f[3] (LRAM64)                                                                                      520.39    2717.48 r
  ii06387/xy (LRAM64)                                                                                        180.00    2897.48 r
  ii06387|xy_net (net)                                                                                 1                        
  ii06388/f[5] (FG6X2)                                                                                       446.40    3343.88 r
  ii06388/xy (FG6X2)                                                                                         120.00    3463.88 r
  ii06388|xy_net (net)                                                                                 1                        
  ii06389/f[4] (LRAM64)                                                                                      555.12    4019.00 r
  ii06389/xy (LRAM64)                                                                                        130.00    4149.00 r
  ii06389|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/di (REG2CKSR)                     1080.45    5229.45 r
  data arrival time                                                                                                    5229.45  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/clk (LBUF)                  1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/sclk (LBUF)                  265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1 (net)                  3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/sclk1 (REG2CKSR)                     0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5229.45  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6808.64  

#### Path 402 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[192] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[3].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[3].sclk1 (net)                               3                        
  u_FDMA_axi_awaddr_reg[2]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[2]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[2]|qx_net (net)                              3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[192] (ctrl_wrapper)                         2265.88    4462.97 r
  data arrival time                                                                  4462.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4462.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6819.12  

#### Path 403 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[24].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                   1801.09    1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                   265.00    2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                        
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                       131.00    2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                        
  ii06119/f[2] (FG6X2)                                      1387.92    3585.01 r
  ii06119/xy (FG6X2)                                         200.00    3785.01 r
  ii06119|xy_net (net)                                 9                        
  u_if_fdma_waddr_r_reg[24].lbuf1/en (LBUF)                 1088.20    4873.21 r
  data arrival time                                                    4873.21  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[24].lbuf1/clk (LBUF)                1801.09   11801.09 r
  library setup time                                        -107.00   11694.09  
  data required time                                                  11694.09  
  -----------------------------------------------------------------------------------
  data required time                                                  11694.09  
  data arrival time                                                    4873.21  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6820.88  

#### Path 404 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                    Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00       0.00  
  clock source latency                                                                                  0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net (net)            3                        
  carry_10_6__ADD_0.notinv0/i (CFG_NOTINV)                                                           1030.80    3227.89 r
  carry_10_6__ADD_0.notinv0/o (CFG_NOTINV)                                                              0.00    3227.89 r
  carry_10_6__ADD_0.ainv (net)                                                                  1                        
  carry_10_6__ADD_0/a (ADD_1BIT)                                                                        0.00    3227.89 r
  carry_10_6__ADD_0/co (ADD_1BIT)                                                                     235.00    3462.89 r
  carry_10_6__ADD_0|co_net (net)                                                                1                        
  carry_10_6__ADD_1/ci (ADD_1BIT)                                                                       0.00    3462.89 r
  carry_10_6__ADD_1/co (ADD_1BIT)                                                                      90.00    3552.89 r
  carry_10_6__ADD_1|co_net (net)                                                                1                        
  carry_10_6__ADD_2/ci (ADD_1BIT)                                                                       0.00    3552.89 r
  carry_10_6__ADD_2/co (ADD_1BIT)                                                                      90.00    3642.89 r
  carry_10_6__ADD_2|co_net (net)                                                                1                        
  carry_10_6__ADD_3/ci (ADD_1BIT)                                                                       0.00    3642.89 r
  carry_10_6__ADD_3/co (ADD_1BIT)                                                                      90.00    3732.89 r
  carry_10_6__ADD_3|co_net (net)                                                                2                        
  carry_10_6__ADD_4/ci (ADD_1BIT)                                                                       0.00    3732.89 r
  carry_10_6__ADD_4/co (ADD_1BIT)                                                                      90.00    3822.89 r
  carry_10_6__ADD_4|co_net (net)                                                                1                        
  carry_10_6__ADD_5/ci (ADD_1BIT)                                                                       0.00    3822.89 r
  carry_10_6__ADD_5/co (ADD_1BIT)                                                                      90.00    3912.89 r
  carry_10_6__ADD_5|co_net (net)                                                                1                        
  carry_10_6__ADD_6/ci (ADD_1BIT)                                                                       0.00    3912.89 r
  carry_10_6__ADD_6/co (ADD_1BIT)                                                                      90.00    4002.89 r
  carry_10_6__ADD_6|co_net (net)                                                                1                        
  carry_10_6__ADD_7/ci (ADD_1BIT)                                                                       0.00    4002.89 r
  carry_10_6__ADD_7/s (ADD_1BIT)                                                                      151.00    4153.89 r
  carry_10_6__ADD_7|s_net (net)                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]/di (REG2CKSR)                1060.79    5214.68 r
  data arrival time                                                                                             5214.68  

  clock sys_clk (rise edge)                                                                         10000.00   10000.00  
  clock source latency                                                                                  0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                  -28.00   12038.09  
  data required time                                                                                           12038.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           12038.09  
  data arrival time                                                                                             5214.68  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   6823.41  

#### Path 405 ########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[12] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                 Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                          0.00       0.00  
  clock source latency                                                                                               0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                                            1795.09    1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                                            265.00    2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                                            3                        
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                                                                               0.00    2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                                                                                131.00    2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                                                                          10                        
  C80R65emb5k_misc_1_u12_b_mux/i0 (EMBMUX5S4)                                                                     2473.95    4665.04 r
  C80R65emb5k_misc_1_u12_b_mux/o (EMBMUX5S4)                                                                       100.00    4765.04 r
  net_C80R65_c1r1_db_12 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[12] (BRAM18KV1)               0.00    4765.04 r
  data arrival time                                                                                                          4765.04  

  clock sys_clk (rise edge)                                                                                      10000.00   10000.00  
  clock source latency                                                                                               0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)              2154.09   12154.09 r
  library setup time                                                                                              -561.00   11593.09  
  data required time                                                                                                        11593.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        11593.09  
  data arrival time                                                                                                          4765.04  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                6828.05  

#### Path 406 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[14]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[204] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                              3                        
  u_FDMA_axi_awaddr_reg[14]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[14]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[14]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[204] (ctrl_wrapper)                         2255.88    4452.97 r
  data arrival time                                                                  4452.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4452.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6829.12  

#### Path 407 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[31] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net (net)                                                            3                        
  ii06345/f[3] (FG6X2)                                                                                      1866.47    4942.56 r
  ii06345/xy (FG6X2)                                                                                         180.00    5122.56 r
  ii06345|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]/di (REG2CKSR)                  83.92    5206.48 r
  data arrival time                                                                                                    5206.48  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5206.48  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6831.61  

#### Path 408 ########################################################

  Startpoint: u_if_t_data4_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[133] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                        
  u_if_t_data4_reg[3]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data4_reg[3]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data4_reg[3]|qx_net (net)                                   6                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[133] (ctrl_wrapper)                         2254.16    4451.25 r
  data arrival time                                                                  4451.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4451.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6830.84  

#### Path 409 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]/qx (REG2CKSR)                 131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net (net)            1                        
  ii06396/f[0] (FG6X2)                                                                                       820.39    3017.48 r
  ii06396/xy (FG6X2)                                                                                         280.00    3297.48 r
  ii06396|xy_net (net)                                                                                 1                        
  ii06397/f[0] (FG6X2)                                                                                       545.12    3842.60 r
  ii06397/xy (FG6X2)                                                                                         280.00    4122.60 r
  ii06397|xy_net (net)                                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]/di (REG2CKSR)                 1084.73    5207.33 r
  data arrival time                                                                                                    5207.33  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)                      1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)                      265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)                      5                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]/sclk1 (REG2CKSR)                 0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5207.33  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6830.76  

#### Path 410 ########################################################

  Startpoint: u_if_t_data5_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[124] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data5_reg[2]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data5_reg[2]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data5_reg[2]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[124] (ctrl_wrapper)                         2253.16    4450.25 r
  data arrival time                                                                  4450.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4450.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6831.84  

#### Path 411 ########################################################

  Startpoint: u_if_t_data2_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[150] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                        
  u_if_t_data2_reg[4]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data2_reg[4]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data2_reg[4]|qx_net (net)                                   4                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[150] (ctrl_wrapper)                         2242.47    4439.56 r
  data arrival time                                                                  4439.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4439.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6842.53  

#### Path 412 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[18]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[208] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[18]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[18]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[18]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[208] (ctrl_wrapper)                         2240.39    4437.48 r
  data arrival time                                                                  4437.48  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4437.48  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6844.61  

#### Path 413 ########################################################

  Startpoint: u_if_t_data5_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[125] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data5_reg[3]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data5_reg[3]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data5_reg[3]|qx_net (net)                                   6                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[125] (ctrl_wrapper)                         2238.87    4435.96 r
  data arrival time                                                                  4435.96  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4435.96  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6846.13  

#### Path 414 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[31]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[221] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                              1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                              265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[31]/sclk0 (REG2CKSR)                                 0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[31]/qx (REG2CKSR)                                  131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[31]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[221] (ctrl_wrapper)                         2243.04    4434.13 r
  data arrival time                                                                  4434.13  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4434.13  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6847.96  

#### Path 415 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[209] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[19]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[19]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[19]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[209] (ctrl_wrapper)                         2230.88    4427.97 r
  data arrival time                                                                  4427.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4427.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6854.12  

#### Path 416 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[30].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                   1801.09    1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                   265.00    2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                        
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                       131.00    2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                        
  ii06119/f[2] (FG6X2)                                      1387.92    3585.01 r
  ii06119/xy (FG6X2)                                         200.00    3785.01 r
  ii06119|xy_net (net)                                 9                        
  u_if_fdma_waddr_r_reg[30].lbuf1/en (LBUF)                 1053.20    4838.21 r
  data arrival time                                                    4838.21  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)                1801.09   11801.09 r
  library setup time                                        -107.00   11694.09  
  data required time                                                  11694.09  
  -----------------------------------------------------------------------------------
  data required time                                                  11694.09  
  data arrival time                                                    4838.21  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6855.88  

#### Path 417 ########################################################

  Startpoint: u_if_t_data4_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[132] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data4_reg[2]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data4_reg[2]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data4_reg[2]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[132] (ctrl_wrapper)                         2227.16    4424.25 r
  data arrival time                                                                  4424.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4424.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6857.84  

#### Path 418 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[191] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                               1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                               265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                               5                        
  u_FDMA_axi_awaddr_reg[1]/sclk0 (REG2CKSR)                                  0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[1]/qx (REG2CKSR)                                   131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[1]|qx_net (net)                              3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[191] (ctrl_wrapper)                         2226.47    4417.56 r
  data arrival time                                                                  4417.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4417.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6864.53  

#### Path 419 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[193] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[3].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[3].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[3].sclk1 (net)                               3                        
  u_FDMA_axi_awaddr_reg[3]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[3]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[3]|qx_net (net)                              3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[193] (ctrl_wrapper)                         2220.88    4417.97 r
  data arrival time                                                                  4417.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4417.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6864.12  

#### Path 420 ########################################################

  Startpoint: u_if_t_data3_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[79] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data3_reg[5]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[5]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[5]|qx_net (net)                                   4                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[79] (ctrl_wrapper)                          2215.88    4412.97 r
  data arrival time                                                                  4412.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4412.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6869.12  

#### Path 421 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[10] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                 Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                          0.00       0.00  
  clock source latency                                                                                               0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                                1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                                265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                                8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (REG2CKSR)                                   0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/qx (REG2CKSR)                                    131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net (net)                               5                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[10] (BRAM18KV1)            2629.16    4826.25 r
  data arrival time                                                                                                          4826.25  

  clock sys_clk (rise edge)                                                                                      10000.00   10000.00  
  clock source latency                                                                                               0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                     0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r2_clkb (BRAM18KV1)              2154.09   12154.09 r
  library setup time                                                                                              -459.00   11695.09  
  data required time                                                                                                        11695.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        11695.09  
  data arrival time                                                                                                          4826.25  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                6868.84  

#### Path 422 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[10]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[258] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                        
  u_FDMA_axi_araddr_reg[10]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[10]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[10]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[258] (ctrl_wrapper)                         2210.88    4407.97 r
  data arrival time                                                                  4407.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4407.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6874.12  

#### Path 423 ########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[43] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                    3                        
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                                  10                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[43] (ctrl_wrapper)                          2213.95    4405.04 r
  data arrival time                                                                  4405.04  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4405.04  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6877.05  

#### Path 424 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                    Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00       0.00  
  clock source latency                                                                                  0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net (net)            3                        
  carry_10_6__ADD_0.notinv0/i (CFG_NOTINV)                                                           1030.80    3227.89 r
  carry_10_6__ADD_0.notinv0/o (CFG_NOTINV)                                                              0.00    3227.89 r
  carry_10_6__ADD_0.ainv (net)                                                                  1                        
  carry_10_6__ADD_0/a (ADD_1BIT)                                                                        0.00    3227.89 r
  carry_10_6__ADD_0/co (ADD_1BIT)                                                                     235.00    3462.89 r
  carry_10_6__ADD_0|co_net (net)                                                                1                        
  carry_10_6__ADD_1/ci (ADD_1BIT)                                                                       0.00    3462.89 r
  carry_10_6__ADD_1/co (ADD_1BIT)                                                                      90.00    3552.89 r
  carry_10_6__ADD_1|co_net (net)                                                                1                        
  carry_10_6__ADD_2/ci (ADD_1BIT)                                                                       0.00    3552.89 r
  carry_10_6__ADD_2/co (ADD_1BIT)                                                                      90.00    3642.89 r
  carry_10_6__ADD_2|co_net (net)                                                                1                        
  carry_10_6__ADD_3/ci (ADD_1BIT)                                                                       0.00    3642.89 r
  carry_10_6__ADD_3/co (ADD_1BIT)                                                                      90.00    3732.89 r
  carry_10_6__ADD_3|co_net (net)                                                                2                        
  carry_10_6__ADD_4/ci (ADD_1BIT)                                                                       0.00    3732.89 r
  carry_10_6__ADD_4/co (ADD_1BIT)                                                                      90.00    3822.89 r
  carry_10_6__ADD_4|co_net (net)                                                                1                        
  carry_10_6__ADD_5/ci (ADD_1BIT)                                                                       0.00    3822.89 r
  carry_10_6__ADD_5/co (ADD_1BIT)                                                                      90.00    3912.89 r
  carry_10_6__ADD_5|co_net (net)                                                                1                        
  carry_10_6__ADD_6/ci (ADD_1BIT)                                                                       0.00    3912.89 r
  carry_10_6__ADD_6/s (ADD_1BIT)                                                                      151.00    4063.89 r
  carry_10_6__ADD_6|s_net (net)                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]/di (REG2CKSR)                1093.76    5157.65 r
  data arrival time                                                                                             5157.65  

  clock sys_clk (rise edge)                                                                         10000.00   10000.00  
  clock source latency                                                                                  0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                  -28.00   12038.09  
  data required time                                                                                           12038.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           12038.09  
  data arrival time                                                                                             5157.65  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   6880.44  

#### Path 425 ########################################################

  Startpoint: u_if_t_data2_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[87] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                        
  u_if_t_data2_reg[5]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data2_reg[5]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data2_reg[5]|qx_net (net)                                   5                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[87] (ctrl_wrapper)                          2210.88    4401.97 r
  data arrival time                                                                  4401.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4401.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6880.12  

#### Path 426 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[10]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[200] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                               1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                               265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                               5                        
  u_FDMA_axi_awaddr_reg[10]/sclk0 (REG2CKSR)                                 0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[10]/qx (REG2CKSR)                                  131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[10]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[200] (ctrl_wrapper)                         2210.88    4401.97 r
  data arrival time                                                                  4401.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4401.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6880.12  

#### Path 427 ########################################################

  Startpoint: u_if_t_data8_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[105] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[7]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[7]|qx_net (net)                                   6                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[105] (ctrl_wrapper)                         2198.28    4395.37 r
  data arrival time                                                                  4395.37  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4395.37  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6886.72  

#### Path 428 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[26]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[274] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                        
  u_FDMA_axi_araddr_reg[26]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[26]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[26]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[274] (ctrl_wrapper)                         2191.21    4388.30 r
  data arrival time                                                                  4388.30  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4388.30  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6893.79  

#### Path 429 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                      1795.09    1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                      265.00    2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                        
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                         0.00    2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                          131.00    2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                        
  ii06128/f[1] (FG6X2)                                      2051.95    4243.04 r
  ii06128/xy (FG6X2)                                         260.00    4503.04 r
  ii06128|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[18]/di (REG2CKSR)                    632.73    5135.77 r
  data arrival time                                                    5135.77  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                        
  u_if_fdma_waddr_r_reg[18]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5135.77  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6902.32  

#### Path 430 ########################################################

  Startpoint: u_if_t_data7_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[106] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                                    1                        
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data7_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data7_reg[0]|qx_net (net)                                  11                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[106] (ctrl_wrapper)                         2175.20    4372.29 r
  data arrival time                                                                  4372.29  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4372.29  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6909.80  

#### Path 431 ########################################################

  Startpoint: u_if_t_data8_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[35] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                    3                        
  u_if_t_data8_reg[1]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data8_reg[1]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data8_reg[1]|qx_net (net)                                  11                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[35] (ctrl_wrapper)                          2177.16    4368.25 r
  data arrival time                                                                  4368.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4368.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6913.84  

#### Path 432 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)                1795.09    1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)                265.00    2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                        
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                   0.00    2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                    131.00    2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                        
  ii06125/f[3] (FG6X2)                                       801.47    2992.56 r
  ii06125/xy (FG6X2)                                         180.00    3172.56 r
  ii06125|xy_net (net)                                 6                        
  ii06134/f[2] (FG6X2)                                       749.20    3921.76 r
  ii06134/xy (FG6X2)                                         200.00    4121.76 r
  ii06134|xy_net (net)                                 6                        
  ii06136/f[2] (FG6X2)                                       723.32    4845.08 r
  ii06136/xy (FG6X2)                                         200.00    5045.08 r
  ii06136|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[24]/di (REG2CKSR)                     76.40    5121.48 r
  data arrival time                                                    5121.48  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[24].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[24].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[24].sclk1 (net)                1                        
  u_if_fdma_waddr_r_reg[24]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5121.48  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6916.61  

#### Path 433 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[24] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net (net)                                                            3                        
  ii06331/f[0] (FG6X2)                                                                                      1680.68    4756.77 r
  ii06331/xy (FG6X2)                                                                                         280.00    5036.77 r
  ii06331|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]/di (REG2CKSR)                  83.92    5120.69 r
  data arrival time                                                                                                    5120.69  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5120.69  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6917.40  

#### Path 434 ########################################################

  Startpoint: u_if_t_data4_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[137] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                        
  u_if_t_data4_reg[7]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data4_reg[7]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data4_reg[7]|qx_net (net)                                   3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[137] (ctrl_wrapper)                         2165.88    4362.97 r
  data arrival time                                                                  4362.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4362.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6919.12  

#### Path 435 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                      1795.09    1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                      265.00    2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                        
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                         0.00    2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                          131.00    2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                        
  ii06120/f[0] (FG6X2)                                      1810.95    4002.04 r
  ii06120/xy (FG6X2)                                         280.00    4282.04 r
  ii06120|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[13]/di (REG2CKSR)                    836.73    5118.77 r
  data arrival time                                                    5118.77  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                        
  u_if_fdma_waddr_r_reg[13]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5118.77  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          6919.32  

#### Path 436 ########################################################

  Startpoint: u_if_t_data3_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[74] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                                    2                        
  u_if_t_data3_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[0]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[74] (ctrl_wrapper)                          2162.42    4359.51 r
  data arrival time                                                                  4359.51  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4359.51  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6922.58  

#### Path 437 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                              Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                       0.00       0.00  
  clock source latency                                                                            0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/qx (REG2CKSR)                 131.00    2197.09 f
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net (net)            5                        
  carry_11_ADD_3/b (ADD_1BIT)                                                                  1367.47    3564.56 f
  carry_11_ADD_3/p (ADD_1BIT)                                                                    59.00    3623.56 f
  carry_11_ADD_3|p_net (net)                                                              1                        
  C82R62_and4_logic/a (AND4)                                                                      0.00    3623.56 f
  C82R62_and4_logic/o (AND4)                                                                    197.00    3820.56 f
  C82R62_and4_logic|o_net (net)                                                           2                        
  C82R62_cso_logic/plower4 (CARRY_SKIP_OUT)                                                       0.00    3820.56 f
  C82R62_cso_logic/p8outb (CARRY_SKIP_OUT)                                                      210.00    4030.56 f
  C82R62_cso_logic|p8outb_net (net)                                                       1                        
  C82R63_csi_logic/p07 (CARRY_SKIP_IN)                                                            0.00    4030.56 f
  C82R63_csi_logic/cin (CARRY_SKIP_IN)                                                           54.00    4084.56 f
  C82R63_csi_logic|cin_net (net)                                                          1                        
  carry_11_ADD_8/ci (ADD_1BIT)                                                                    0.00    4084.56 f
  carry_11_ADD_8/s (ADD_1BIT)                                                                   151.00    4235.56 f
  carry_11_ADD_8|s_net (net)                                                              1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]/di (REG2CKSR)                 874.79    5110.35 f
  data arrival time                                                                                       5110.35  

  clock sys_clk (rise edge)                                                                   10000.00   10000.00  
  clock source latency                                                                            0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sclk1 (net)             1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                            -28.00   12032.09  
  data required time                                                                                     12032.09  
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                     12032.09  
  data arrival time                                                                                       5110.35  
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             6921.74  

#### Path 438 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[252] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                        
  u_FDMA_axi_araddr_reg[4]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_araddr_reg[4]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_araddr_reg[4]|qx_net (net)                              2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[252] (ctrl_wrapper)                         2160.88    4357.97 r
  data arrival time                                                                  4357.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4357.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6924.12  

#### Path 439 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[23] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net (net)                                                            3                        
  ii06329/f[1] (FG6X2)                                                                                      1691.41    4767.50 r
  ii06329/xy (FG6X2)                                                                                         260.00    5027.50 r
  ii06329|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]/di (REG2CKSR)                  83.92    5111.42 r
  data arrival time                                                                                                    5111.42  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    5111.42  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          6926.67  

#### Path 440 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                   Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00       0.00  
  clock source latency                                                                                 0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                      1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                           23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                         1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[28] (ctrl_wrapper)                                                    1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net (net)                                                    3                        
  ii06272/f[3] (FG6X2)                                                                              1776.68    4852.77 r
  ii06272/xy (FG6X2)                                                                                 180.00    5032.77 r
  ii06272|xy_net (net)                                                                         1                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]/di (REG2CKSR)                  78.40    5111.17 r
  data arrival time                                                                                            5111.17  

  clock sys_clk (rise edge)                                                                        10000.00   10000.00  
  clock source latency                                                                                 0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                 -28.00   12038.09  
  data required time                                                                                          12038.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          12038.09  
  data arrival time                                                                                            5111.17  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  6926.92  

#### Path 441 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[47] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                        
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                                   8                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[47] (ctrl_wrapper)                          2163.16    4354.25 r
  data arrival time                                                                  4354.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4354.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6927.84  

#### Path 442 ########################################################

  Startpoint: u_if_t_data8_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[100] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[2]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[2]|qx_net (net)                                  10                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[100] (ctrl_wrapper)                         2149.84    4346.93 r
  data arrival time                                                                  4346.93  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4346.93  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6935.16  

#### Path 443 ########################################################

  Startpoint: u_if_t_data8_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[8] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                           1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                           265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                           6                        
  u_if_t_data8_reg[5]/sclk1 (REG2CKSR)                                                                              0.00    2066.09 r
  u_if_t_data8_reg[5]/qx (REG2CKSR)                                                                               131.00    2197.09 r
  u_if_t_data8_reg[5]|qx_net (net)                                                                          7                        
  C80R65emb5k_misc_1_u8_b_mux/i0 (EMBMUX5S4)                                                                     2357.44    4554.53 r
  C80R65emb5k_misc_1_u8_b_mux/o (EMBMUX5S4)                                                                       100.00    4654.53 r
  net_C80R65_c1r1_db_8 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[8] (BRAM18KV1)               0.00    4654.53 r
  data arrival time                                                                                                         4654.53  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         4654.53  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6938.56  

#### Path 444 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[15]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[263] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                        
  u_FDMA_axi_araddr_reg[15]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[15]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[15]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[263] (ctrl_wrapper)                         2145.39    4342.48 r
  data arrival time                                                                  4342.48  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4342.48  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6939.61  

#### Path 445 ########################################################

  Startpoint: u_if_t_data7_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[108] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                        
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data7_reg[2]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data7_reg[2]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[108] (ctrl_wrapper)                         2150.17    4341.26 r
  data arrival time                                                                  4341.26  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4341.26  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6940.83  

#### Path 446 ########################################################

  Startpoint: u_if_t_data3_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[76] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data3_reg[2]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[2]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[2]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[76] (ctrl_wrapper)                          2143.84    4340.93 r
  data arrival time                                                                  4340.93  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4340.93  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6941.16  

#### Path 447 ########################################################

  Startpoint: u_if_t_data6_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[117] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                        
  u_if_t_data6_reg[3]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data6_reg[3]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data6_reg[3]|qx_net (net)                                   6                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[117] (ctrl_wrapper)                         2142.16    4339.25 r
  data arrival time                                                                  4339.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4339.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6942.84  

#### Path 448 ########################################################

  Startpoint: u_if_t_data6_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[114] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data6_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data6_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data6_reg[0]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[114] (ctrl_wrapper)                         2137.16    4334.25 r
  data arrival time                                                                  4334.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4334.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6947.84  

#### Path 449 ########################################################

  Startpoint: u_FDMA_axi_rready_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[162] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_rready_reg.lbuf0/clk (LBUF)                                  1795.09    1795.09 r
  u_FDMA_axi_rready_reg.lbuf0/sclk (LBUF)                                  265.00    2060.09 r
  u_FDMA_axi_rready_reg.sclk1 (net)                                  1                        
  u_FDMA_axi_rready_reg/sclk0 (REG2CKSR)                                     0.00    2060.09 r
  u_FDMA_axi_rready_reg/qx (REG2CKSR)                                      131.00    2191.09 r
  u_FDMA_axi_rready_reg|qx_net (net)                                 7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[162] (ctrl_wrapper)                         2143.28    4334.37 r
  data arrival time                                                                  4334.37  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4334.37  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6947.72  

#### Path 450 ########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[98] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                    3                        
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                                  12                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[98] (ctrl_wrapper)                          2138.95    4330.04 r
  data arrival time                                                                  4330.04  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4330.04  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6952.05  

#### Path 451 ########################################################

  Startpoint: u_if_t_data5_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[122] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                                    2                        
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data5_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data5_reg[0]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[122] (ctrl_wrapper)                         2128.16    4325.25 r
  data arrival time                                                                  4325.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4325.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6956.84  

#### Path 452 ########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[34] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                    3                        
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                                  12                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[34] (ctrl_wrapper)                          2130.95    4322.04 r
  data arrival time                                                                  4322.04  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4322.04  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6960.05  

#### Path 453 ########################################################

  Startpoint: u_if_t_data3_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[139] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data3_reg[1]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[1]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[1]|qx_net (net)                                   8                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[139] (ctrl_wrapper)                         2125.88    4322.97 r
  data arrival time                                                                  4322.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4322.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6959.12  

#### Path 454 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[29]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[219] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                              1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                              265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[29]/sclk0 (REG2CKSR)                                 0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[29]/qx (REG2CKSR)                                  131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[29]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[219] (ctrl_wrapper)                         2130.02    4321.11 r
  data arrival time                                                                  4321.11  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4321.11  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6960.98  

#### Path 455 ########################################################

  Startpoint: u_if_t_data6_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[50] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data6_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data6_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data6_reg[0]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[50] (ctrl_wrapper)                          2122.49    4319.58 r
  data arrival time                                                                  4319.58  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4319.58  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6962.51  

#### Path 456 ########################################################

  Startpoint: u_if_t_data6_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[116] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                        
  u_if_t_data6_reg[2]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data6_reg[2]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data6_reg[2]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[116] (ctrl_wrapper)                         2122.47    4313.56 r
  data arrival time                                                                  4313.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4313.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6968.53  

#### Path 457 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[30]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[220] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                              1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                              265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[30]/sclk0 (REG2CKSR)                                 0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[30]/qx (REG2CKSR)                                  131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[30]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[220] (ctrl_wrapper)                         2113.04    4304.13 r
  data arrival time                                                                  4304.13  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4304.13  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6977.96  

#### Path 458 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[8] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net (net)                              5                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[8] (BRAM18KV1)            2516.47    4713.56 r
  data arrival time                                                                                                         4713.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -459.00   11695.09  
  data required time                                                                                                       11695.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11695.09  
  data arrival time                                                                                                         4713.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               6981.53  

#### Path 459 ########################################################

  Startpoint: u_if_t_data3_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[142] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data3_reg[4]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[4]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[4]|qx_net (net)                                   5                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[142] (ctrl_wrapper)                         2097.47    4294.56 r
  data arrival time                                                                  4294.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4294.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6987.53  

#### Path 460 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[18]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[266] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                        
  u_FDMA_axi_araddr_reg[18]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[18]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[18]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[266] (ctrl_wrapper)                         2096.88    4293.97 r
  data arrival time                                                                  4293.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4293.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        6988.12  

#### Path 461 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                              Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                       0.00       0.00  
  clock source latency                                                                            0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/qx (REG2CKSR)                 131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net (net)            5                        
  carry_11_ADD_3/b (ADD_1BIT)                                                                  1367.47    3564.56 r
  carry_11_ADD_3/co (ADD_1BIT)                                                                  240.00    3804.56 r
  carry_11_ADD_3|co_net (net)                                                             2                        
  carry_11_ADD_4/ci (ADD_1BIT)                                                                    0.00    3804.56 r
  carry_11_ADD_4/co (ADD_1BIT)                                                                   90.00    3894.56 r
  carry_11_ADD_4|co_net (net)                                                             1                        
  carry_11_ADD_5/ci (ADD_1BIT)                                                                    0.00    3894.56 r
  carry_11_ADD_5/co (ADD_1BIT)                                                                   90.00    3984.56 r
  carry_11_ADD_5|co_net (net)                                                             1                        
  carry_11_ADD_6/ci (ADD_1BIT)                                                                    0.00    3984.56 r
  carry_11_ADD_6/co (ADD_1BIT)                                                                   90.00    4074.56 r
  carry_11_ADD_6|co_net (net)                                                             1                        
  carry_11_ADD_7/ci (ADD_1BIT)                                                                    0.00    4074.56 r
  carry_11_ADD_7/s (ADD_1BIT)                                                                   151.00    4225.56 r
  carry_11_ADD_7|s_net (net)                                                              1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/di (REG2CKSR)                 820.79    5046.35 r
  data arrival time                                                                                       5046.35  

  clock sys_clk (rise edge)                                                                   10000.00   10000.00  
  clock source latency                                                                            0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                            -28.00   12038.09  
  data required time                                                                                     12038.09  
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                     12038.09  
  data arrival time                                                                                       5046.35  
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             6991.74  

#### Path 462 ########################################################

  Startpoint: u_if_t_data6_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[51] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                        
  u_if_t_data6_reg[1]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data6_reg[1]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data6_reg[1]|qx_net (net)                                   8                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[51] (ctrl_wrapper)                          2088.28    4279.37 r
  data arrival time                                                                  4279.37  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4279.37  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7002.72  

#### Path 463 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[28]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[276] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                        
  u_FDMA_axi_araddr_reg[28]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[28]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[28]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[276] (ctrl_wrapper)                         2082.21    4279.30 r
  data arrival time                                                                  4279.30  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4279.30  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7002.79  

#### Path 464 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                          1795.09    1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                          265.00    2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                        
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                             0.00    2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                              131.00    2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                        26                        
  ii06118/f[2] (FG6X2)                                      1804.83    3995.92 r
  ii06118/xy (FG6X2)                                         200.00    4195.92 r
  ii06118|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[12]/di (REG2CKSR)                    831.73    5027.65 r
  data arrival time                                                    5027.65  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                        
  u_if_fdma_waddr_r_reg[12]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5027.65  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          7010.44  

#### Path 465 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                    Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00       0.00  
  clock source latency                                                                                  0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/qx (REG2CKSR)                 131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net (net)            3                        
  carry_10_6__ADD_0.notinv0/i (CFG_NOTINV)                                                           1030.80    3227.89 r
  carry_10_6__ADD_0.notinv0/o (CFG_NOTINV)                                                              0.00    3227.89 r
  carry_10_6__ADD_0.ainv (net)                                                                  1                        
  carry_10_6__ADD_0/a (ADD_1BIT)                                                                        0.00    3227.89 r
  carry_10_6__ADD_0/co (ADD_1BIT)                                                                     235.00    3462.89 r
  carry_10_6__ADD_0|co_net (net)                                                                1                        
  carry_10_6__ADD_1/ci (ADD_1BIT)                                                                       0.00    3462.89 r
  carry_10_6__ADD_1/co (ADD_1BIT)                                                                      90.00    3552.89 r
  carry_10_6__ADD_1|co_net (net)                                                                1                        
  carry_10_6__ADD_2/ci (ADD_1BIT)                                                                       0.00    3552.89 r
  carry_10_6__ADD_2/co (ADD_1BIT)                                                                      90.00    3642.89 r
  carry_10_6__ADD_2|co_net (net)                                                                1                        
  carry_10_6__ADD_3/ci (ADD_1BIT)                                                                       0.00    3642.89 r
  carry_10_6__ADD_3/co (ADD_1BIT)                                                                      90.00    3732.89 r
  carry_10_6__ADD_3|co_net (net)                                                                2                        
  C88R59_csi_logic/cskip4 (CARRY_SKIP_IN)                                                               0.00    3732.89 r
  C88R59_csi_logic/cin (CARRY_SKIP_IN)                                                                 47.00    3779.89 r
  C88R59_csi_logic|cin_net (net)                                                                1                        
  carry_10_6__ADD_8/ci (ADD_1BIT)                                                                       0.00    3779.89 r
  carry_10_6__ADD_8/co (ADD_1BIT)                                                                      90.00    3869.89 r
  carry_10_6__ADD_8|co_net (net)                                                                1                        
  carry_10_6__ADD_9/ci (ADD_1BIT)                                                                       0.00    3869.89 r
  carry_10_6__ADD_9/s (ADD_1BIT)                                                                      151.00    4020.89 r
  carry_10_6__ADD_9|s_net (net)                                                                 1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]/di (REG2CKSR)                 994.79    5015.68 r
  data arrival time                                                                                             5015.68  

  clock sys_clk (rise edge)                                                                         10000.00   10000.00  
  clock source latency                                                                                  0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1 (net)             2                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                  -28.00   12038.09  
  data required time                                                                                           12038.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           12038.09  
  data arrival time                                                                                             5015.68  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   7022.41  

#### Path 466 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[254] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                               1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                               265.00    2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                        
  u_FDMA_axi_araddr_reg[6]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_araddr_reg[6]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_araddr_reg[6]|qx_net (net)                              2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[254] (ctrl_wrapper)                         2060.88    4257.97 r
  data arrival time                                                                  4257.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4257.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7024.12  

#### Path 467 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[23]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[213] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                              1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                              265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[23]/sclk0 (REG2CKSR)                                 0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[23]/qx (REG2CKSR)                                  131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[23]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[213] (ctrl_wrapper)                         2064.69    4255.78 r
  data arrival time                                                                  4255.78  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4255.78  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7026.31  

#### Path 468 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                      1795.09    1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                      265.00    2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                        
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                         0.00    2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                          131.00    2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                        
  ii06127/f[0] (FG6X2)                                      2051.95    4243.04 r
  ii06127/xy (FG6X2)                                         280.00    4523.04 r
  ii06127|xy_net (net)                                 1                        
  u_if_fdma_waddr_r_reg[17]/di (REG2CKSR)                    486.73    5009.77 r
  data arrival time                                                    5009.77  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)                1801.09   11801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)                265.00   12066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                        
  u_if_fdma_waddr_r_reg[17]/sclk1 (REG2CKSR)                   0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    5009.77  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          7028.32  

#### Path 469 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[11]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[259] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                        
  u_FDMA_axi_araddr_reg[11]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[11]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[11]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[259] (ctrl_wrapper)                         2056.88    4253.97 r
  data arrival time                                                                  4253.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4253.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7028.12  

#### Path 470 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[4]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[194] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                               1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                               265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                               4                        
  u_FDMA_axi_awaddr_reg[4]/sclk0 (REG2CKSR)                                  0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[4]/qx (REG2CKSR)                                   131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[4]|qx_net (net)                              2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[194] (ctrl_wrapper)                         2061.39    4252.48 r
  data arrival time                                                                  4252.48  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4252.48  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7029.61  

#### Path 471 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                              Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                       0.00       0.00  
  clock source latency                                                                            0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/qx (REG2CKSR)                 131.00    2197.09 f
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net (net)            5                        
  carry_11_ADD_3/b (ADD_1BIT)                                                                  1367.47    3564.56 f
  carry_11_ADD_3/p (ADD_1BIT)                                                                    59.00    3623.56 f
  carry_11_ADD_3|p_net (net)                                                              1                        
  C82R62_and4_logic/a (AND4)                                                                      0.00    3623.56 f
  C82R62_and4_logic/o (AND4)                                                                    197.00    3820.56 f
  C82R62_and4_logic|o_net (net)                                                           2                        
  C82R62_cso_logic/plower4 (CARRY_SKIP_OUT)                                                       0.00    3820.56 f
  C82R62_cso_logic/p8outb (CARRY_SKIP_OUT)                                                      210.00    4030.56 f
  C82R62_cso_logic|p8outb_net (net)                                                       1                        
  C82R63_csi_logic/p07 (CARRY_SKIP_IN)                                                            0.00    4030.56 f
  C82R63_csi_logic/cin (CARRY_SKIP_IN)                                                           54.00    4084.56 f
  C82R63_csi_logic|cin_net (net)                                                          1                        
  carry_11_ADD_8/ci (ADD_1BIT)                                                                    0.00    4084.56 f
  carry_11_ADD_8/co (ADD_1BIT)                                                                   90.00    4174.56 f
  carry_11_ADD_8|co_net (net)                                                             1                        
  carry_11_ADD_9/ci (ADD_1BIT)                                                                    0.00    4174.56 f
  carry_11_ADD_9/co (ADD_1BIT)                                                                   90.00    4264.56 f
  carry_11_ADD_9|co_net (net)                                                             1                        
  carry_11_ADD_10/ci (ADD_1BIT)                                                                   0.00    4264.56 f
  carry_11_ADD_10/s (ADD_1BIT)                                                                  151.00    4415.56 f
  carry_11_ADD_10|s_net (net)                                                             1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg/di (REG2CKSR)                     589.79    5005.35 f
  data arrival time                                                                                       5005.35  

  clock sys_clk (rise edge)                                                                   10000.00   10000.00  
  clock source latency                                                                            0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sclk1 (net)                 1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                                                            -28.00   12038.09  
  data required time                                                                                     12038.09  
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                     12038.09  
  data arrival time                                                                                       5005.35  
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             7032.74  

#### Path 472 ########################################################

  Startpoint: u_if_t_data1_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[92] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                        
  u_if_t_data1_reg[2]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data1_reg[2]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data1_reg[2]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[92] (ctrl_wrapper)                          2045.47    4242.56 r
  data arrival time                                                                  4242.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4242.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7039.53  

#### Path 473 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[9] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                           1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                           265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                           6                        
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                                                                              0.00    2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                                                                               131.00    2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                                                                          7                        
  C80R65emb5k_misc_1_u9_b_mux/i0 (EMBMUX5S4)                                                                     2232.47    4429.56 r
  C80R65emb5k_misc_1_u9_b_mux/o (EMBMUX5S4)                                                                       100.00    4529.56 r
  net_C80R65_c1r1_db_9 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[9] (BRAM18KV1)               0.00    4529.56 r
  data arrival time                                                                                                         4529.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         4529.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               7063.53  

#### Path 474 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[21] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net (net)                                                            3                        
  ii06323/f[3] (FG6X2)                                                                                      1631.41    4707.50 r
  ii06323/xy (FG6X2)                                                                                         180.00    4887.50 r
  ii06323|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]/di (REG2CKSR)                  83.92    4971.42 r
  data arrival time                                                                                                    4971.42  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1 (net)             3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    4971.42  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          7066.67  

#### Path 475 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[111] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                    1795.09    1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                    265.00    2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                        
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                                       0.00    2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                                        131.00    2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                                   8                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[111] (ctrl_wrapper)                         2022.49    4213.58 r
  data arrival time                                                                  4213.58  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4213.58  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7068.51  

#### Path 476 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                          Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00       0.00  
  clock source latency                                                                                        0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                             1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                  23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                       0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[28] (ctrl_wrapper)                                                           1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net (net)                                                           3                        
  ii06339/f[5] (FG6X2)                                                                                     1685.68    4761.77 r
  ii06339/xy (FG6X2)                                                                                        120.00    4881.77 r
  ii06339|xy_net (net)                                                                                2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]/di (REG2CKSR)                 81.92    4963.69 r
  data arrival time                                                                                                   4963.69  

  clock sys_clk (rise edge)                                                                               10000.00   10000.00  
  clock source latency                                                                                        0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/clk (LBUF)                    1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/sclk (LBUF)                    265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1 (net)                    3                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]/sclk1 (REG2CKSR)               0.00   12066.09 r
  library setup time                                                                                        -28.00   12038.09  
  data required time                                                                                                 12038.09  
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 12038.09  
  data arrival time                                                                                                   4963.69  
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         7074.40  

#### Path 477 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[190] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                               1795.09    1795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                               265.00    2060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                               5                        
  u_FDMA_axi_awaddr_reg[0]/sclk0 (REG2CKSR)                                  0.00    2060.09 r
  u_FDMA_axi_awaddr_reg[0]/qx (REG2CKSR)                                   131.00    2191.09 r
  u_FDMA_axi_awaddr_reg[0]|qx_net (net)                              3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[190] (ctrl_wrapper)                         2011.47    4202.56 r
  data arrival time                                                                  4202.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4202.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7079.53  

#### Path 478 ########################################################

  Startpoint: u_if_t_data7_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[112] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                    2                        
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data7_reg[6]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data7_reg[6]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[112] (ctrl_wrapper)                         2002.95    4200.04 r
  data arrival time                                                                  4200.04  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4200.04  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7082.05  

#### Path 479 ########################################################

  Startpoint: u_if_t_data3_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[80] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                        
  u_if_t_data3_reg[6]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[6]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[6]|qx_net (net)                                   4                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[80] (ctrl_wrapper)                          2001.47    4198.56 r
  data arrival time                                                                  4198.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4198.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7083.53  

#### Path 480 ########################################################

  Startpoint: u_if_t_data4_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[66] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data4_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data4_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data4_reg[0]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[66] (ctrl_wrapper)                          1993.16    4190.25 r
  data arrival time                                                                  4190.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4190.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7091.84  

#### Path 481 ########################################################

  Startpoint: u_if_t_data8_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[7] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                           1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                           265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                           6                        
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                                                                              0.00    2066.09 r
  u_if_t_data8_reg[4]/qx (REG2CKSR)                                                                               131.00    2197.09 r
  u_if_t_data8_reg[4]|qx_net (net)                                                                          8                        
  C80R65emb5k_misc_1_u7_b_mux/i0 (EMBMUX5S4)                                                                     2198.47    4395.56 r
  C80R65emb5k_misc_1_u7_b_mux/o (EMBMUX5S4)                                                                       100.00    4495.56 r
  net_C80R65_c1r1_db_7 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[7] (BRAM18KV1)               0.00    4495.56 r
  data arrival time                                                                                                         4495.56  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         4495.56  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               7097.53  

#### Path 482 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                              Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                       0.00       0.00  
  clock source latency                                                                            0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)             1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)             265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/qx (REG2CKSR)                 131.00    2197.09 f
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net (net)            5                        
  carry_11_ADD_3/b (ADD_1BIT)                                                                  1367.47    3564.56 f
  carry_11_ADD_3/p (ADD_1BIT)                                                                    59.00    3623.56 f
  carry_11_ADD_3|p_net (net)                                                              1                        
  C82R62_and4_logic/a (AND4)                                                                      0.00    3623.56 f
  C82R62_and4_logic/o (AND4)                                                                    197.00    3820.56 f
  C82R62_and4_logic|o_net (net)                                                           2                        
  C82R62_cso_logic/plower4 (CARRY_SKIP_OUT)                                                       0.00    3820.56 f
  C82R62_cso_logic/p8outb (CARRY_SKIP_OUT)                                                      210.00    4030.56 f
  C82R62_cso_logic|p8outb_net (net)                                                       1                        
  C82R63_csi_logic/p07 (CARRY_SKIP_IN)                                                            0.00    4030.56 f
  C82R63_csi_logic/cin (CARRY_SKIP_IN)                                                           54.00    4084.56 f
  C82R63_csi_logic|cin_net (net)                                                          1                        
  carry_11_ADD_8/ci (ADD_1BIT)                                                                    0.00    4084.56 f
  carry_11_ADD_8/co (ADD_1BIT)                                                                   90.00    4174.56 f
  carry_11_ADD_8|co_net (net)                                                             1                        
  carry_11_ADD_9/ci (ADD_1BIT)                                                                    0.00    4174.56 f
  carry_11_ADD_9/s (ADD_1BIT)                                                                   151.00    4325.56 f
  carry_11_ADD_9|s_net (net)                                                              1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/di (REG2CKSR)                 604.79    4930.35 f
  data arrival time                                                                                       4930.35  

  clock sys_clk (rise edge)                                                                   10000.00   10000.00  
  clock source latency                                                                            0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/clk (LBUF)             1795.09   11795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/sclk (LBUF)             265.00   12060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1 (net)             1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (REG2CKSR)                0.00   12060.09 r
  library setup time                                                                            -28.00   12032.09  
  data required time                                                                                     12032.09  
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                     12032.09  
  data arrival time                                                                                       4930.35  
  ----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             7101.74  

#### Path 483 ########################################################

  Startpoint: u_if_t_data3_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[78] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                        
  u_if_t_data3_reg[4]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[4]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[4]|qx_net (net)                                   5                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[78] (ctrl_wrapper)                          1981.47    4178.56 r
  data arrival time                                                                  4178.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4178.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7103.53  

#### Path 484 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[21]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[269] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                        
  u_FDMA_axi_araddr_reg[21]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_araddr_reg[21]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_araddr_reg[21]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[269] (ctrl_wrapper)                         1980.88    4177.97 r
  data arrival time                                                                  4177.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4177.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7104.12  

#### Path 485 ########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                    0.00       0.00  
  clock source latency                                                                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)                                              1899.09    1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                                                   23.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)                                                 1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                                                        0.00    1922.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[27] (ctrl_wrapper)                                                            1154.00    3076.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net (net)                                                            3                        
  ii06337/f[1] (FG6X2)                                                                                      1510.41    4586.50 r
  ii06337/xy (FG6X2)                                                                                         260.00    4846.50 r
  ii06337|xy_net (net)                                                                                 2                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]/di (REG2CKSR)                  83.92    4930.42 r
  data arrival time                                                                                                    4930.42  

  clock sys_clk (rise edge)                                                                                10000.00   10000.00  
  clock source latency                                                                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1/clk (LBUF)             1801.09   11801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1/sclk (LBUF)             265.00   12066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1 (net)             4                        
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]/sclk1 (REG2CKSR)                0.00   12066.09 r
  library setup time                                                                                         -28.00   12038.09  
  data required time                                                                                                  12038.09  
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  12038.09  
  data arrival time                                                                                                    4930.42  
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          7107.67  

#### Path 486 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r3_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                               Fanout       Incr       Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00       0.00  
  clock source latency                                                                                             0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                   1801.09    1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                   265.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                      0.00    2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                       131.00    2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r3_web (BRAM18KV1)             2434.47    4631.56 r
  data arrival time                                                                                                        4631.56  

  clock sys_clk (rise edge)                                                                                    10000.00   10000.00  
  clock source latency                                                                                             0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r3_clkb (BRAM18KV1)            2154.09   12154.09 r
  library setup time                                                                                            -411.00   11743.09  
  data required time                                                                                                      11743.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      11743.09  
  data arrival time                                                                                                        4631.56  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              7111.53  

#### Path 487 ########################################################

  Startpoint: u_if_t_data1_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[91] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                        
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data1_reg[1]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data1_reg[1]|qx_net (net)                                   8                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[91] (ctrl_wrapper)                          1973.16    4170.25 r
  data arrival time                                                                  4170.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4170.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7111.84  

#### Path 488 ########################################################

  Startpoint: u_FDMA_axi_awvalid_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[164] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awvalid_reg.lbuf0/clk (LBUF)                                 1795.09    1795.09 r
  u_FDMA_axi_awvalid_reg.lbuf0/sclk (LBUF)                                 265.00    2060.09 r
  u_FDMA_axi_awvalid_reg.sclk1 (net)                                 1                        
  u_FDMA_axi_awvalid_reg/sclk0 (REG2CKSR)                                    0.00    2060.09 r
  u_FDMA_axi_awvalid_reg/qx (REG2CKSR)                                     131.00    2191.09 r
  u_FDMA_axi_awvalid_reg|qx_net (net)                                2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[164] (ctrl_wrapper)                         1963.20    4154.29 r
  data arrival time                                                                  4154.29  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4154.29  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7127.80  

#### Path 489 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[256] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                        
  u_FDMA_axi_araddr_reg[8]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_araddr_reg[8]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_araddr_reg[8]|qx_net (net)                              2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[256] (ctrl_wrapper)                         1953.69    4150.78 r
  data arrival time                                                                  4150.78  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4150.78  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7131.31  

#### Path 490 ########################################################

  Startpoint: u_FDMA_axi_arvalid_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[222] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_arvalid_reg.lbuf1/clk (LBUF)                                 1801.09    1801.09 r
  u_FDMA_axi_arvalid_reg.lbuf1/sclk (LBUF)                                 265.00    2066.09 r
  u_FDMA_axi_arvalid_reg.sclk1 (net)                                 1                        
  u_FDMA_axi_arvalid_reg/sclk1 (REG2CKSR)                                    0.00    2066.09 r
  u_FDMA_axi_arvalid_reg/qx (REG2CKSR)                                     131.00    2197.09 r
  u_FDMA_axi_arvalid_reg|qx_net (net)                                2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[222] (ctrl_wrapper)                         1953.20    4150.29 r
  data arrival time                                                                  4150.29  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4150.29  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7131.80  

#### Path 491 ########################################################

  Startpoint: u_if_t_data4_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[130] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data4_reg[0]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data4_reg[0]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data4_reg[0]|qx_net (net)                                   9                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[130] (ctrl_wrapper)                         1948.16    4145.25 r
  data arrival time                                                                  4145.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4145.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7136.84  

#### Path 492 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[249] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                        
  u_FDMA_axi_araddr_reg[1]/sclk1 (REG2CKSR)                                  0.00    2066.09 r
  u_FDMA_axi_araddr_reg[1]/qx (REG2CKSR)                                   131.00    2197.09 r
  u_FDMA_axi_araddr_reg[1]|qx_net (net)                              3                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[249] (ctrl_wrapper)                         1946.47    4143.56 r
  data arrival time                                                                  4143.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4143.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7138.53  

#### Path 493 ########################################################

  Startpoint: u_if_t_data8_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[5] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                           1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                           265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                           6                        
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                                                                              0.00    2066.09 r
  u_if_t_data8_reg[2]/qx (REG2CKSR)                                                                               131.00    2197.09 r
  u_if_t_data8_reg[2]|qx_net (net)                                                                         10                        
  C80R65emb5k_misc_1_u5_b_mux/i0 (EMBMUX5S4)                                                                     2153.84    4350.93 r
  C80R65emb5k_misc_1_u5_b_mux/o (EMBMUX5S4)                                                                       100.00    4450.93 r
  net_C80R65_c1r1_db_5 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[5] (BRAM18KV1)               0.00    4450.93 r
  data arrival time                                                                                                         4450.93  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         4450.93  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               7142.16  

#### Path 494 ########################################################

  Startpoint: u_if_t_data5_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[59] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                        
  u_if_t_data5_reg[1]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data5_reg[1]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data5_reg[1]|qx_net (net)                                   8                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[59] (ctrl_wrapper)                          1942.16    4139.25 r
  data arrival time                                                                  4139.25  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4139.25  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7142.84  

#### Path 495 ########################################################

  Startpoint: u_FDMA_axi_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                    1801.09    1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                    265.00    2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                        
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)                0.00    2066.09 r
  u_FDMA_axi_rstart_locked_reg/qx (REG2CKSR)                 131.00    2197.09 r
  u_FDMA_axi_rstart_locked_reg|qx_net (net)           14                        
  ii06033/f[3] (FG6X2)                                      1329.95    3527.04 r
  ii06033/xy (FG6X2)                                         180.00    3707.04 r
  ii06033|xy_net (net)                                 1                        
  u_FDMA_rburst_cnt_reg[1]/di (REG2CKSR)                    1188.73    4895.77 r
  data arrival time                                                    4895.77  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                 1801.09   11801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                 265.00   12066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                        
  u_FDMA_rburst_cnt_reg[1]/sclk1 (REG2CKSR)                    0.00   12066.09 r
  library setup time                                         -28.00   12038.09  
  data required time                                                  12038.09  
  -----------------------------------------------------------------------------------
  data required time                                                  12038.09  
  data arrival time                                                    4895.77  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          7142.32  

#### Path 496 ########################################################

  Startpoint: u_if_t_data3_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[144] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                        
  u_if_t_data3_reg[6]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data3_reg[6]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data3_reg[6]|qx_net (net)                                   4                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[144] (ctrl_wrapper)                         1941.47    4138.56 r
  data arrival time                                                                  4138.56  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4138.56  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7143.53  

#### Path 497 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[16]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[206] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                              1801.09    1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                              265.00    2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                        
  u_FDMA_axi_awaddr_reg[16]/sclk1 (REG2CKSR)                                 0.00    2066.09 r
  u_FDMA_axi_awaddr_reg[16]/qx (REG2CKSR)                                  131.00    2197.09 r
  u_FDMA_axi_awaddr_reg[16]|qx_net (net)                             2                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[206] (ctrl_wrapper)                         1940.88    4137.97 r
  data arrival time                                                                  4137.97  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4137.97  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7144.12  

#### Path 498 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[21].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                           Fanout       Incr       Path  
  -----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00       0.00  
  clock source latency                                         0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                   1801.09    1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                   265.00    2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                        
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                      0.00    2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                       131.00    2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                        
  ii06119/f[2] (FG6X2)                                      1387.92    3585.01 r
  ii06119/xy (FG6X2)                                         200.00    3785.01 r
  ii06119|xy_net (net)                                 9                        
  u_if_fdma_waddr_r_reg[21].lbuf0/en (LBUF)                  758.12    4543.13 r
  data arrival time                                                    4543.13  

  clock sys_clk (rise edge)                                10000.00   10000.00  
  clock source latency                                         0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                        
  u_if_fdma_waddr_r_reg[21].lbuf0/clk (LBUF)                1795.09   11795.09 r
  library setup time                                        -107.00   11688.09  
  data required time                                                  11688.09  
  -----------------------------------------------------------------------------------
  data required time                                                  11688.09  
  data arrival time                                                    4543.13  
  -----------------------------------------------------------------------------------
  slack (MET)                                                          7144.96  

#### Path 499 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[104] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                         Fanout       Incr       Path  
  -------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                  0.00       0.00  
  clock source latency                                                       0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                    1801.09    1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                    265.00    2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                        
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                                       0.00    2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                                        131.00    2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                                   7                        
  u_ddr_v1_u_inst_u_ddrc/i_p1[104] (ctrl_wrapper)                         1938.77    4135.86 r
  data arrival time                                                                  4135.86  

  clock sys_clk (rise edge)                                              10000.00   10000.00  
  clock source latency                                                       0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                             0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                        
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)            1899.09   11899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                 23.00   11922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                        
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                      0.00   11922.09 r
  library setup time                                                      -640.00   11282.09  
  data required time                                                                11282.09  
  -------------------------------------------------------------------------------------------------
  data required time                                                                11282.09  
  data arrival time                                                                  4135.86  
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                        7146.23  

#### Path 500 ########################################################

  Startpoint: u_if_t_data8_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[4] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max
  Cycle D-value: T

  Point                                                                                                Fanout       Incr       Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00       0.00  
  clock source latency                                                                                              0.00       0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00       0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                                           1795.09    1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                                           265.00    2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                                           3                        
  u_if_t_data8_reg[1]/sclk0 (REG2CKSR)                                                                              0.00    2060.09 r
  u_if_t_data8_reg[1]/qx (REG2CKSR)                                                                               131.00    2191.09 r
  u_if_t_data8_reg[1]|qx_net (net)                                                                         11                        
  C80R65emb5k_misc_1_u4_b_mux/i0 (EMBMUX5S4)                                                                     2152.16    4343.25 r
  C80R65emb5k_misc_1_u4_b_mux/o (EMBMUX5S4)                                                                       100.00    4443.25 r
  net_C80R65_c1r1_db_4 (net)                                                                                1                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[4] (BRAM18KV1)               0.00    4443.25 r
  data arrival time                                                                                                         4443.25  

  clock sys_clk (rise edge)                                                                                     10000.00   10000.00  
  clock source latency                                                                                              0.00   10000.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00   10000.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                        
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   12154.09 r
  library setup time                                                                                             -561.00   11593.09  
  data required time                                                                                                       11593.09  
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       11593.09  
  data arrival time                                                                                                         4443.25  
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               7149.84  
1
****************************************

                  Clock hold                   

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 11 
	 from clock domain clk_ddr 
****************************************

#### Path 1 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  ii05547/f[5] (FG6X2)                                                    271.47   2468.56 r
  ii05547/xy (FG6X2)                                                      120.00   2588.56 r
  ii05547|xy_net (net)                                               1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/di (REG2CKSR)                 76.40   2664.96 r
  data arrival time                                                                2664.96  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                2664.96  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                       593.87  

#### Path 2 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rstn_flag_reg/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rstn_flag_reg/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                   Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                           0.00      0.00  
  clock source latency                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)             4                      
  clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg.sclk1 (net)             1                      
  clk_rst_manage_ins_ddr_rstn_flag_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net (net)            4                      
  ii05569/f[1] (FG6X2)                                              525.88   2722.97 r
  ii05569/xy (FG6X2)                                                260.00   2982.97 r
  ii05569|xy_net (net)                                         1                      
  clk_rst_manage_ins_ddr_rstn_flag_reg/di (REG2CKSR)                345.45   3328.42 r
  data arrival time                                                          3328.42  

  clock clk_ddr (rise edge)                                           0.00      0.00  
  clock source latency                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)             4                      
  clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rstn_flag_reg.sclk1 (net)             1                      
  clk_rst_manage_ins_ddr_rstn_flag_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                   5.00   2071.09  
  data required time                                                         2071.09  
  -----------------------------------------------------------------------------------------
  data required time                                                         2071.09  
  data arrival time                                                          3328.42  
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                1257.33  

#### Path 3 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/en (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net (net)            3                      
  ii05549/f[4] (FG6X2)                                                    265.88   2462.97 r
  ii05549/xy (FG6X2)                                                      130.00   2592.97 r
  ii05549|xy_net (net)                                               1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/en (LBUF)              467.12   3060.09 r
  data arrival time                                                                3060.09  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  library hold time                                                       -74.00   1727.09  
  data required time                                                               1727.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               1727.09  
  data arrival time                                                                3060.09  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1333.00  

#### Path 4 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net (net)            3                      
  carry_8_1__ADD_4/b (ADD_1BIT)                                           657.88   2854.97 r
  carry_8_1__ADD_4/s (ADD_1BIT)                                           183.00   3037.97 r
  carry_8_1__ADD_4|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/di (REG2CKSR)                599.79   3637.76 r
  data arrival time                                                                3637.76  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3637.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1566.67  

#### Path 5 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  carry_8_1__ADD_0.notinv0/i (CFG_NOTINV)                                 365.80   2562.89 r
  carry_8_1__ADD_0.notinv0/o (CFG_NOTINV)                                   0.00   2562.89 r
  carry_8_1__ADD_0.ainv (net)                                        1                      
  carry_8_1__ADD_0/a (ADD_1BIT)                                             0.00   2562.89 r
  carry_8_1__ADD_0/co (ADD_1BIT)                                          235.00   2797.89 r
  carry_8_1__ADD_0|co_net (net)                                      1                      
  carry_8_1__ADD_1/ci (ADD_1BIT)                                            0.00   2797.89 r
  carry_8_1__ADD_1/co (ADD_1BIT)                                           90.00   2887.89 r
  carry_8_1__ADD_1|co_net (net)                                      1                      
  carry_8_1__ADD_2/ci (ADD_1BIT)                                            0.00   2887.89 r
  carry_8_1__ADD_2/s (ADD_1BIT)                                           151.00   3038.89 r
  carry_8_1__ADD_2|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/di (REG2CKSR)                604.79   3643.68 r
  data arrival time                                                                3643.68  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3643.68  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1572.59  

#### Path 6 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  carry_8_1__ADD_0.notinv0/i (CFG_NOTINV)                                 365.80   2562.89 r
  carry_8_1__ADD_0.notinv0/o (CFG_NOTINV)                                   0.00   2562.89 r
  carry_8_1__ADD_0.ainv (net)                                        1                      
  carry_8_1__ADD_0/a (ADD_1BIT)                                             0.00   2562.89 r
  carry_8_1__ADD_0/co (ADD_1BIT)                                          235.00   2797.89 r
  carry_8_1__ADD_0|co_net (net)                                      1                      
  carry_8_1__ADD_1/ci (ADD_1BIT)                                            0.00   2797.89 r
  carry_8_1__ADD_1/s (ADD_1BIT)                                           151.00   2948.89 r
  carry_8_1__ADD_1|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/di (REG2CKSR)                829.79   3778.68 r
  data arrival time                                                                3778.68  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3778.68  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1707.59  

#### Path 7 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net (net)            3                      
  carry_8_1__ADD_7/b (ADD_1BIT)                                           661.47   2858.56 r
  carry_8_1__ADD_7/s (ADD_1BIT)                                           183.00   3041.56 r
  carry_8_1__ADD_7|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/di (REG2CKSR)                778.76   3820.32 r
  data arrival time                                                                3820.32  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3820.32  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1749.23  

#### Path 8 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net (net)            3                      
  carry_8_1__ADD_4/b (ADD_1BIT)                                           657.88   2854.97 r
  carry_8_1__ADD_4/co (ADD_1BIT)                                          240.00   3094.97 r
  carry_8_1__ADD_4|co_net (net)                                      1                      
  carry_8_1__ADD_5/ci (ADD_1BIT)                                            0.00   3094.97 r
  carry_8_1__ADD_5/s (ADD_1BIT)                                           151.00   3245.97 r
  carry_8_1__ADD_5|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/di (REG2CKSR)                599.79   3845.76 r
  data arrival time                                                                3845.76  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3845.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1774.67  

#### Path 9 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  carry_8_1__ADD_0.notinv0/i (CFG_NOTINV)                                 365.80   2562.89 r
  carry_8_1__ADD_0.notinv0/o (CFG_NOTINV)                                   0.00   2562.89 r
  carry_8_1__ADD_0.ainv (net)                                        1                      
  carry_8_1__ADD_0/a (ADD_1BIT)                                             0.00   2562.89 r
  carry_8_1__ADD_0/co (ADD_1BIT)                                          235.00   2797.89 r
  carry_8_1__ADD_0|co_net (net)                                      1                      
  carry_8_1__ADD_1/ci (ADD_1BIT)                                            0.00   2797.89 r
  carry_8_1__ADD_1/co (ADD_1BIT)                                           90.00   2887.89 r
  carry_8_1__ADD_1|co_net (net)                                      1                      
  carry_8_1__ADD_2/ci (ADD_1BIT)                                            0.00   2887.89 r
  carry_8_1__ADD_2/co (ADD_1BIT)                                           90.00   2977.89 r
  carry_8_1__ADD_2|co_net (net)                                      1                      
  carry_8_1__ADD_3/ci (ADD_1BIT)                                            0.00   2977.89 r
  carry_8_1__ADD_3/s (ADD_1BIT)                                           151.00   3128.89 r
  carry_8_1__ADD_3|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]/di (REG2CKSR)                860.79   3989.68 r
  data arrival time                                                                3989.68  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3989.68  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1918.59  

#### Path 10 #########################################################

  Startpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net (net)            3                      
  carry_8_1__ADD_4/b (ADD_1BIT)                                           657.88   2854.97 r
  carry_8_1__ADD_4/co (ADD_1BIT)                                          240.00   3094.97 r
  carry_8_1__ADD_4|co_net (net)                                      1                      
  carry_8_1__ADD_5/ci (ADD_1BIT)                                            0.00   3094.97 r
  carry_8_1__ADD_5/co (ADD_1BIT)                                           90.00   3184.97 r
  carry_8_1__ADD_5|co_net (net)                                      1                      
  carry_8_1__ADD_6/ci (ADD_1BIT)                                            0.00   3184.97 r
  carry_8_1__ADD_6/s (ADD_1BIT)                                           151.00   3335.97 r
  carry_8_1__ADD_6|s_net (net)                                       1                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/di (REG2CKSR)                834.79   4170.76 r
  data arrival time                                                                4170.76  

  clock clk_ddr (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)                   4                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                4170.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2099.67  

#### Path 11 #########################################################

  Startpoint: u_ddr_v1_u_inst_u_ddrc/mc_clk (rising edge-triggered flip-flop clocked by clk_ddr)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[17] (rising edge-triggered flip-flop clocked by clk_ddr)
  Path Group: clk_ddr
  Path Type: min

  Point                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------
  clock clk_ddr (rise edge)                                        0.00      0.00  
  clock source latency                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)          4                      
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk_ug (DDR_CRG_CORE)           1906.09   1906.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk (DDR_CRG_CORE)                 1.00   1907.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net (net)               2                      
  u_ddr_v1_u_inst_u_ddrc/mc_clk (ctrl_wrapper)                     0.00   1907.09 r
  u_ddr_v1_u_inst_u_ddrc/o_p1[0] (ctrl_wrapper)                 1973.00   3880.09 r
  u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net (net)                  5                      
  ii05342/f[1] (FG6X2)                                          1930.68   5810.77 r
  ii05342/xy (FG6X2)                                             260.00   6070.77 r
  ii05342|xy_net (net)                                      2                      
  ii05343/f[5] (LRAM64)                                          867.92   6938.69 r
  ii05343/xy (LRAM64)                                            120.00   7058.69 r
  ii05343|xy_net (net)                                      2                      
  ii05344/f[5] (FG6X2)                                           670.40   7729.09 r
  ii05344/xy (FG6X2)                                             120.00   7849.09 r
  ii05344|xy_net (net)                                      1                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[17] (ctrl_wrapper)                2070.12   9919.21 r
  data arrival time                                                       9919.21  

  clock clk_ddr (rise edge)                                        0.00      0.00  
  clock source latency                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO3 (PLLV1)                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO3_net (net)          4                      
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk_ug (DDR_CRG_CORE)           1906.09   1906.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/mc_clk (DDR_CRG_CORE)                 1.00   1907.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net (net)               2                      
  u_ddr_v1_u_inst_u_ddrc/mc_clk (ctrl_wrapper)                     0.00   1907.09 r
  library hold time                                              499.00   2406.09  
  data required time                                                      2406.09  
  --------------------------------------------------------------------------------------
  data required time                                                      2406.09  
  data arrival time                                                       9919.21  
  --------------------------------------------------------------------------------------
  slack (MET)                                                             7513.12  

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 10 
	 from clock domain clk_ddr_cfg 
****************************************

#### Path 1 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  ii05524/f[5] (FG6X2)                                                        271.47   2468.56 r
  ii05524/xy (FG6X2)                                                          120.00   2588.56 r
  ii05524|xy_net (net)                                                   1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/di (REG2CKSR)                 78.40   2666.96 r
  data arrival time                                                                    2666.96  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    2666.96  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                           595.87  

#### Path 2 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rstn_flag_reg/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net (net)            3                      
  ii05546/f[3] (FG6X2)                                                        552.87   2749.96 r
  ii05546/xy (FG6X2)                                                          180.00   2929.96 r
  ii05546|xy_net (net)                                                   1                      
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg/di (REG2CKSR)                       78.40   3008.36 r
  data arrival time                                                                    3008.36  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sclk1 (net)                   1                      
  clk_rst_manage_ins_ddr_cfg_rstn_flag_reg/sclk1 (REG2CKSR)                     0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    3008.36  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                           937.27  

#### Path 3 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/en (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net (net)            3                      
  ii05526/f[5] (FG6X2)                                                        265.88   2462.97 r
  ii05526/xy (FG6X2)                                                          120.00   2582.97 r
  ii05526|xy_net (net)                                                   1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/en (LBUF)              207.12   2790.09 r
  data arrival time                                                                    2790.09  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  library hold time                                                           -74.00   1727.09  
  data required time                                                                   1727.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   1727.09  
  data arrival time                                                                    2790.09  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1063.00  

#### Path 4 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net (net)            3                      
  carry_8_0__ADD_5/b (ADD_1BIT)                                               857.47   3054.56 r
  carry_8_0__ADD_5/s (ADD_1BIT)                                               183.00   3237.56 r
  carry_8_0__ADD_5|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/di (REG2CKSR)                448.76   3686.32 r
  data arrival time                                                                    3686.32  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    3686.32  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1615.23  

#### Path 5 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net (net)            3                      
  carry_8_0__ADD_3/b (ADD_1BIT)                                               676.87   2873.96 r
  carry_8_0__ADD_3/s (ADD_1BIT)                                               183.00   3056.96 r
  carry_8_0__ADD_3|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/di (REG2CKSR)                629.79   3686.75 r
  data arrival time                                                                    3686.75  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    3686.75  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1615.66  

#### Path 6 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net (net)            3                      
  carry_8_0__ADD_3/b (ADD_1BIT)                                               676.87   2873.96 r
  carry_8_0__ADD_3/co (ADD_1BIT)                                              240.00   3113.96 r
  carry_8_0__ADD_3|co_net (net)                                          1                      
  carry_8_0__ADD_4/ci (ADD_1BIT)                                                0.00   3113.96 r
  carry_8_0__ADD_4/s (ADD_1BIT)                                               151.00   3264.96 r
  carry_8_0__ADD_4|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/di (REG2CKSR)                634.79   3899.75 r
  data arrival time                                                                    3899.75  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    3899.75  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1828.66  

#### Path 7 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net (net)            3                      
  carry_8_0__ADD_7/b (ADD_1BIT)                                               682.87   2879.96 r
  carry_8_0__ADD_7/s (ADD_1BIT)                                               183.00   3062.96 r
  carry_8_0__ADD_7|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/di (REG2CKSR)                894.79   3957.75 r
  data arrival time                                                                    3957.75  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    3957.75  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1886.66  

#### Path 8 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net (net)            3                      
  carry_8_0__ADD_2/b (ADD_1BIT)                                              1073.88   3270.97 r
  carry_8_0__ADD_2/s (ADD_1BIT)                                               183.00   3453.97 r
  carry_8_0__ADD_2|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/di (REG2CKSR)                634.79   4088.76 r
  data arrival time                                                                    4088.76  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    4088.76  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2017.67  

#### Path 9 ##########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net (net)            2                      
  carry_8_0__ADD_1/b (ADD_1BIT)                                               955.88   3152.97 r
  carry_8_0__ADD_1/s (ADD_1BIT)                                               183.00   3335.97 r
  carry_8_0__ADD_1|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/di (REG2CKSR)                889.79   4225.76 r
  data arrival time                                                                    4225.76  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    4225.76  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2154.67  

#### Path 10 #########################################################

  Startpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Endpoint: clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by clk_ddr_cfg)
  Path Group: clk_ddr_cfg
  Path Type: min

  Point                                                             Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------
  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net (net)            3                      
  carry_8_0__ADD_3/b (ADD_1BIT)                                               676.87   2873.96 r
  carry_8_0__ADD_3/co (ADD_1BIT)                                              240.00   3113.96 r
  carry_8_0__ADD_3|co_net (net)                                          1                      
  carry_8_0__ADD_4/ci (ADD_1BIT)                                                0.00   3113.96 r
  carry_8_0__ADD_4/co (ADD_1BIT)                                               90.00   3203.96 r
  carry_8_0__ADD_4|co_net (net)                                          1                      
  carry_8_0__ADD_5/ci (ADD_1BIT)                                                0.00   3203.96 r
  carry_8_0__ADD_5/co (ADD_1BIT)                                               90.00   3293.96 r
  carry_8_0__ADD_5|co_net (net)                                          1                      
  carry_8_0__ADD_6/ci (ADD_1BIT)                                                0.00   3293.96 r
  carry_8_0__ADD_6/s (ADD_1BIT)                                               151.00   3444.96 r
  carry_8_0__ADD_6|s_net (net)                                           1                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]/di (REG2CKSR)                921.79   4366.75 r
  data arrival time                                                                    4366.75  

  clock clk_ddr_cfg (rise edge)                                                 0.00      0.00  
  clock source latency                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO4 (PLLV1)                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO4_net (net)                       4                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1 (net)             8                      
  clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                             5.00   2071.09  
  data required time                                                                   2071.09  
  ---------------------------------------------------------------------------------------------------
  data required time                                                                   2071.09  
  data arrival time                                                                    4366.75  
  ---------------------------------------------------------------------------------------------------
  slack (MET)                                                                          2295.66  

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 500 
	 from clock domain sys_clk 
****************************************

#### Path 1 ##########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                         Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1 (net)                   4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]/sclk1 (REG2CKSR)              0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]/qx (REG2CKSR)               131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net (net)           1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg/di (REG2CKSR)                      340.72   2537.81 r
  data arrival time                                                                                                2537.81  

  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1 (net)                   4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg/sclk1 (REG2CKSR)                     0.00   2066.09 r
  library hold time                                                                                         5.00   2071.09  
  data required time                                                                                               2071.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2071.09  
  data arrival time                                                                                                2537.81  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       466.72  

#### Path 2 ##########################################################

  Startpoint: u_FDMA_axi_wstart_locked_r1_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wstart_locked_r2_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                              Fanout      Incr      Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_FDMA_axi_wstart_locked_r1_reg.sclk1 (net)             1                      
  u_FDMA_axi_wstart_locked_r1_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_FDMA_axi_wstart_locked_r1_reg/qx (REG2CKSR)                131.00   2191.09 r
  u_FDMA_axi_wstart_locked_r1_reg|qx_net (net)            3                      
  u_FDMA_axi_wstart_locked_r2_reg/di (REG2CKSR)                447.17   2638.26 r
  data arrival time                                                     2638.26  

  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_wstart_locked_r2_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_axi_wstart_locked_r2_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_axi_wstart_locked_r2_reg.sclk1 (net)             1                      
  u_FDMA_axi_wstart_locked_r2_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                              5.00   2071.09  
  data required time                                                    2071.09  
  ------------------------------------------------------------------------------------
  data required time                                                    2071.09  
  data arrival time                                                     2638.26  
  ------------------------------------------------------------------------------------
  slack (MET)                                                            567.17  

#### Path 3 ##########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net (net)            1                      
  ii06383/f[5] (LRAM64)                                                                                260.39   2457.48 r
  ii06383/xy (LRAM64)                                                                                  120.00   2577.48 r
  ii06383|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]/di (REG2CKSR)                 76.40   2653.88 r
  data arrival time                                                                                             2653.88  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                      5.00   2071.09  
  data required time                                                                                            2071.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2071.09  
  data arrival time                                                                                             2653.88  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    582.79  

#### Path 4 ##########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[6]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[6]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[6]|qx_net (net)                5                      
  ii06080/f[5] (FG6X2)                                      265.88   2462.97 r
  ii06080/xy (FG6X2)                                        120.00   2582.97 r
  ii06080|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[6]/di (REG2CKSR)                     78.40   2661.37 r
  data arrival time                                                  2661.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[6]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2661.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         590.28  

#### Path 5 ##########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[17]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[17]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[17]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[17]|qx_net (net)            4                      
  ii05637/f[5] (FG6X2)                                       271.47   2468.56 r
  ii05637/xy (FG6X2)                                         120.00   2588.56 r
  ii05637|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[17]/di (REG2CKSR)                 76.40   2664.96 r
  data arrival time                                                   2664.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[17]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2664.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          593.87  

#### Path 6 ##########################################################

  Startpoint: u_if_t_data7_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                      2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data7_reg[7]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data7_reg[7]|qx_net (net)                     6                      
  ii06230/f[5] (LRAM64)                                     271.47   2468.56 r
  ii06230/xy (LRAM64)                                       120.00   2588.56 r
  ii06230|xy_net (net)                                 1                      
  u_if_t_data7_reg[7]/di (REG2CKSR)                          76.40   2664.96 r
  data arrival time                                                  2664.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                      2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2664.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         593.87  

#### Path 7 ##########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[15]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[15]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[15]|qx_net (net)            3                      
  ii05634/f[5] (LRAM64)                                      271.47   2468.56 r
  ii05634/xy (LRAM64)                                        120.00   2588.56 r
  ii05634|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[15]/di (REG2CKSR)                 76.40   2664.96 r
  data arrival time                                                   2664.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[15]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2664.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          593.87  

#### Path 8 ##########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[13]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[13]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[13]|qx_net (net)                4                      
  ii06059/f[5] (FG6X2)                                      271.47   2468.56 r
  ii06059/xy (FG6X2)                                        120.00   2588.56 r
  ii06059|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[14]/di (REG2CKSR)                     76.40   2664.96 r
  data arrival time                                                  2664.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[14]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2664.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         593.87  

#### Path 9 ##########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[25]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[25]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[25]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[25]|qx_net (net)            4                      
  ii05650/f[5] (LRAM64)                                      271.47   2468.56 r
  ii05650/xy (LRAM64)                                        120.00   2588.56 r
  ii05650|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[25]/di (REG2CKSR)                 76.40   2664.96 r
  data arrival time                                                   2664.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[25]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2664.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          593.87  

#### Path 10 #########################################################

  Startpoint: u_if_rst_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[6]|qx_net (net)                     3                      
  ii06156/f[5] (LRAM64)                                     271.47   2468.56 r
  ii06156/xy (LRAM64)                                       120.00   2588.56 r
  ii06156|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[6]/di (REG2CKSR)                          76.40   2664.96 r
  data arrival time                                                  2664.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2664.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         593.87  

#### Path 11 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  ii05593/f[5] (LRAM64)                                                   271.47   2468.56 r
  ii05593/xy (LRAM64)                                                     120.00   2588.56 r
  ii05593|xy_net (net)                                               1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/di (REG2CKSR)                 76.40   2664.96 r
  data arrival time                                                                2664.96  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                2664.96  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                       593.87  

#### Path 12 #########################################################

  Startpoint: u_if_t_data1_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[3]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[3]|qx_net (net)                     6                      
  ii06165/f[5] (FG6X2)                                      271.47   2468.56 r
  ii06165/xy (FG6X2)                                        120.00   2588.56 r
  ii06165|xy_net (net)                                 1                      
  u_if_t_data1_reg[3]/di (REG2CKSR)                          76.40   2664.96 r
  data arrival time                                                  2664.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2664.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         593.87  

#### Path 13 #########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[7]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[7]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  u_FDMA_rburst_cnt_reg[7]/qx (REG2CKSR)                    131.00   2191.09 r
  u_FDMA_rburst_cnt_reg[7]|qx_net (net)                3                      
  ii06041/f[5] (LRAM64)                                     271.47   2462.56 r
  ii06041/xy (LRAM64)                                       120.00   2582.56 r
  ii06041|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[7]/di (REG2CKSR)                     76.40   2658.96 r
  data arrival time                                                  2658.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[7]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2658.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         593.87  

#### Path 14 #########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[6]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[6]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[6]|qx_net (net)                 4                      
  ii06067/f[5] (FG6X2)                                      271.47   2468.56 r
  ii06067/xy (FG6X2)                                        120.00   2588.56 r
  ii06067|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[6]/di (REG2CKSR)                      76.40   2664.96 r
  data arrival time                                                  2664.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[6]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2664.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         593.87  

#### Path 15 #########################################################

  Startpoint: u_FDMA_axi_rstart_locked_r2_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rready_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                              Fanout      Incr      Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)             2                      
  u_FDMA_axi_rstart_locked_r2_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_axi_rstart_locked_r2_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_axi_rstart_locked_r2_reg|qx_net (net)            2                      
  ii05883/f[5] (FG6X2)                                         265.88   2462.97 r
  ii05883/xy (FG6X2)                                           120.00   2582.97 r
  ii05883|xy_net (net)                                    1                      
  u_FDMA_axi_rready_reg/di (REG2CKSR)                           78.40   2661.37 r
  data arrival time                                                     2661.37  

  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_rready_reg.lbuf0/clk (LBUF)                      1795.09   1795.09 r
  u_FDMA_axi_rready_reg.lbuf0/sclk (LBUF)                      265.00   2060.09 r
  u_FDMA_axi_rready_reg.sclk1 (net)                       1                      
  u_FDMA_axi_rready_reg/sclk0 (REG2CKSR)                         0.00   2060.09 r
  library hold time                                              5.00   2065.09  
  data required time                                                    2065.09  
  ------------------------------------------------------------------------------------
  data required time                                                    2065.09  
  data arrival time                                                     2661.37  
  ------------------------------------------------------------------------------------
  slack (MET)                                                            596.28  

#### Path 16 #########################################################

  Startpoint: u_if_t_data2_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data2_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data2_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data2_reg[6]|qx_net (net)                     4                      
  ii06179/f[5] (FG6X2)                                      271.47   2468.56 r
  ii06179/xy (FG6X2)                                        120.00   2588.56 r
  ii06179|xy_net (net)                                 1                      
  u_if_t_data2_reg[6]/di (REG2CKSR)                          78.40   2666.96 r
  data arrival time                                                  2666.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data2_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2666.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         595.87  

#### Path 17 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[14]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[14]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[14]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[14]|qx_net (net)                3                      
  ii06098/f[5] (FG6X2)                                      271.47   2468.56 r
  ii06098/xy (FG6X2)                                        120.00   2588.56 r
  ii06098|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[14]/di (REG2CKSR)                     78.40   2666.96 r
  data arrival time                                                  2666.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[14]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2666.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         595.87  

#### Path 18 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                    Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net (net)            3                      
  ii06487/f[5] (FG6X2)                                                                               271.47   2468.56 r
  ii06487/xy (FG6X2)                                                                                 120.00   2588.56 r
  ii06487|xy_net (net)                                                                          1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/di (REG2CKSR)                 78.40   2666.96 r
  data arrival time                                                                                           2666.96  

  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                    5.00   2071.09  
  data required time                                                                                          2071.09  
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          2071.09  
  data arrival time                                                                                           2666.96  
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  595.87  

#### Path 19 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[7]|qx_net (net)                 8                      
  ii06108/f[5] (FG6X2)                                      271.47   2468.56 r
  ii06108/xy (FG6X2)                                        120.00   2588.56 r
  ii06108|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[8]/di (REG2CKSR)                      78.40   2666.96 r
  data arrival time                                                  2666.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2666.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         595.87  

#### Path 20 #########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                      
  u_FDMA_rburst_cnt_reg[3]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rburst_cnt_reg[3]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rburst_cnt_reg[3]|qx_net (net)                5                      
  ii06035/f[4] (FG6X2)                                      265.88   2462.97 r
  ii06035/xy (FG6X2)                                        130.00   2592.97 r
  ii06035|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[3]/di (REG2CKSR)                     76.40   2669.37 r
  data arrival time                                                  2669.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                      
  u_FDMA_rburst_cnt_reg[3]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2669.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         598.28  

#### Path 21 #########################################################

  Startpoint: u_if_t_data4_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data4_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[6]|qx_net (net)                     4                      
  ii06200/f[4] (FG6X2)                                      265.88   2462.97 r
  ii06200/xy (FG6X2)                                        130.00   2592.97 r
  ii06200|xy_net (net)                                 1                      
  u_if_t_data4_reg[6]/di (REG2CKSR)                          76.40   2669.37 r
  data arrival time                                                  2669.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data4_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2669.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         598.28  

#### Path 22 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[30]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[30]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[30]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[30]|qx_net (net)               5                      
  ii06144/f[5] (LRAM64)                                     277.16   2474.25 r
  ii06144/xy (LRAM64)                                       120.00   2594.25 r
  ii06144|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[30]/di (REG2CKSR)                    76.40   2670.65 r
  data arrival time                                                  2670.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[30]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2670.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         599.56  

#### Path 23 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[25]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[25]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[25]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[25]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[25]|qx_net (net)               6                      
  ii06137/f[5] (LRAM64)                                     277.16   2474.25 r
  ii06137/xy (LRAM64)                                       120.00   2594.25 r
  ii06137|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[25]/di (REG2CKSR)                    76.40   2670.65 r
  data arrival time                                                  2670.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[25]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2670.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         599.56  

#### Path 24 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[0]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[0]|qx_net (net)             8                      
  ii05624/f[5] (FG6X2)                                       277.16   2474.25 r
  ii05624/xy (FG6X2)                                         120.00   2594.25 r
  ii05624|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[0]/di (REG2CKSR)                  76.40   2670.65 r
  data arrival time                                                   2670.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2670.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          599.56  

#### Path 25 #########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[2]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[2]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[2]|qx_net (net)                7                      
  ii06075/f[5] (FG6X2)                                      277.16   2474.25 r
  ii06075/xy (FG6X2)                                        120.00   2594.25 r
  ii06075|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[3]/di (REG2CKSR)                     76.40   2670.65 r
  data arrival time                                                  2670.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[3]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2670.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         599.56  

#### Path 26 #########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                     8                      
  ii06225/f[5] (FG6X2)                                      277.16   2468.25 r
  ii06225/xy (FG6X2)                                        120.00   2588.25 r
  ii06225|xy_net (net)                                 1                      
  u_if_t_data7_reg[3]/di (REG2CKSR)                          76.40   2664.65 r
  data arrival time                                                  2664.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2664.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         599.56  

#### Path 27 #########################################################

  Startpoint: u_if_test_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[8].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[8].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[8].sclk1 (net)                     1                      
  u_if_test_cnt_reg[8]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  u_if_test_cnt_reg[8]/qx (REG2CKSR)                        131.00   2197.09 r
  u_if_test_cnt_reg[8]|qx_net (net)                    2                      
  ii06252/f[4] (FG6X2)                                      265.88   2462.97 r
  ii06252/xy (FG6X2)                                        130.00   2592.97 r
  ii06252|xy_net (net)                                 1                      
  u_if_test_cnt_reg[8]/di (REG2CKSR)                         78.40   2671.37 r
  data arrival time                                                  2671.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[8].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[8].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[8].sclk1 (net)                     1                      
  u_if_test_cnt_reg[8]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2671.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         600.28  

#### Path 28 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[12]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[12]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[12]|qx_net (net)                5                      
  ii06096/f[4] (FG6X2)                                      265.88   2462.97 r
  ii06096/xy (FG6X2)                                        130.00   2592.97 r
  ii06096|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[12]/di (REG2CKSR)                     78.40   2671.37 r
  data arrival time                                                  2671.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[12]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2671.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         600.28  

#### Path 29 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[13]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[13]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[13]|qx_net (net)                4                      
  ii06097/f[5] (FG6X2)                                      277.16   2474.25 r
  ii06097/xy (FG6X2)                                        120.00   2594.25 r
  ii06097|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[13]/di (REG2CKSR)                     76.40   2670.65 r
  data arrival time                                                  2670.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[13]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2670.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         599.56  

#### Path 30 #########################################################

  Startpoint: u_if_t_data7_reg[4]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data7_reg[4]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data7_reg[4]|qx_net (net)                     7                      
  ii06226/f[5] (FG6X2)                                      277.16   2468.25 r
  ii06226/xy (FG6X2)                                        120.00   2588.25 r
  ii06226|xy_net (net)                                 1                      
  u_if_t_data7_reg[4]/di (REG2CKSR)                          78.40   2666.65 r
  data arrival time                                                  2666.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2666.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         601.56  

#### Path 31 #########################################################

  Startpoint: u_if_test_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[4]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  u_if_test_cnt_reg[4]/qx (REG2CKSR)                        131.00   2197.09 r
  u_if_test_cnt_reg[4]|qx_net (net)                    4                      
  ii06246/f[5] (FG6X2)                                      277.16   2474.25 r
  ii06246/xy (FG6X2)                                        120.00   2594.25 r
  ii06246|xy_net (net)                                 1                      
  u_if_test_cnt_reg[4]/di (REG2CKSR)                         78.40   2672.65 r
  data arrival time                                                  2672.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[4]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2672.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         601.56  

#### Path 32 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[16]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[16]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[16]|qx_net (net)            5                      
  ii05636/f[4] (FG6X2)                                       271.47   2468.56 r
  ii05636/xy (FG6X2)                                         130.00   2598.56 r
  ii05636|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[16]/di (REG2CKSR)                 76.40   2674.96 r
  data arrival time                                                   2674.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[16]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2674.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          603.87  

#### Path 33 #########################################################

  Startpoint: u_FDMA_fdma_rleft_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_fdma_rleft_cnt_reg[0]|qx_net (net)           10                      
  ii05888/f[4] (FG6X2)                                      271.47   2468.56 r
  ii05888/xy (FG6X2)                                        130.00   2598.56 r
  ii05888|xy_net (net)                                 1                      
  u_FDMA_fdma_rleft_cnt_reg[0]/di (REG2CKSR)                 76.40   2674.96 r
  data arrival time                                                  2674.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2674.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         603.87  

#### Path 34 #########################################################

  Startpoint: u_if_rst_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[3]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[3]|qx_net (net)                     4                      
  ii06152/f[4] (LRAM64)                                     271.47   2468.56 r
  ii06152/xy (LRAM64)                                       130.00   2598.56 r
  ii06152|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[4]/di (REG2CKSR)                          76.40   2674.96 r
  data arrival time                                                  2674.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2674.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         603.87  

#### Path 35 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[6]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[6]|qx_net (net)                 4                      
  ii06106/f[4] (FG6X2)                                      271.47   2468.56 r
  ii06106/xy (FG6X2)                                        130.00   2598.56 r
  ii06106|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[6]/di (REG2CKSR)                      76.40   2674.96 r
  data arrival time                                                  2674.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[6]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2674.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         603.87  

#### Path 36 #########################################################

  Startpoint: u_if_test_cnt_reg[6]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[6].lbuf0/clk (LBUF)                    1795.09   1795.09 r
  u_if_test_cnt_reg[6].lbuf0/sclk (LBUF)                    265.00   2060.09 r
  u_if_test_cnt_reg[6].sclk1 (net)                     2                      
  u_if_test_cnt_reg[6]/sclk0 (REG2CKSR)                       0.00   2060.09 r
  u_if_test_cnt_reg[6]/qx (REG2CKSR)                        131.00   2191.09 r
  u_if_test_cnt_reg[6]|qx_net (net)                    4                      
  ii06251/f[4] (FG6X2)                                      271.47   2462.56 r
  ii06251/xy (FG6X2)                                        130.00   2592.56 r
  ii06251|xy_net (net)                                 1                      
  u_if_test_cnt_reg[7]/di (REG2CKSR)                         76.40   2668.96 r
  data arrival time                                                  2668.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[6].lbuf0/clk (LBUF)                    1795.09   1795.09 r
  u_if_test_cnt_reg[6].lbuf0/sclk (LBUF)                    265.00   2060.09 r
  u_if_test_cnt_reg[6].sclk1 (net)                     2                      
  u_if_test_cnt_reg[7]/sclk0 (REG2CKSR)                       0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2668.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         603.87  

#### Path 37 #########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[6]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[6]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6]/qx (REG2CKSR)                    131.00   2191.09 r
  u_FDMA_rburst_cnt_reg[6]|qx_net (net)                5                      
  ii06040/f[4] (LRAM64)                                     271.47   2462.56 r
  ii06040/xy (LRAM64)                                       130.00   2592.56 r
  ii06040|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[6]/di (REG2CKSR)                     76.40   2668.96 r
  data arrival time                                                  2668.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[6]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2668.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         603.87  

#### Path 38 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[16]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[16].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[16]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[16]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[16]|qx_net (net)               5                      
  ii06124/f[5] (LRAM64)                                     282.95   2480.04 r
  ii06124/xy (LRAM64)                                       120.00   2600.04 r
  ii06124|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[16]/di (REG2CKSR)                    76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[16].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[16]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 39 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                         Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                 0.00      0.00  
  clock source latency                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                 159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)           13                      
  ii06586/f[4] (FG6X2)                                                                    271.47   2468.56 r
  ii06586/xy (FG6X2)                                                                      130.00   2598.56 r
  ii06586|xy_net (net)                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/di (REG2CKSR)                 78.40   2676.96 r
  data arrival time                                                                                2676.96  

  clock sys_clk (rise edge)                                                                 0.00      0.00  
  clock source latency                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                 159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                         5.00   2071.09  
  data required time                                                                               2071.09  
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                               2071.09  
  data arrival time                                                                                2676.96  
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       605.87  

#### Path 40 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[21]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[21].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[21].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[21].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[21]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[21]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[21]|qx_net (net)              10                      
  ii06133/f[5] (LRAM64)                                     282.95   2474.04 r
  ii06133/xy (LRAM64)                                       120.00   2594.04 r
  ii06133|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[22]/di (REG2CKSR)                    76.40   2670.44 r
  data arrival time                                                  2670.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[21].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[21].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[21].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[22]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2670.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 41 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[2]|qx_net (net)            6                      
  ii05653/f[5] (FG6X2)                                      282.95   2480.04 r
  ii05653/xy (FG6X2)                                        120.00   2600.04 r
  ii05653|xy_net (net)                                 1                      
  led_ctrl_ins_ctrl_cnt_reg[4]/di (REG2CKSR)                 76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 42 #########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[9]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[9]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[9]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[9]|qx_net (net)                 5                      
  ii06070/f[5] (FG6X2)                                      282.95   2480.04 r
  ii06070/xy (FG6X2)                                        120.00   2600.04 r
  ii06070|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[9]/di (REG2CKSR)                      76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[9]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 43 #########################################################

  Startpoint: u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_fdma_wleft_cnt_reg[0]|qx_net (net)           10                      
  ii06101/f[5] (FG6X2)                                      282.95   2480.04 r
  ii06101/xy (FG6X2)                                        120.00   2600.04 r
  ii06101|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[2]/di (REG2CKSR)                      76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_wfdma_cnt_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 44 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)              0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]/qx (REG2CKSR)               131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[22]|qx_net (net)           3                      
  ii05647/f[4] (FG6X2)                                      271.47   2468.56 r
  ii05647/xy (FG6X2)                                        130.00   2598.56 r
  ii05647|xy_net (net)                                 1                      
  led_ctrl_ins_ctrl_cnt_reg[22]/di (REG2CKSR)                78.40   2676.96 r
  data arrival time                                                  2676.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[22]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.87  

#### Path 45 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[7]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[7]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[7]|qx_net (net)             6                      
  ii05657/f[4] (FG6X2)                                       271.47   2468.56 r
  ii05657/xy (FG6X2)                                         130.00   2598.56 r
  ii05657|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[7]/di (REG2CKSR)                  78.40   2676.96 r
  data arrival time                                                   2676.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[7]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2676.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          605.87  

#### Path 46 #########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[1]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[1]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[1]|qx_net (net)                8                      
  ii06074/f[5] (FG6X2)                                      282.95   2480.04 r
  ii06074/xy (FG6X2)                                        120.00   2600.04 r
  ii06074|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[2]/di (REG2CKSR)                     76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[2]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 47 #########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                    12                      
  ii06232/f[5] (FG6X2)                                      282.95   2474.04 r
  ii06232/xy (FG6X2)                                        120.00   2594.04 r
  ii06232|xy_net (net)                                 1                      
  u_if_t_data8_reg[1]/di (REG2CKSR)                          76.40   2670.44 r
  data arrival time                                                  2670.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data8_reg[1]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2670.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 48 #########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                      
  u_FDMA_rburst_cnt_reg[0]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rburst_cnt_reg[0]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rburst_cnt_reg[0]|qx_net (net)                8                      
  ii06036/f[5] (FG6X2)                                      282.95   2480.04 r
  ii06036/xy (FG6X2)                                        120.00   2600.04 r
  ii06036|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[4]/di (REG2CKSR)                     76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                      
  u_FDMA_rburst_cnt_reg[4]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 49 #########################################################

  Startpoint: u_if_test_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[1]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  u_if_test_cnt_reg[1]/qx (REG2CKSR)                        131.00   2197.09 r
  u_if_test_cnt_reg[1]|qx_net (net)                    7                      
  ii06243/f[5] (FG6X2)                                      282.95   2480.04 r
  ii06243/xy (FG6X2)                                        120.00   2600.04 r
  ii06243|xy_net (net)                                 1                      
  u_if_test_cnt_reg[1]/di (REG2CKSR)                         76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[1]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 50 #########################################################

  Startpoint: u_if_test_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[2]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  u_if_test_cnt_reg[2]/qx (REG2CKSR)                        131.00   2197.09 r
  u_if_test_cnt_reg[2]|qx_net (net)                    6                      
  ii06245/f[5] (FG6X2)                                      282.95   2480.04 r
  ii06245/xy (FG6X2)                                        120.00   2600.04 r
  ii06245|xy_net (net)                                 1                      
  u_if_test_cnt_reg[3]/di (REG2CKSR)                         76.40   2676.44 r
  data arrival time                                                  2676.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[3]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.35  

#### Path 51 #########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[13]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[13]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[13]|qx_net (net)                4                      
  ii06058/f[4] (FG6X2)                                      271.47   2468.56 r
  ii06058/xy (FG6X2)                                        130.00   2598.56 r
  ii06058|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[13]/di (REG2CKSR)                     78.40   2676.96 r
  data arrival time                                                  2676.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[13]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2676.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         605.87  

#### Path 52 #########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                    10                      
  ii06223/f[5] (FG6X2)                                      282.95   2474.04 r
  ii06223/xy (FG6X2)                                        120.00   2594.04 r
  ii06223|xy_net (net)                                 1                      
  u_if_t_data7_reg[1]/di (REG2CKSR)                          78.40   2672.44 r
  data arrival time                                                  2672.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2672.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         607.35  

#### Path 53 #########################################################

  Startpoint: u_FDMA_axi_wstart_locked_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wstart_locked_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_FDMA_axi_wstart_locked_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg.sclk1 (net)             1                      
  u_FDMA_axi_wstart_locked_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg/qx (REG2CKSR)                131.00   2191.09 r
  u_FDMA_axi_wstart_locked_reg|qx_net (net)           14                      
  ii05886/f[5] (FG6X2)                                      282.95   2474.04 r
  ii05886/xy (FG6X2)                                        120.00   2594.04 r
  ii05886|xy_net (net)                                 1                      
  u_FDMA_axi_wstart_locked_reg/di (REG2CKSR)                 78.40   2672.44 r
  data arrival time                                                  2672.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wstart_locked_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_FDMA_axi_wstart_locked_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg.sclk1 (net)             1                      
  u_FDMA_axi_wstart_locked_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2672.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         607.35  

#### Path 54 #########################################################

  Startpoint: u_if_t_data2_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data2_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data2_reg[2]|qx_net (net)                     6                      
  ii06176/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06176/xy (FG6X2)                                        130.00   2604.25 r
  ii06176|xy_net (net)                                 1                      
  u_if_t_data2_reg[4]/di (REG2CKSR)                          76.40   2680.65 r
  data arrival time                                                  2680.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data2_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2680.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         609.56  

#### Path 55 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[6]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[6]|qx_net (net)             9                      
  ii05656/f[4] (FG6X2)                                       277.16   2474.25 r
  ii05656/xy (FG6X2)                                         130.00   2604.25 r
  ii05656|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[6]/di (REG2CKSR)                  76.40   2680.65 r
  data arrival time                                                   2680.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2680.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          609.56  

#### Path 56 #########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[3]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[3]|qx_net (net)                 6                      
  ii06063/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06063/xy (FG6X2)                                        130.00   2604.25 r
  ii06063|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[3]/di (REG2CKSR)                      76.40   2680.65 r
  data arrival time                                                  2680.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[3]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2680.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         609.56  

#### Path 57 #########################################################

  Startpoint: u_if_t_data6_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data6_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data6_reg[4]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data6_reg[4]|qx_net (net)                     5                      
  ii06216/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06216/xy (FG6X2)                                        130.00   2604.25 r
  ii06216|xy_net (net)                                 1                      
  u_if_t_data6_reg[4]/di (REG2CKSR)                          76.40   2680.65 r
  data arrival time                                                  2680.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data6_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2680.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         609.56  

#### Path 58 #########################################################

  Startpoint: u_if_t_data7_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                      1                      
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data7_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data7_reg[0]|qx_net (net)                    11                      
  ii06222/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06222/xy (FG6X2)                                        130.00   2604.25 r
  ii06222|xy_net (net)                                 1                      
  u_if_t_data7_reg[0]/di (REG2CKSR)                          78.40   2682.65 r
  data arrival time                                                  2682.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                      1                      
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2682.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         611.56  

#### Path 59 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[14]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[14]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[14]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[14]|qx_net (net)            4                      
  ii05633/f[4] (FG6X2)                                       277.16   2474.25 r
  ii05633/xy (FG6X2)                                         130.00   2604.25 r
  ii05633|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[14]/di (REG2CKSR)                 78.40   2682.65 r
  data arrival time                                                   2682.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[15].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[14]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2682.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          611.56  

#### Path 60 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[24]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[24]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[24]|qx_net (net)            5                      
  ii05649/f[4] (FG6X2)                                       277.16   2474.25 r
  ii05649/xy (FG6X2)                                         130.00   2604.25 r
  ii05649|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[24]/di (REG2CKSR)                 78.40   2682.65 r
  data arrival time                                                   2682.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[24]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2682.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          611.56  

#### Path 61 #########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[2]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  u_FDMA_rburst_cnt_reg[2]/qx (REG2CKSR)                    131.00   2191.09 r
  u_FDMA_rburst_cnt_reg[2]|qx_net (net)                6                      
  ii06034/f[4] (FG6X2)                                      277.16   2468.25 r
  ii06034/xy (FG6X2)                                        130.00   2598.25 r
  ii06034|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[2]/di (REG2CKSR)                     78.40   2676.65 r
  data arrival time                                                  2676.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[2]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2676.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         611.56  

#### Path 62 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[25]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[25]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[25]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[25]|qx_net (net)               6                      
  ii06138/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06138/xy (FG6X2)                                        130.00   2604.25 r
  ii06138|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[26]/di (REG2CKSR)                    78.40   2682.65 r
  data arrival time                                                  2682.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[26]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2682.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         611.56  

#### Path 63 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[15]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[23].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[23].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[23].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[15]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[15]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[15]|qx_net (net)               6                      
  ii06123/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06123/xy (FG6X2)                                        130.00   2604.25 r
  ii06123|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[15]/di (REG2CKSR)                    78.40   2682.65 r
  data arrival time                                                  2682.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[23].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[23].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[23].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[15]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2682.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         611.56  

#### Path 64 #########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup_5_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06115/f[5] (LRAM64)                                     282.95   2474.04 r
  ii06115/xy (LRAM64)                                       120.00   2594.04 r
  ii06115|xy_net (net)                                 5                      
  u_if_T_S_reg_1__dup_5_/di (REG2CKSR)                       81.92   2675.96 r
  data arrival time                                                  2675.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2675.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         610.87  

#### Path 65 #########################################################

  Startpoint: u_if_t_data8_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data8_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data8_reg[2]|qx_net (net)                    10                      
  ii06235/f[5] (LRAM64)                                     288.84   2485.93 r
  ii06235/xy (LRAM64)                                       120.00   2605.93 r
  ii06235|xy_net (net)                                 1                      
  u_if_t_data8_reg[4]/di (REG2CKSR)                          76.40   2682.33 r
  data arrival time                                                  2682.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2682.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         611.24  

#### Path 66 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[8]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[8]|qx_net (net)                 7                      
  ii06109/f[5] (FG6X2)                                      288.84   2485.93 r
  ii06109/xy (FG6X2)                                        120.00   2605.93 r
  ii06109|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[9]/di (REG2CKSR)                      76.40   2682.33 r
  data arrival time                                                  2682.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[9]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2682.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         611.24  

#### Path 67 #########################################################

  Startpoint: u_if_t_data3_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[2]|qx_net (net)                     7                      
  ii06184/f[5] (FG6X2)                                      288.84   2485.93 r
  ii06184/xy (FG6X2)                                        120.00   2605.93 r
  ii06184|xy_net (net)                                 1                      
  u_if_t_data3_reg[2]/di (REG2CKSR)                          78.40   2684.33 r
  data arrival time                                                  2684.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2684.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         613.24  

#### Path 68 #########################################################

  Startpoint: u_FDMA_axi_wvalid_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wvalid_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_wvalid_reg/sclk1 (REG2CKSR)                      0.00   2066.09 r
  u_FDMA_axi_wvalid_reg/qx (REG2CKSR)                       131.00   2197.09 r
  u_FDMA_axi_wvalid_reg|qx_net (net)                   9                      
  ii05887/f[4] (LRAM64)                                     282.95   2480.04 r
  ii05887/xy (LRAM64)                                       130.00   2610.04 r
  ii05887|xy_net (net)                                 1                      
  u_FDMA_axi_wvalid_reg/di (REG2CKSR)                        76.40   2686.44 r
  data arrival time                                                  2686.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_wvalid_reg/sclk1 (REG2CKSR)                      0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2686.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         615.35  

#### Path 69 #########################################################

  Startpoint: u_if_rst_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[1]|qx_net (net)                     6                      
  ii06150/f[4] (LRAM64)                                     282.95   2480.04 r
  ii06150/xy (LRAM64)                                       130.00   2610.04 r
  ii06150|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[2]/di (REG2CKSR)                          76.40   2686.44 r
  data arrival time                                                  2686.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2686.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         615.35  

#### Path 70 #########################################################

  Startpoint: u_if_rst_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[1]|qx_net (net)                     6                      
  ii06149/f[4] (LRAM64)                                     282.95   2480.04 r
  ii06149/xy (LRAM64)                                       130.00   2610.04 r
  ii06149|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[1]/di (REG2CKSR)                          76.40   2686.44 r
  data arrival time                                                  2686.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2686.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         615.35  

#### Path 71 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[2]|qx_net (net)            6                      
  ii05651/f[4] (FG6X2)                                      282.95   2480.04 r
  ii05651/xy (FG6X2)                                        130.00   2610.04 r
  ii05651|xy_net (net)                                 1                      
  led_ctrl_ins_ctrl_cnt_reg[2]/di (REG2CKSR)                 78.40   2688.44 r
  data arrival time                                                  2688.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2688.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         617.35  

#### Path 72 #########################################################

  Startpoint: u_if_test_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[2]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  u_if_test_cnt_reg[2]/qx (REG2CKSR)                        131.00   2197.09 r
  u_if_test_cnt_reg[2]|qx_net (net)                    6                      
  ii06244/f[4] (FG6X2)                                      282.95   2480.04 r
  ii06244/xy (FG6X2)                                        130.00   2610.04 r
  ii06244|xy_net (net)                                 1                      
  u_if_test_cnt_reg[2]/di (REG2CKSR)                         78.40   2688.44 r
  data arrival time                                                  2688.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[2]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2688.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         617.35  

#### Path 73 #########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[1]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[1]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[1]|qx_net (net)                8                      
  ii06073/f[4] (FG6X2)                                      282.95   2480.04 r
  ii06073/xy (FG6X2)                                        130.00   2610.04 r
  ii06073|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[1]/di (REG2CKSR)                     78.40   2688.44 r
  data arrival time                                                  2688.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[1]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2688.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         617.35  

#### Path 74 #########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[8]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[8]|qx_net (net)                 7                      
  ii06069/f[4] (FG6X2)                                      282.95   2480.04 r
  ii06069/xy (FG6X2)                                        130.00   2610.04 r
  ii06069|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[8]/di (REG2CKSR)                      78.40   2688.44 r
  data arrival time                                                  2688.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2688.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         617.35  

#### Path 75 #########################################################

  Startpoint: u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_fdma_wleft_cnt_reg[0]|qx_net (net)           10                      
  ii06100/f[4] (FG6X2)                                      282.95   2480.04 r
  ii06100/xy (FG6X2)                                        130.00   2610.04 r
  ii06100|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[1]/di (REG2CKSR)                      78.40   2688.44 r
  data arrival time                                                  2688.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_wfdma_cnt_reg[1]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2688.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         617.35  

#### Path 76 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[19]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[19]|qx_net (net)            5                      
  ii05645/f[4] (FG6X2)                                       282.95   2480.04 r
  ii05645/xy (FG6X2)                                         130.00   2610.04 r
  ii05645|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[21]/di (REG2CKSR)                 78.40   2688.44 r
  data arrival time                                                   2688.44  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[21]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2688.44  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          617.35  

#### Path 77 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[19]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[19]|qx_net (net)            5                      
  ii05642/f[4] (FG6X2)                                       282.95   2480.04 r
  ii05642/xy (FG6X2)                                         130.00   2610.04 r
  ii05642|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[19]/di (REG2CKSR)                 78.40   2688.44 r
  data arrival time                                                   2688.44  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2688.44  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          617.35  

#### Path 78 #########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[7]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[7]|qx_net (net)                 8                      
  ii06068/f[4] (FG6X2)                                      294.83   2491.92 r
  ii06068/xy (FG6X2)                                        130.00   2621.92 r
  ii06068|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[7]/di (REG2CKSR)                      76.40   2698.32 r
  data arrival time                                                  2698.32  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2698.32  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         627.23  

#### Path 79 #########################################################

  Startpoint: u_if_test_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[0]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  u_if_test_cnt_reg[0]/qx (REG2CKSR)                        131.00   2197.09 r
  u_if_test_cnt_reg[0]|qx_net (net)                    8                      
  ii06241/f[4] (FG6X2)                                      294.83   2491.92 r
  ii06241/xy (FG6X2)                                        130.00   2621.92 r
  ii06241|xy_net (net)                                 1                      
  u_if_test_cnt_reg[0]/di (REG2CKSR)                         78.40   2700.32 r
  data arrival time                                                  2700.32  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[0]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2700.32  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         629.23  

#### Path 80 #########################################################

  Startpoint: u_if_t_data8_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                            1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                            265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                             6                      
  u_if_t_data8_reg[5]/sclk1 (REG2CKSR)                                                               0.00   2066.09 r
  u_if_t_data8_reg[5]/qx (REG2CKSR)                                                                131.00   2197.09 r
  u_if_t_data8_reg[5]|qx_net (net)                                                            7                      
  ii06291/f[3] (LRAM64)                                                                            277.16   2474.25 r
  ii06291/xy (LRAM64)                                                                              180.00   2654.25 r
  ii06291|xy_net (net)                                                                        1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]/di (REG2CKSR)                 76.40   2730.65 r
  data arrival time                                                                                         2730.65  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                  5.00   2065.09  
  data required time                                                                                        2065.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2065.09  
  data arrival time                                                                                         2730.65  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                665.56  

#### Path 81 #########################################################

  Startpoint: u_if_rst_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[1]|qx_net (net)                     6                      
  ii06151/f[3] (FG6X2)                                      282.95   2480.04 r
  ii06151/xy (FG6X2)                                        180.00   2660.04 r
  ii06151|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[3]/di (REG2CKSR)                          78.40   2738.44 r
  data arrival time                                                  2738.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2738.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         667.35  

#### Path 82 #########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[8]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[8]|qx_net (net)                 7                      
  ii06092/f[3] (FG6X2)                                      288.84   2485.93 r
  ii06092/xy (FG6X2)                                        180.00   2665.93 r
  ii06092|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[10]/di (REG2CKSR)                     76.40   2742.33 r
  data arrival time                                                  2742.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[10]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2742.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         671.24  

#### Path 83 #########################################################

  Startpoint: u_if_t_data7_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                                     1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                                     265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                                      2                      
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                                                                        0.00   2066.09 r
  u_if_t_data7_reg[6]/qx (REG2CKSR)                                                                         131.00   2197.09 r
  u_if_t_data7_reg[6]|qx_net (net)                                                                     7                      
  ii06319/f[3] (LRAM64)                                                                                     282.95   2480.04 r
  ii06319/xy (LRAM64)                                                                                       180.00   2660.04 r
  ii06319|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]/di (REG2CKSR)                 81.92   2741.96 r
  data arrival time                                                                                                  2741.96  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                           5.00   2065.09  
  data required time                                                                                                 2065.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2065.09  
  data arrival time                                                                                                  2741.96  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         676.87  

#### Path 84 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[19]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[19]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[19]|qx_net (net)            5                      
  ii05644/f[2] (LRAM64)                                      282.95   2480.04 r
  ii05644/xy (LRAM64)                                        200.00   2680.04 r
  ii05644|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[20]/di (REG2CKSR)                 76.40   2756.44 r
  data arrival time                                                   2756.44  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[20]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2756.44  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          685.35  

#### Path 85 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                          Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                  0.00      0.00  
  clock source latency                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                  159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net (net)            9                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/en (LBUF)              241.83   2438.92 r
  data arrival time                                                                                 2438.92  

  clock sys_clk (rise edge)                                                                  0.00      0.00  
  clock source latency                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                  159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  library hold time                                                                        -74.00   1727.09  
  data required time                                                                                1727.09  
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                1727.09  
  data arrival time                                                                                 2438.92  
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                        711.83  

#### Path 86 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                       Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                               0.00      0.00  
  clock source latency                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)               159                      
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1/clk (LBUF)             1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1/sclk (LBUF)             265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sclk1 (net)              2                      
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg/sclk1 (REG2CKSR)                0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg/qx (REG2CKSR)                 131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg/di (REG2CKSR)               596.47   2793.56 r
  data arrival time                                                              2793.56  

  clock sys_clk (rise edge)                                               0.00      0.00  
  clock source latency                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)               159                      
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1/clk (LBUF)             1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1/sclk (LBUF)             265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sclk1 (net)              2                      
  u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                                       5.00   2071.09  
  data required time                                                             2071.09  
  ---------------------------------------------------------------------------------------------
  data required time                                                             2071.09  
  data arrival time                                                              2793.56  
  ---------------------------------------------------------------------------------------------
  slack (MET)                                                                     722.47  

#### Path 87 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]/qx (REG2CKSR)                 131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net (net)             1                      
  ii06393/f[1] (FG6X2)                                                                                      260.39   2457.48 r
  ii06393/xy (FG6X2)                                                                                        260.00   2717.48 r
  ii06393|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]/di (REG2CKSR)                  76.40   2793.88 r
  data arrival time                                                                                                  2793.88  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  2793.88  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         722.79  

#### Path 88 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                     Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/sclk0 (REG2CKSR)                 0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/qx (REG2CKSR)                  131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net (net)              1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg/di (REG2CKSR)                600.72   2791.81 r
  data arrival time                                                                                            2791.81  

  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                     5.00   2065.09  
  data required time                                                                                           2065.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2065.09  
  data arrival time                                                                                            2791.81  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   726.72  

#### Path 89 #########################################################

  Startpoint: u_FDMA_axi_rstart_locked_r1_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rstart_locked_r2_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                              Fanout      Incr      Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)             2                      
  u_FDMA_axi_rstart_locked_r1_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_axi_rstart_locked_r1_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_axi_rstart_locked_r1_reg|qx_net (net)            3                      
  u_FDMA_axi_rstart_locked_r2_reg/di (REG2CKSR)                603.20   2800.29 r
  data arrival time                                                     2800.29  

  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)             2                      
  u_FDMA_axi_rstart_locked_r2_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                              5.00   2071.09  
  data required time                                                    2071.09  
  ------------------------------------------------------------------------------------
  data required time                                                    2071.09  
  data arrival time                                                     2800.29  
  ------------------------------------------------------------------------------------
  slack (MET)                                                            729.20  

#### Path 90 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[0]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[0]|qx_net (net)             8                      
  ii05643/f[1] (FG6X2)                                       277.16   2474.25 r
  ii05643/xy (FG6X2)                                         260.00   2734.25 r
  ii05643|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[1]/di (REG2CKSR)                  78.40   2812.65 r
  data arrival time                                                   2812.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[1]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2812.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          741.56  

#### Path 91 #########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]/qx (REG2CKSR)                     131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net (net)                 1                      
  ii06301/f[0] (FG6X2)                                                                                  260.39   2457.48 r
  ii06301/xy (FG6X2)                                                                                    280.00   2737.48 r
  ii06301|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/di (REG2CKSR)                     76.40   2813.88 r
  data arrival time                                                                                              2813.88  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              2813.88  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     742.79  

#### Path 92 #########################################################

  Startpoint: clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rstn_flag_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                   Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                           0.00      0.00  
  clock source latency                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                      
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                      
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg/qx (REG2CKSR)                131.00   2191.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg|qx_net (net)          170                      
  ii05615/f[0] (FG6X2)                                              260.39   2451.48 r
  ii05615/xy (FG6X2)                                                280.00   2731.48 r
  ii05615|xy_net (net)                                         1                      
  clk_rst_manage_ins_sys_rstn_flag_reg/di (REG2CKSR)                 76.40   2807.88 r
  data arrival time                                                          2807.88  

  clock sys_clk (rise edge)                                           0.00      0.00  
  clock source latency                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)           159                      
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  clk_rst_manage_ins_sys_rstn_flag_reg.sclk1 (net)             1                      
  clk_rst_manage_ins_sys_rstn_flag_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                   5.00   2065.09  
  data required time                                                         2065.09  
  -----------------------------------------------------------------------------------------
  data required time                                                         2065.09  
  data arrival time                                                          2807.88  
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                 742.79  

#### Path 93 #########################################################

  Startpoint: u_if_t_data5_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data5_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[7]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[7]|qx_net (net)                     3                      
  ii06211/f[0] (LRAM64)                                     265.88   2462.97 r
  ii06211/xy (LRAM64)                                       280.00   2742.97 r
  ii06211|xy_net (net)                                 1                      
  u_if_t_data5_reg[7]/di (REG2CKSR)                          76.40   2819.37 r
  data arrival time                                                  2819.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data5_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2819.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         748.28  

#### Path 94 #########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                      
  ii06122/f[0] (FG6X2)                                      271.47   2462.56 r
  ii06122/xy (FG6X2)                                        280.00   2742.56 r
  ii06122|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[14]/di (REG2CKSR)                    76.40   2818.96 r
  data arrival time                                                  2818.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2818.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         753.87  

#### Path 95 #########################################################

  Startpoint: u_if_t_data3_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data3_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[6]|qx_net (net)                     4                      
  ii06190/f[0] (FG6X2)                                      271.47   2468.56 r
  ii06190/xy (FG6X2)                                        280.00   2748.56 r
  ii06190|xy_net (net)                                 1                      
  u_if_t_data3_reg[6]/di (REG2CKSR)                          78.40   2826.96 r
  data arrival time                                                  2826.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data3_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2826.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         755.87  

#### Path 96 #########################################################

  Startpoint: u_if_test_cnt_reg[6]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[6].lbuf0/clk (LBUF)                    1795.09   1795.09 r
  u_if_test_cnt_reg[6].lbuf0/sclk (LBUF)                    265.00   2060.09 r
  u_if_test_cnt_reg[6].sclk1 (net)                     2                      
  u_if_test_cnt_reg[6]/sclk0 (REG2CKSR)                       0.00   2060.09 r
  u_if_test_cnt_reg[6]/qx (REG2CKSR)                        131.00   2191.09 r
  u_if_test_cnt_reg[6]|qx_net (net)                    4                      
  ii06250/f[0] (FG6X2)                                      271.47   2462.56 r
  ii06250/xy (FG6X2)                                        280.00   2742.56 r
  ii06250|xy_net (net)                                 1                      
  u_if_test_cnt_reg[6]/di (REG2CKSR)                         78.40   2820.96 r
  data arrival time                                                  2820.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[6].lbuf0/clk (LBUF)                    1795.09   1795.09 r
  u_if_test_cnt_reg[6].lbuf0/sclk (LBUF)                    265.00   2060.09 r
  u_if_test_cnt_reg[6].sclk1 (net)                     2                      
  u_if_test_cnt_reg[6]/sclk0 (REG2CKSR)                       0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  2820.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         755.87  

#### Path 97 #########################################################

  Startpoint: u_if_t_data1_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[6]|qx_net (net)                     4                      
  ii06170/f[0] (FG6X2)                                      271.47   2468.56 r
  ii06170/xy (FG6X2)                                        280.00   2748.56 r
  ii06170|xy_net (net)                                 1                      
  u_if_t_data1_reg[6]/di (REG2CKSR)                          78.40   2826.96 r
  data arrival time                                                  2826.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2826.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         755.87  

#### Path 98 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[13]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[13]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[13]|qx_net (net)            5                      
  ii05632/f[0] (FG6X2)                                       271.47   2468.56 r
  ii05632/xy (FG6X2)                                         280.00   2748.56 r
  ii05632|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[13]/di (REG2CKSR)                 78.40   2826.96 r
  data arrival time                                                   2826.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[13]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2826.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          755.87  

#### Path 99 #########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                      
  led_ctrl_ins_ctrl_cnt_reg[8]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[8]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[8]|qx_net (net)             7                      
  ii05658/f[0] (LRAM64)                                      277.16   2474.25 r
  ii05658/xy (LRAM64)                                        280.00   2754.25 r
  ii05658|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[8]/di (REG2CKSR)                  76.40   2830.65 r
  data arrival time                                                   2830.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                      
  led_ctrl_ins_ctrl_cnt_reg[8]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2830.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          759.56  

#### Path 100 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[4].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[4].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4].sclk1 (net)                  1                      
  u_FDMA_rfdma_cnt_reg[4]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[4]|qx_net (net)                 5                      
  ii06064/f[0] (FG6X2)                                      277.16   2474.25 r
  ii06064/xy (FG6X2)                                        280.00   2754.25 r
  ii06064|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[4]/di (REG2CKSR)                      76.40   2830.65 r
  data arrival time                                                  2830.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[4].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[4].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4].sclk1 (net)                  1                      
  u_FDMA_rfdma_cnt_reg[4]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2830.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         759.56  

#### Path 101 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[11]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[11]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[11]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[11]|qx_net (net)            7                      
  ii05628/f[0] (FG6X2)                                       277.16   2474.25 r
  ii05628/xy (FG6X2)                                         280.00   2754.25 r
  ii05628|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[11]/di (REG2CKSR)                 76.40   2830.65 r
  data arrival time                                                   2830.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[11]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2830.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          759.56  

#### Path 102 ########################################################

  Startpoint: u_if_t_data4_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data4_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[4]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[4]|qx_net (net)                     5                      
  ii06196/f[0] (FG6X2)                                      277.16   2474.25 r
  ii06196/xy (FG6X2)                                        280.00   2754.25 r
  ii06196|xy_net (net)                                 1                      
  u_if_t_data4_reg[4]/di (REG2CKSR)                          76.40   2830.65 r
  data arrival time                                                  2830.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data4_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2830.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         759.56  

#### Path 103 ########################################################

  Startpoint: u_if_t_data1_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data1_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data1_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data1_reg[0].sclk1 (net)                      1                      
  u_if_t_data1_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[0]|qx_net (net)                     9                      
  ii06160/f[0] (LRAM64)                                     277.16   2474.25 r
  ii06160/xy (LRAM64)                                       280.00   2754.25 r
  ii06160|xy_net (net)                                 1                      
  u_if_t_data1_reg[0]/di (REG2CKSR)                          76.40   2830.65 r
  data arrival time                                                  2830.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data1_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data1_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data1_reg[0].sclk1 (net)                      1                      
  u_if_t_data1_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2830.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         759.56  

#### Path 104 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/qx (REG2CKSR)                    131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net (net)                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg/di (REG2CKSR)                  628.20   2825.29 r
  data arrival time                                                                                              2825.29  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0/clk (LBUF)              1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0/sclk (LBUF)              265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sclk1 (net)               1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg/sclk0 (REG2CKSR)                 0.00   2060.09 r
  library hold time                                                                                       5.00   2065.09  
  data required time                                                                                             2065.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2065.09  
  data arrival time                                                                                              2825.29  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     760.20  

#### Path 105 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                              Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net (net)            6                      
  ii06585/f[0] (LRAM64)                                                                        277.16   2474.25 r
  ii06585/xy (LRAM64)                                                                          280.00   2754.25 r
  ii06585|xy_net (net)                                                                    1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/di (REG2CKSR)                 76.40   2830.65 r
  data arrival time                                                                                     2830.65  

  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                              5.00   2071.09  
  data required time                                                                                    2071.09  
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    2071.09  
  data arrival time                                                                                     2830.65  
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            759.56  

#### Path 106 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[24]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[24]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[24].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[24].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[24].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[24]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[24]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[24]|qx_net (net)               9                      
  ii06136/f[0] (FG6X2)                                      277.16   2474.25 r
  ii06136/xy (FG6X2)                                        280.00   2754.25 r
  ii06136|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[24]/di (REG2CKSR)                    76.40   2830.65 r
  data arrival time                                                  2830.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[24].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[24].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[24].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[24]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2830.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         759.56  

#### Path 107 ########################################################

  Startpoint: u_if_t_data2_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data2_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data2_reg[2]|qx_net (net)                     6                      
  ii06174/f[0] (FG6X2)                                      277.16   2474.25 r
  ii06174/xy (FG6X2)                                        280.00   2754.25 r
  ii06174|xy_net (net)                                 1                      
  u_if_t_data2_reg[2]/di (REG2CKSR)                          78.40   2832.65 r
  data arrival time                                                  2832.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2832.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         761.56  

#### Path 108 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[2].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[2].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[2].sclk1 (net)                  1                      
  u_FDMA_rfdma_cnt_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[2]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[2]|qx_net (net)                 7                      
  ii06062/f[0] (LRAM64)                                     282.95   2480.04 r
  ii06062/xy (LRAM64)                                       280.00   2760.04 r
  ii06062|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[2]/di (REG2CKSR)                      76.40   2836.44 r
  data arrival time                                                  2836.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[2].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[2].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[2].sclk1 (net)                  1                      
  u_FDMA_rfdma_cnt_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2836.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         765.35  

#### Path 109 ########################################################

  Startpoint: u_if_t_data8_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data8_reg[3]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data8_reg[3]|qx_net (net)                     9                      
  ii06234/f[0] (FG6X2)                                      294.83   2491.92 r
  ii06234/xy (FG6X2)                                        280.00   2771.92 r
  ii06234|xy_net (net)                                 1                      
  u_if_t_data8_reg[3]/di (REG2CKSR)                          78.40   2850.32 r
  data arrival time                                                  2850.32  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2850.32  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         779.23  

#### Path 110 ########################################################

  Startpoint: u_if_t_data4_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data4_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[0]|qx_net (net)                     9                      
  ii06194/f[5] (FG6X2)                                      507.16   2704.25 r
  ii06194/xy (FG6X2)                                        120.00   2824.25 r
  ii06194|xy_net (net)                                 1                      
  u_if_t_data4_reg[2]/di (REG2CKSR)                          78.40   2902.65 r
  data arrival time                                                  2902.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data4_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2902.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         831.56  

#### Path 111 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net (net)            1                      
  ii06391/f[4] (FG6X2)                                                                                 500.39   2697.48 r
  ii06391/xy (FG6X2)                                                                                   130.00   2827.48 r
  ii06391|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]/di (REG2CKSR)                 78.40   2905.88 r
  data arrival time                                                                                             2905.88  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                      5.00   2071.09  
  data required time                                                                                            2071.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2071.09  
  data arrival time                                                                                             2905.88  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    834.79  

#### Path 112 ########################################################

  Startpoint: u_if_t_data5_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data5_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[2]|qx_net (net)                     7                      
  ii06206/f[5] (LRAM64)                                     512.16   2709.25 r
  ii06206/xy (LRAM64)                                       120.00   2829.25 r
  ii06206|xy_net (net)                                 1                      
  u_if_t_data5_reg[4]/di (REG2CKSR)                          76.40   2905.65 r
  data arrival time                                                  2905.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data5_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2905.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         834.56  

#### Path 113 ########################################################

  Startpoint: u_if_t_data2_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data2_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data2_reg[2]|qx_net (net)                     6                      
  ii06175/f[4] (FG6X2)                                      507.16   2704.25 r
  ii06175/xy (FG6X2)                                        130.00   2834.25 r
  ii06175|xy_net (net)                                 1                      
  u_if_t_data2_reg[3]/di (REG2CKSR)                          76.40   2910.65 r
  data arrival time                                                  2910.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data2_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2910.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         839.56  

#### Path 114 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1 (net)                 3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]/sclk0 (REG2CKSR)              0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]/qx (REG2CKSR)               131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net (net)           1                      
  ii06398/f[5] (LRAM64)                                                                                    520.39   2711.48 r
  ii06398/xy (LRAM64)                                                                                      120.00   2831.48 r
  ii06398|xy_net (net)                                                                                1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]/di (REG2CKSR)                 76.40   2907.88 r
  data arrival time                                                                                                 2907.88  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1 (net)                 3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                          5.00   2065.09  
  data required time                                                                                                2065.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2065.09  
  data arrival time                                                                                                 2907.88  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        842.79  

#### Path 115 ########################################################

  Startpoint: u_if_t_data1_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[1]|qx_net (net)                     8                      
  ii06164/f[5] (FG6X2)                                      517.87   2714.96 r
  ii06164/xy (FG6X2)                                        120.00   2834.96 r
  ii06164|xy_net (net)                                 1                      
  u_if_t_data1_reg[2]/di (REG2CKSR)                          78.40   2913.36 r
  data arrival time                                                  2913.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2913.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         842.27  

#### Path 116 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[8]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[8]|qx_net (net)                 7                      
  ii06024/f[0] (FG6X2)                                      360.84   2557.93 r
  ii06024/xy (FG6X2)                                        280.00   2837.93 r
  ii06024|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[8]/di (REG2CKSR)                 76.40   2914.33 r
  data arrival time                                                  2914.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_fdma_wleft_cnt_reg[8]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2914.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         843.24  

#### Path 117 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[5]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[5]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[5]|qx_net (net)                 4                      
  ii06021/f[0] (FG6X2)                                      361.84   2558.93 r
  ii06021/xy (FG6X2)                                        280.00   2838.93 r
  ii06021|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[5]/di (REG2CKSR)                 78.40   2917.33 r
  data arrival time                                                  2917.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)             8                      
  u_FDMA_fdma_wleft_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2917.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         846.24  

#### Path 118 ########################################################

  Startpoint: u_if_t_data1_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[7]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[7]|qx_net (net)                     3                      
  ii06171/f[5] (FG6X2)                                      525.88   2722.97 r
  ii06171/xy (FG6X2)                                        120.00   2842.97 r
  ii06171|xy_net (net)                                 1                      
  u_if_t_data1_reg[7]/di (REG2CKSR)                          76.40   2919.37 r
  data arrival time                                                  2919.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2919.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         848.28  

#### Path 119 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[9] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[9] (BRAM18KV1)            796.47   2993.56 r
  data arrival time                                                                                                       2993.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       2993.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              849.47  

#### Path 120 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[15]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[15]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[15]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[15]|qx_net (net)                2                      
  ii06099/f[5] (FG6X2)                                      525.88   2722.97 r
  ii06099/xy (FG6X2)                                        120.00   2842.97 r
  ii06099|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[15]/di (REG2CKSR)                     78.40   2921.37 r
  data arrival time                                                  2921.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[15]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2921.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         850.28  

#### Path 121 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                              Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net (net)            2                      
  ii06560/f[5] (FG6X2)                                                                         525.88   2722.97 r
  ii06560/xy (FG6X2)                                                                           120.00   2842.97 r
  ii06560|xy_net (net)                                                                    1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg/di (REG2CKSR)                 78.40   2921.37 r
  data arrival time                                                                                     2921.37  

  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                              5.00   2071.09  
  data required time                                                                                    2071.09  
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    2071.09  
  data arrival time                                                                                     2921.37  
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            850.28  

#### Path 122 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[7]|qx_net (net)                 8                      
  ii06107/f[5] (FG6X2)                                      531.47   2728.56 r
  ii06107/xy (FG6X2)                                        120.00   2848.56 r
  ii06107|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[7]/di (REG2CKSR)                      76.40   2924.96 r
  data arrival time                                                  2924.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2924.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         853.87  

#### Path 123 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[5] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[5] (BRAM18KV1)            801.47   2998.56 r
  data arrival time                                                                                                       2998.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       2998.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              854.47  

#### Path 124 ########################################################

  Startpoint: u_if_t_data6_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data6_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data6_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data6_reg[6]|qx_net (net)                     4                      
  ii06220/f[5] (FG6X2)                                      531.47   2728.56 r
  ii06220/xy (FG6X2)                                        120.00   2848.56 r
  ii06220|xy_net (net)                                 1                      
  u_if_t_data6_reg[6]/di (REG2CKSR)                          78.40   2926.96 r
  data arrival time                                                  2926.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data6_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2926.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         855.87  

#### Path 125 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[12]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[12]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[12]|qx_net (net)            3                      
  ii05630/f[5] (FG6X2)                                       531.47   2728.56 r
  ii05630/xy (FG6X2)                                         120.00   2848.56 r
  ii05630|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[12]/di (REG2CKSR)                 78.40   2926.96 r
  data arrival time                                                   2926.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_ctrl_cnt_reg[12]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2926.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          855.87  

#### Path 126 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[6] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[6] (BRAM18KV1)            802.16   2999.25 r
  data arrival time                                                                                                       2999.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       2999.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              855.16  

#### Path 127 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[10] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                 Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                                8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (REG2CKSR)                                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/qx (REG2CKSR)                                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net (net)                               5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[10] (BRAM18KV1)            802.16   2999.25 r
  data arrival time                                                                                                        2999.25  

  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r2_clkb (BRAM18KV1)             2154.09   2154.09 r
  library hold time                                                                                               -10.00   2144.09  
  data required time                                                                                                       2144.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2144.09  
  data arrival time                                                                                                        2999.25  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               855.16  

#### Path 128 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                         Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                 0.00      0.00  
  clock source latency                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net (net)            3                      
  ii06403/f[5] (LRAM64)                                                                   271.47   2462.56 r
  ii06403/xy (LRAM64)                                                                     120.00   2582.56 r
  ii06403|xy_net (net)                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/di (REG2CKSR)                340.45   2923.01 r
  data arrival time                                                                                2923.01  

  clock sys_clk (rise edge)                                                                 0.00      0.00  
  clock source latency                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                         5.00   2065.09  
  data required time                                                                               2065.09  
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                               2065.09  
  data arrival time                                                                                2923.01  
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       857.92  

#### Path 129 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                     7                      
  ii06239/f[5] (LRAM64)                                     536.47   2733.56 r
  ii06239/xy (LRAM64)                                       120.00   2853.56 r
  ii06239|xy_net (net)                                 1                      
  u_if_t_data8_reg[6]/di (REG2CKSR)                          76.40   2929.96 r
  data arrival time                                                  2929.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2929.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         858.87  

#### Path 130 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                             Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net (net)            2                      
  ii06461/f[4] (LRAM64)                                                                       525.88   2722.97 r
  ii06461/xy (LRAM64)                                                                         130.00   2852.97 r
  ii06461|xy_net (net)                                                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/di (REG2CKSR)                 76.40   2929.37 r
  data arrival time                                                                                    2929.37  

  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                             5.00   2071.09  
  data required time                                                                                   2071.09  
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   2071.09  
  data arrival time                                                                                    2929.37  
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           858.28  

#### Path 131 ########################################################

  Startpoint: u_if_t_data8_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                                      3                      
  u_if_t_data8_reg[1]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data8_reg[1]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data8_reg[1]|qx_net (net)                                                                    11                      
  ii06287/f[4] (FG6X2)                                                                                      527.16   2718.25 r
  ii06287/xy (FG6X2)                                                                                        130.00   2848.25 r
  ii06287|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]/di (REG2CKSR)                          76.40   2924.65 r
  data arrival time                                                                                                  2924.65  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                                                                           5.00   2065.09  
  data required time                                                                                                 2065.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2065.09  
  data arrival time                                                                                                  2924.65  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         859.56  

#### Path 132 ########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                                      3                      
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                                                                    10                      
  ii06309/f[4] (FG6X2)                                                                                      522.95   2714.04 r
  ii06309/xy (FG6X2)                                                                                        130.00   2844.04 r
  ii06309|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]/di (REG2CKSR)                 83.92   2927.96 r
  data arrival time                                                                                                  2927.96  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                           5.00   2065.09  
  data required time                                                                                                 2065.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2065.09  
  data arrival time                                                                                                  2927.96  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         862.87  

#### Path 133 ########################################################

  Startpoint: u_if_t_data8_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data8_reg[7]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data8_reg[7]|qx_net (net)                     6                      
  ii06240/f[5] (FG6X2)                                      542.95   2740.04 r
  ii06240/xy (FG6X2)                                        120.00   2860.04 r
  ii06240|xy_net (net)                                 1                      
  u_if_t_data8_reg[7]/di (REG2CKSR)                          78.40   2938.44 r
  data arrival time                                                  2938.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2938.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         867.35  

#### Path 134 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r2_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r2_web (BRAM18KV1)             796.47   2993.56 r
  data arrival time                                                                                                      2993.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r2_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      2993.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             869.47  

#### Path 135 ########################################################

  Startpoint: u_FDMA_axi_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_axi_rstart_locked_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_axi_rstart_locked_reg|qx_net (net)           14                      
  ii05884/f[5] (FG6X2)                                      547.95   2745.04 r
  ii05884/xy (FG6X2)                                        120.00   2865.04 r
  ii05884|xy_net (net)                                 1                      
  u_FDMA_axi_rstart_locked_reg/di (REG2CKSR)                 78.40   2943.44 r
  data arrival time                                                  2943.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2943.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         872.35  

#### Path 136 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_wfdma_cnt_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[2]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[2]|qx_net (net)                 7                      
  ii06102/f[5] (FG6X2)                                      552.87   2749.96 r
  ii06102/xy (FG6X2)                                        120.00   2869.96 r
  ii06102|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[3]/di (REG2CKSR)                      78.40   2948.36 r
  data arrival time                                                  2948.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[3]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2948.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         877.27  

#### Path 137 ########################################################

  Startpoint: u_if_t_data6_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data6_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data6_reg[3]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data6_reg[3]|qx_net (net)                     6                      
  ii06215/f[4] (FG6X2)                                      542.16   2739.25 r
  ii06215/xy (FG6X2)                                        130.00   2869.25 r
  ii06215|xy_net (net)                                 1                      
  u_if_t_data6_reg[3]/di (REG2CKSR)                          78.40   2947.65 r
  data arrival time                                                  2947.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data6_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2947.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         876.56  

#### Path 138 ########################################################

  Startpoint: u_if_t_data4_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data4_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[2]|qx_net (net)                     7                      
  ii06195/f[5] (LRAM64)                                     556.87   2753.96 r
  ii06195/xy (LRAM64)                                       120.00   2873.96 r
  ii06195|xy_net (net)                                 1                      
  u_if_t_data4_reg[3]/di (REG2CKSR)                          76.40   2950.36 r
  data arrival time                                                  2950.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data4_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2950.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         879.27  

#### Path 139 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                     8                      
  ii06229/f[5] (FG6X2)                                      561.87   2752.96 r
  ii06229/xy (FG6X2)                                        120.00   2872.96 r
  ii06229|xy_net (net)                                 1                      
  u_if_t_data7_reg[6]/di (REG2CKSR)                          78.40   2951.36 r
  data arrival time                                                  2951.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                      2                      
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2951.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         880.27  

#### Path 140 ########################################################

  Startpoint: u_if_t_data7_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                             1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                             265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                              2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                                                                0.00   2066.09 r
  u_if_t_data7_reg[7]/qx (REG2CKSR)                                                                 131.00   2197.09 r
  u_if_t_data7_reg[7]|qx_net (net)                                                             6                      
  ii06263/f[4] (FG6X2)                                                                              552.87   2749.96 r
  ii06263/xy (FG6X2)                                                                                130.00   2879.96 r
  ii06263|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]/di (REG2CKSR)                 76.40   2956.36 r
  data arrival time                                                                                          2956.36  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                   5.00   2065.09  
  data required time                                                                                         2065.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2065.09  
  data arrival time                                                                                          2956.36  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 891.27  

#### Path 141 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r3_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r3_web (BRAM18KV1)             821.47   3018.56 r
  data arrival time                                                                                                      3018.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r3_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3018.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             894.47  

#### Path 142 ########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                    12                      
  ii06233/f[4] (LRAM64)                                     567.42   2758.51 r
  ii06233/xy (LRAM64)                                       130.00   2888.51 r
  ii06233|xy_net (net)                                 1                      
  u_if_t_data8_reg[2]/di (REG2CKSR)                          76.40   2964.91 r
  data arrival time                                                  2964.91  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2964.91  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         893.82  

#### Path 143 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06130/f[4] (FG6X2)                                      567.95   2759.04 r
  ii06130/xy (FG6X2)                                        130.00   2889.04 r
  ii06130|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[19]/di (REG2CKSR)                    76.40   2965.44 r
  data arrival time                                                  2965.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[19]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2965.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         894.35  

#### Path 144 ########################################################

  Startpoint: u_if_t_data7_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                                    1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                                    265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                                     2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                                                                       0.00   2066.09 r
  u_if_t_data7_reg[7]/qx (REG2CKSR)                                                                        131.00   2197.09 r
  u_if_t_data7_reg[7]|qx_net (net)                                                                    6                      
  ii06321/f[4] (FG6X2)                                                                                     552.87   2749.96 r
  ii06321/xy (FG6X2)                                                                                       130.00   2879.96 r
  ii06321|xy_net (net)                                                                                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]/di (REG2CKSR)                81.92   2961.88 r
  data arrival time                                                                                                 2961.88  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/clk (LBUF)                   1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/sclk (LBUF)                   265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1 (net)                    4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]/sclk0 (REG2CKSR)              0.00   2060.09 r
  library hold time                                                                                          5.00   2065.09  
  data required time                                                                                                2065.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2065.09  
  data arrival time                                                                                                 2961.88  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        896.79  

#### Path 145 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)                6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]/sclk1 (REG2CKSR)              0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]/qx (REG2CKSR)               131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net (net)           1                      
  ii06390/f[5] (LRAM64)                                                                                581.14   2778.23 r
  ii06390/xy (LRAM64)                                                                                  120.00   2898.23 r
  ii06390|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]/di (REG2CKSR)                 76.40   2974.63 r
  data arrival time                                                                                             2974.63  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                      5.00   2065.09  
  data required time                                                                                            2065.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2065.09  
  data arrival time                                                                                             2974.63  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    909.54  

#### Path 146 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[2]|qx_net (net)            6                      
  ii05652/f[5] (LRAM64)                                     587.95   2785.04 r
  ii05652/xy (LRAM64)                                       120.00   2905.04 r
  ii05652|xy_net (net)                                 1                      
  led_ctrl_ins_ctrl_cnt_reg[3]/di (REG2CKSR)                 76.40   2981.44 r
  data arrival time                                                  2981.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2981.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         910.35  

#### Path 147 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[6]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[6]|qx_net (net)             9                      
  ii05659/f[5] (FG6X2)                                       587.16   2784.25 r
  ii05659/xy (FG6X2)                                         120.00   2904.25 r
  ii05659|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[9]/di (REG2CKSR)                  78.40   2982.65 r
  data arrival time                                                   2982.65  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                      
  led_ctrl_ins_ctrl_cnt_reg[9]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2982.65  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          911.56  

#### Path 148 ########################################################

  Startpoint: u_if_t_data4_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data4_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[6]|qx_net (net)                     4                      
  ii06201/f[5] (FG6X2)                                      587.87   2784.96 r
  ii06201/xy (FG6X2)                                        120.00   2904.96 r
  ii06201|xy_net (net)                                 1                      
  u_if_t_data4_reg[7]/di (REG2CKSR)                          78.40   2983.36 r
  data arrival time                                                  2983.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data4_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  2983.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         912.27  

#### Path 149 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                     Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net (net)            2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]/di (REG2CKSR)                  796.72   2987.81 r
  data arrival time                                                                                            2987.81  

  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1/clk (LBUF)              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1/sclk (LBUF)              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sclk1 (net)               1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]/sclk1 (REG2CKSR)                 0.00   2066.09 r
  library hold time                                                                                     5.00   2071.09  
  data required time                                                                                           2071.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2071.09  
  data arrival time                                                                                            2987.81  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   916.72  

#### Path 150 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[9]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[26].sclk1 (net)             3                      
  led_ctrl_ins_ctrl_cnt_reg[9]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[9]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[9]|qx_net (net)             6                      
  ii05627/f[4] (FG6X2)                                       586.47   2783.56 r
  ii05627/xy (FG6X2)                                         130.00   2913.56 r
  ii05627|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[10]/di (REG2CKSR)                 78.40   2991.96 r
  data arrival time                                                   2991.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[10].sclk1 (net)             2                      
  led_ctrl_ins_ctrl_cnt_reg[10]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   2991.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          920.87  

#### Path 151 ########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                            1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                            265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                             3                      
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                                                               0.00   2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                                                                131.00   2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                                                           12                      
  ii06286/f[3] (FG6X2)                                                                             542.95   2734.04 r
  ii06286/xy (FG6X2)                                                                               180.00   2914.04 r
  ii06286|xy_net (net)                                                                        1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]/di (REG2CKSR)                 76.40   2990.44 r
  data arrival time                                                                                         2990.44  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                  5.00   2065.09  
  data required time                                                                                        2065.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2065.09  
  data arrival time                                                                                         2990.44  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                925.35  

#### Path 152 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[4] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net (net)                              6                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[4] (BRAM18KV1)            874.16   3071.25 r
  data arrival time                                                                                                       3071.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3071.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              927.16  

#### Path 153 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_wfdma_cnt_reg[1]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[1]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[1]|qx_net (net)                 8                      
  ii06017/f[3] (FG6X2)                                      546.87   2743.96 r
  ii06017/xy (FG6X2)                                        180.00   2923.96 r
  ii06017|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[1]/di (REG2CKSR)                 78.40   3002.36 r
  data arrival time                                                  3002.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)             8                      
  u_FDMA_fdma_wleft_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3002.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         931.27  

#### Path 154 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[6]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[6]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[6]|qx_net (net)             9                      
  ii05639/f[3] (FG6X2)                                       277.16   2474.25 r
  ii05639/xy (FG6X2)                                         180.00   2654.25 r
  ii05639|xy_net (net)                                  1                      
  ii05640/f[5] (FG6X2)                                       156.94   2811.19 r
  ii05640/xy (FG6X2)                                         120.00   2931.19 r
  ii05640|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[18]/di (REG2CKSR)                 76.40   3007.59 r
  data arrival time                                                   3007.59  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[24].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[18]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3007.59  
  ----------------------------------------------------------------------------------
  slack (MET)                                                          936.50  

#### Path 155 ########################################################

  Startpoint: u_if_t_data1_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[1]|qx_net (net)                     8                      
  ii06163/f[2] (FG6X2)                                      537.16   2734.25 r
  ii06163/xy (FG6X2)                                        200.00   2934.25 r
  ii06163|xy_net (net)                                 1                      
  u_if_t_data1_reg[1]/di (REG2CKSR)                          76.40   3010.65 r
  data arrival time                                                  3010.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3010.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         939.56  

#### Path 156 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[7]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[7]|qx_net (net)                 8                      
  ii06053/f[3] (FG6X2)                                      294.83   2491.92 r
  ii06053/xy (FG6X2)                                        180.00   2671.92 r
  ii06053|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[10]/di (REG2CKSR)                    345.45   3017.37 r
  data arrival time                                                  3017.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[10]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3017.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         946.28  

#### Path 157 ########################################################

  Startpoint: u_if_fdma_rareq_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_fdma_rareq_reg.lbuf0/clk (LBUF)                                                                    1795.09   1795.09 r
  u_if_fdma_rareq_reg.lbuf0/sclk (LBUF)                                                                    265.00   2060.09 r
  u_if_fdma_rareq_reg.sclk1 (net)                                                                     1                      
  u_if_fdma_rareq_reg/sclk0 (REG2CKSR)                                                                       0.00   2060.09 r
  u_if_fdma_rareq_reg/qx (REG2CKSR)                                                                        131.00   2191.09 r
  u_if_fdma_rareq_reg|qx_net (net)                                                                    8                      
  ii06359/f[3] (FG6X2)                                                                                     557.42   2748.51 r
  ii06359/xy (FG6X2)                                                                                       180.00   2928.51 r
  ii06359|xy_net (net)                                                                                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]/di (REG2CKSR)                83.92   3012.43 r
  data arrival time                                                                                                 3012.43  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1 (net)                 3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]/sclk0 (REG2CKSR)              0.00   2060.09 r
  library hold time                                                                                          5.00   2065.09  
  data required time                                                                                                2065.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2065.09  
  data arrival time                                                                                                 3012.43  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        947.34  

#### Path 158 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                                                                     8                      
  ii06317/f[3] (FG6X2)                                                                                      561.87   2752.96 r
  ii06317/xy (FG6X2)                                                                                        180.00   2932.96 r
  ii06317|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]/di (REG2CKSR)                 83.92   3016.88 r
  data arrival time                                                                                                  3016.88  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                           5.00   2065.09  
  data required time                                                                                                 2065.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2065.09  
  data arrival time                                                                                                  3016.88  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         951.79  

#### Path 159 ########################################################

  Startpoint: u_if_t_data8_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                 1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                 265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                  6                      
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                                                                    0.00   2066.09 r
  u_if_t_data8_reg[4]/qx (REG2CKSR)                                                                     131.00   2197.09 r
  u_if_t_data8_reg[4]|qx_net (net)                                                                 8                      
  ii06290/f[3] (FG6X2)                                                                                  571.47   2768.56 r
  ii06290/xy (FG6X2)                                                                                    180.00   2948.56 r
  ii06290|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]/di (REG2CKSR)                      78.40   3026.96 r
  data arrival time                                                                                              3026.96  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3026.96  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     955.87  

#### Path 160 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_wfdma_cnt_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[2]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[2]|qx_net (net)                 7                      
  ii06018/f[2] (LRAM64)                                     552.87   2749.96 r
  ii06018/xy (LRAM64)                                       200.00   2949.96 r
  ii06018|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[2]/di (REG2CKSR)                 76.40   3026.36 r
  data arrival time                                                  3026.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)             8                      
  u_FDMA_fdma_wleft_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3026.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         955.27  

#### Path 161 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                     Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net (net)            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]/di (REG2CKSR)                  830.72   3021.81 r
  data arrival time                                                                                            3021.81  

  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0/clk (LBUF)              1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0/sclk (LBUF)              265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1 (net)               2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]/sclk0 (REG2CKSR)                 0.00   2060.09 r
  library hold time                                                                                     5.00   2065.09  
  data required time                                                                                           2065.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2065.09  
  data arrival time                                                                                            3021.81  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   956.72  

#### Path 162 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[3]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[3]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[3]|qx_net (net)                 6                      
  ii06019/f[3] (FG6X2)                                      577.16   2774.25 r
  ii06019/xy (FG6X2)                                        180.00   2954.25 r
  ii06019|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[3]/di (REG2CKSR)                 78.40   3032.65 r
  data arrival time                                                  3032.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)             8                      
  u_FDMA_fdma_wleft_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3032.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         961.56  

#### Path 163 ########################################################

  Startpoint: u_if_t_data8_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                 1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                 265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                  6                      
  u_if_t_data8_reg[2]/sclk1 (REG2CKSR)                                                                    0.00   2066.09 r
  u_if_t_data8_reg[2]/qx (REG2CKSR)                                                                     131.00   2197.09 r
  u_if_t_data8_reg[2]|qx_net (net)                                                                10                      
  ii06288/f[3] (FG6X2)                                                                                  588.84   2785.93 r
  ii06288/xy (FG6X2)                                                                                    180.00   2965.93 r
  ii06288|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]/di (REG2CKSR)                      76.40   3042.33 r
  data arrival time                                                                                              3042.33  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3042.33  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     971.24  

#### Path 164 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                             Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1 (net)                1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net (net)               9                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/en (LBUF)             501.83   2698.92 r
  data arrival time                                                                                    2698.92  

  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)           1801.09   1801.09 r
  library hold time                                                                           -74.00   1727.09  
  data required time                                                                                   1727.09  
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1727.09  
  data arrival time                                                                                    2698.92  
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           971.83  

#### Path 165 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_4_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                         Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_T_S_reg_1__dup_4_.lbuf0/clk (LBUF)                                                                1795.09   1795.09 r
  u_if_T_S_reg_1__dup_4_.lbuf0/sclk (LBUF)                                                                265.00   2060.09 r
  u_if_T_S_reg_1__dup_4_.sclk1 (net)                                                                 1                      
  u_if_T_S_reg_1__dup_4_/sclk0 (REG2CKSR)                                                                   0.00   2060.09 r
  u_if_T_S_reg_1__dup_4_/qx (REG2CKSR)                                                                    131.00   2191.09 r
  u_if_T_S_reg_1__dup_4_|qx_net (net)                                                                5                      
  ii06325/f[1] (FG6X2)                                                                                    516.47   2707.56 r
  ii06325/xy (FG6X2)                                                                                      260.00   2967.56 r
  ii06325|xy_net (net)                                                                               2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]/di (REG2CKSR)                81.92   3049.48 r
  data arrival time                                                                                                3049.48  

  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)                   6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                                                                         5.00   2071.09  
  data required time                                                                                               2071.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2071.09  
  data arrival time                                                                                                3049.48  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       978.39  

#### Path 166 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_0__dup_1_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06114/f[2] (FG6X2)                                      574.82   2765.91 r
  ii06114/xy (FG6X2)                                        200.00   2965.91 r
  ii06114|xy_net (net)                                 5                      
  u_if_T_S_reg_0__dup_1_/di (REG2CKSR)                       87.56   3053.47 r
  data arrival time                                                  3053.47  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_1_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_1_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_1_.sclk1 (net)                   1                      
  u_if_T_S_reg_0__dup_1_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3053.47  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         982.38  

#### Path 167 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[7]|qx_net (net)                 8                      
  ii06023/f[3] (FG6X2)                                      598.42   2795.51 r
  ii06023/xy (FG6X2)                                        180.00   2975.51 r
  ii06023|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[7]/di (REG2CKSR)                 78.40   3053.91 r
  data arrival time                                                  3053.91  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_fdma_wleft_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3053.91  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         982.82  

#### Path 168 ########################################################

  Startpoint: u_if_t_data7_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                                     1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                                     265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                                      2                      
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                                                                        0.00   2066.09 r
  u_if_t_data7_reg[6]/qx (REG2CKSR)                                                                         131.00   2197.09 r
  u_if_t_data7_reg[6]|qx_net (net)                                                                     7                      
  ii06262/f[2] (FG6X2)                                                                                      582.95   2780.04 r
  ii06262/xy (FG6X2)                                                                                        200.00   2980.04 r
  ii06262|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]/di (REG2CKSR)                         76.40   3056.44 r
  data arrival time                                                                                                  3056.44  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3056.44  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         985.35  

#### Path 169 ########################################################

  Startpoint: u_FDMA_axi_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_rstart_locked_r1_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                              Fanout      Incr      Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                      1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                      265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                       2                      
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_FDMA_axi_rstart_locked_reg/qx (REG2CKSR)                   131.00   2197.09 r
  u_FDMA_axi_rstart_locked_reg|qx_net (net)              14                      
  u_FDMA_axi_rstart_locked_r1_reg/di (REG2CKSR)                859.28   3056.37 r
  data arrival time                                                     3056.37  

  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)             2                      
  u_FDMA_axi_rstart_locked_r1_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                              5.00   2071.09  
  data required time                                                    2071.09  
  ------------------------------------------------------------------------------------
  data required time                                                    2071.09  
  data arrival time                                                     3056.37  
  ------------------------------------------------------------------------------------
  slack (MET)                                                            985.28  

#### Path 170 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[7] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[7] (BRAM18KV1)            937.47   3134.56 r
  data arrival time                                                                                                       3134.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3134.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              990.47  

#### Path 171 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06248/f[1] (FG6X2)                                      537.95   2729.04 r
  ii06248/xy (FG6X2)                                        260.00   2989.04 r
  ii06248|xy_net (net)                                 1                      
  u_if_test_cnt_reg[5]/di (REG2CKSR)                         76.40   3065.44 r
  data arrival time                                                  3065.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[4].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_test_cnt_reg[4].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_test_cnt_reg[4].sclk1 (net)                     6                      
  u_if_test_cnt_reg[5]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3065.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         994.35  

#### Path 172 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[4]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[4]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[4]|qx_net (net)                 5                      
  ii06103/f[1] (FG6X2)                                      531.47   2728.56 r
  ii06103/xy (FG6X2)                                        260.00   2988.56 r
  ii06103|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[4]/di (REG2CKSR)                      76.40   3064.96 r
  data arrival time                                                  3064.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[4]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3064.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                         993.87  

#### Path 173 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net (net)            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg/di (REG2CKSR)                       865.72   3062.81 r
  data arrival time                                                                                             3062.81  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0/clk (LBUF)                   1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0/sclk (LBUF)                   265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sclk1 (net)                    1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg/sclk0 (REG2CKSR)                      0.00   2060.09 r
  library hold time                                                                                      5.00   2065.09  
  data required time                                                                                            2065.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2065.09  
  data arrival time                                                                                             3062.81  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    997.72  

#### Path 174 ########################################################

  Startpoint: u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_fdma_wleft_cnt_reg[0]|qx_net (net)           10                      
  ii05959/f[1] (FG6X2)                                      542.95   2740.04 r
  ii05959/xy (FG6X2)                                        260.00   3000.04 r
  ii05959|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[0]/di (REG2CKSR)                 78.40   3078.44 r
  data arrival time                                                  3078.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_fdma_wleft_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3078.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1007.35  

#### Path 175 ########################################################

  Startpoint: u_if_rst_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[0]|qx_net (net)                     7                      
  ii06147/f[1] (FG6X2)                                      552.16   2749.25 r
  ii06147/xy (FG6X2)                                        260.00   3009.25 r
  ii06147|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[0]/di (REG2CKSR)                          78.40   3087.65 r
  data arrival time                                                  3087.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3087.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1016.56  

#### Path 176 ########################################################

  Startpoint: u_if_t_data5_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data5_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[6]|qx_net (net)                     4                      
  ii06210/f[0] (FG6X2)                                      531.47   2728.56 r
  ii06210/xy (FG6X2)                                        280.00   3008.56 r
  ii06210|xy_net (net)                                 1                      
  u_if_t_data5_reg[6]/di (REG2CKSR)                          78.40   3086.96 r
  data arrival time                                                  3086.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data5_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3086.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1015.87  

#### Path 177 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_web (BRAM18KV1)             947.47   3144.56 r
  data arrival time                                                                                                      3144.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3144.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1020.47  

#### Path 178 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[8] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[8] (BRAM18KV1)            967.47   3164.56 r
  data arrival time                                                                                                       3164.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3164.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1020.47  

#### Path 179 ########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                             1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                             265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                              4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                                                                0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                                                                 131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                                                             8                      
  ii06259/f[4] (FG6X2)                                                                              693.16   2884.25 r
  ii06259/xy (FG6X2)                                                                                130.00   3014.25 r
  ii06259|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]/di (REG2CKSR)                 78.40   3092.65 r
  data arrival time                                                                                          3092.65  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3092.65  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1021.56  

#### Path 180 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                             1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                             265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                              4                      
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                                                                0.00   2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                                                                 131.00   2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                                                             8                      
  ii06261/f[5] (FG6X2)                                                                              707.87   2898.96 r
  ii06261/xy (FG6X2)                                                                                120.00   3018.96 r
  ii06261|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]/di (REG2CKSR)                 78.40   3097.36 r
  data arrival time                                                                                          3097.36  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3097.36  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1026.27  

#### Path 181 ########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                    12                      
  ii06231/f[5] (FG6X2)                                      282.95   2474.04 r
  ii06231/xy (FG6X2)                                        120.00   2594.04 r
  ii06231|xy_net (net)                                 1                      
  u_if_t_data8_reg[0]/di (REG2CKSR)                         496.73   3090.77 r
  data arrival time                                                  3090.77  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                      3                      
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3090.77  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1025.68  

#### Path 182 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[12]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[12]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[12]|qx_net (net)                5                      
  ii06057/f[0] (FG6X2)                                      542.95   2740.04 r
  ii06057/xy (FG6X2)                                        280.00   3020.04 r
  ii06057|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[12]/di (REG2CKSR)                     76.40   3096.44 r
  data arrival time                                                  3096.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[12]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3096.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1025.35  

#### Path 183 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[6]/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[6]/qx (REG2CKSR)                      131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[6]|qx_net (net)                  4                      
  ii05951/f[1] (LRAM64)                                      566.47   2763.56 r
  ii05951/xy (LRAM64)                                        260.00   3023.56 r
  ii05951|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[6]/di (REG2CKSR)                  76.40   3099.96 r
  data arrival time                                                   3099.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[6]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3099.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1028.87  

#### Path 184 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                                                                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                                                                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                                                                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                                                                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                                                                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                                                                        26                      
  ii06347/f[0] (FG6X2)                                                                                      549.83   2740.92 r
  ii06347/xy (FG6X2)                                                                                        280.00   3020.92 r
  ii06347|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]/di (REG2CKSR)                  83.92   3104.84 r
  data arrival time                                                                                                  3104.84  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3104.84  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1033.75  

#### Path 185 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[21]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[21]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[21].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[21].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[21].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[21]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[21]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[21]|qx_net (net)              10                      
  ii06132/f[0] (FG6X2)                                      552.95   2744.04 r
  ii06132/xy (FG6X2)                                        280.00   3024.04 r
  ii06132|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[21]/di (REG2CKSR)                    78.40   3102.44 r
  data arrival time                                                  3102.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[21].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[21].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[21].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[21]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3102.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1037.35  

#### Path 186 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[2].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[2].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[2].sclk1 (net)                  1                      
  u_FDMA_rfdma_cnt_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[2]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[2]|qx_net (net)                 7                      
  ii05947/f[1] (FG6X2)                                      577.95   2775.04 r
  ii05947/xy (FG6X2)                                        260.00   3035.04 r
  ii05947|xy_net (net)                                 1                      
  u_FDMA_fdma_rleft_cnt_reg[2]/di (REG2CKSR)                 76.40   3111.44 r
  data arrival time                                                  3111.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3111.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1040.35  

#### Path 187 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[5]/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[5]/qx (REG2CKSR)                      131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[5]|qx_net (net)                  4                      
  ii05950/f[0] (FG6X2)                                       566.47   2763.56 r
  ii05950/xy (FG6X2)                                         280.00   3043.56 r
  ii05950|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[5]/di (REG2CKSR)                  78.40   3121.96 r
  data arrival time                                                   3121.96  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[5]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3121.96  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1050.87  

#### Path 188 ########################################################

  Startpoint: u_if_t_data7_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                                     1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                                     265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                                      2                      
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                                                                        0.00   2066.09 r
  u_if_t_data7_reg[6]/qx (REG2CKSR)                                                                         131.00   2197.09 r
  u_if_t_data7_reg[6]|qx_net (net)                                                                     7                      
  ii06319/f[3] (LRAM64)                                                                                     282.95   2480.04 r
  ii06319/xy (LRAM64)                                                                                       180.00   2660.04 r
  ii06319|xy_net (net)                                                                                 2                      
  ii06320/f[5] (LRAM64)                                                                                     265.40   2925.44 r
  ii06320/xy (LRAM64)                                                                                       120.00   3045.44 r
  ii06320|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]/di (REG2CKSR)                     76.40   3121.84 r
  data arrival time                                                                                                  3121.84  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  library hold time                                                                                           5.00   2065.09  
  data required time                                                                                                 2065.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2065.09  
  data arrival time                                                                                                  3121.84  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1056.75  

#### Path 189 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)                                                           1801.09   1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)                                                           265.00   2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)                                                            1                      
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                                                              0.00   2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                                                               131.00   2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)                                                          13                      
  ii06361/f[4] (FG6X2)                                                                                      724.84   2921.93 r
  ii06361/xy (FG6X2)                                                                                        130.00   3051.93 r
  ii06361|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]/di (REG2CKSR)                 83.92   3135.85 r
  data arrival time                                                                                                  3135.85  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3135.85  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1064.76  

#### Path 190 ########################################################

  Startpoint: u_FDMA_axi_wvalid_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_req_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_wvalid_reg/sclk1 (REG2CKSR)                      0.00   2066.09 r
  u_FDMA_axi_wvalid_reg/qx (REG2CKSR)                       131.00   2197.09 r
  u_FDMA_axi_wvalid_reg|qx_net (net)                   9                      
  ii05783/f[0] (FG6X2)                                      577.42   2774.51 r
  ii05783/xy (FG6X2)                                        280.00   3054.51 r
  ii05783|xy_net (net)                                 3                      
  u_FDMA_wburst_len_req_reg/di (REG2CKSR)                    83.92   3138.43 r
  data arrival time                                                  3138.43  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_len_req_reg.lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_wburst_len_req_reg.lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_wburst_len_req_reg.sclk1 (net)                1                      
  u_FDMA_wburst_len_req_reg/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3138.43  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1073.34  

#### Path 191 ########################################################

  Startpoint: u_if_t_data8_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                    1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                    265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                     6                      
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                                                                       0.00   2066.09 r
  u_if_t_data8_reg[3]/qx (REG2CKSR)                                                                        131.00   2197.09 r
  u_if_t_data8_reg[3]|qx_net (net)                                                                    9                      
  ii06373/f[5] (FG6X2)                                                                                     745.83   2942.92 r
  ii06373/xy (FG6X2)                                                                                       120.00   3062.92 r
  ii06373|xy_net (net)                                                                                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]/di (REG2CKSR)                 83.92   3146.84 r
  data arrival time                                                                                                 3146.84  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                          5.00   2071.09  
  data required time                                                                                                2071.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2071.09  
  data arrival time                                                                                                 3146.84  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       1075.75  

#### Path 192 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[12]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[12]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[12]|qx_net (net)                5                      
  ii06060/f[3] (FG6X2)                                      282.95   2480.04 r
  ii06060/xy (FG6X2)                                        180.00   2660.04 r
  ii06060|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[15]/di (REG2CKSR)                    496.73   3156.77 r
  data arrival time                                                  3156.77  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[15]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3156.77  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1085.68  

#### Path 193 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[23]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[23].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[23].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[23].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[23]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[23]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[23]|qx_net (net)              12                      
  ii06135/f[2] (LRAM64)                                     277.16   2474.25 r
  ii06135/xy (LRAM64)                                       200.00   2674.25 r
  ii06135|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[23]/di (REG2CKSR)                   501.73   3175.98 r
  data arrival time                                                  3175.98  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[23].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[23].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[23].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[23]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3175.98  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1104.89  

#### Path 194 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[11] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                 Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                                8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/sclk1 (REG2CKSR)                                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]/qx (REG2CKSR)                                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net (net)                               5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_ab[11] (BRAM18KV1)           1062.16   3259.25 r
  data arrival time                                                                                                        3259.25  

  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r2_clkb (BRAM18KV1)             2154.09   2154.09 r
  library hold time                                                                                               -10.00   2144.09  
  data required time                                                                                                       2144.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2144.09  
  data arrival time                                                                                                        3259.25  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              1115.16  

#### Path 195 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                            1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                            265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                             6                      
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                                                               0.00   2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                                                                131.00   2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                                                            7                      
  ii06292/f[4] (LRAM64)                                                                            796.47   2993.56 r
  ii06292/xy (LRAM64)                                                                              130.00   3123.56 r
  ii06292|xy_net (net)                                                                        1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]/di (REG2CKSR)                 76.40   3199.96 r
  data arrival time                                                                                         3199.96  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                  5.00   2065.09  
  data required time                                                                                        2065.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2065.09  
  data arrival time                                                                                         3199.96  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               1134.87  

#### Path 196 ########################################################

  Startpoint: u_if_fdma_rareq_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_req_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_rareq_reg.lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_fdma_rareq_reg.lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_fdma_rareq_reg.sclk1 (net)                      1                      
  u_if_fdma_rareq_reg/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_fdma_rareq_reg/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_fdma_rareq_reg|qx_net (net)                     8                      
  ii06049/f[2] (LRAM64)                                     734.84   2925.93 r
  ii06049/xy (LRAM64)                                       200.00   3125.93 r
  ii06049|xy_net (net)                                 1                      
  u_FDMA_rburst_len_req_reg/di (REG2CKSR)                    76.40   3202.33 r
  data arrival time                                                  3202.33  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_len_req_reg.lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_rburst_len_req_reg.lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_rburst_len_req_reg.sclk1 (net)                1                      
  u_FDMA_rburst_len_req_reg/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3202.33  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1137.24  

#### Path 197 ########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                                                                     8                      
  ii06313/f[5] (LRAM64)                                                                                     817.16   3008.25 r
  ii06313/xy (LRAM64)                                                                                       120.00   3128.25 r
  ii06313|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]/di (REG2CKSR)                 81.92   3210.17 r
  data arrival time                                                                                                  3210.17  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3210.17  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1139.08  

#### Path 198 ########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[0].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[0].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[0].sclk1 (net)                 1                      
  u_FDMA_wburst_cnt_reg[0]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[0]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[0]|qx_net (net)                8                      
  ii06071/f[4] (FG6X2)                                      277.16   2474.25 r
  ii06071/xy (FG6X2)                                        130.00   2604.25 r
  ii06071|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[0]/di (REG2CKSR)                    605.45   3209.70 r
  data arrival time                                                  3209.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[0].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[0].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[0].sclk1 (net)                 1                      
  u_FDMA_wburst_cnt_reg[0]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3209.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1138.61  

#### Path 199 ########################################################

  Startpoint: u_if_t_data7_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                                                                     1801.09   1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                                                                     265.00   2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                                                                      1                      
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                                                                        0.00   2066.09 r
  u_if_t_data7_reg[0]/qx (REG2CKSR)                                                                         131.00   2197.09 r
  u_if_t_data7_reg[0]|qx_net (net)                                                                    11                      
  ii06256/f[5] (LRAM64)                                                                                     822.16   3019.25 r
  ii06256/xy (LRAM64)                                                                                       120.00   3139.25 r
  ii06256|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]/di (REG2CKSR)                         76.40   3215.65 r
  data arrival time                                                                                                  3215.65  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3215.65  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1144.56  

#### Path 200 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg/qx (REG2CKSR)                    131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net (net)                2                      
  PCKRTINSERT_C106R75_lut_3/f[4] (FG6X2)                                                                805.88   3002.97 r
  PCKRTINSERT_C106R75_lut_3/xy (FG6X2)                                                                  130.00   3132.97 r
  PCKRTINSERT_C106R75_lut_3|xy_net (net)                                                           1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]/di (REG2CKSR)                     78.40   3211.37 r
  data arrival time                                                                                              3211.37  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1 (net)                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  library hold time                                                                                       5.00   2065.09  
  data required time                                                                                             2065.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2065.09  
  data arrival time                                                                                              3211.37  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1146.28  

#### Path 201 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net (net)            1                      
  ii06395/f[5] (FG6X2)                                                                                      560.39   2757.48 r
  ii06395/xy (FG6X2)                                                                                        120.00   2877.48 r
  ii06395|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]/di (REG2CKSR)                 340.45   3217.93 r
  data arrival time                                                                                                  3217.93  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]/sclk0 (REG2CKSR)                0.00   2060.09 r
  library hold time                                                                                           5.00   2065.09  
  data required time                                                                                                 2065.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2065.09  
  data arrival time                                                                                                  3217.93  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1152.84  

#### Path 202 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                                                              1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                                                              265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                                                               2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                                                                 0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                                                                  131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                                                             70                      
  ii06253/f[3] (FG6X2)                                                                                  765.62   2962.71 r
  ii06253/xy (FG6X2)                                                                                    180.00   3142.71 r
  ii06253|xy_net (net)                                                                             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]/di (REG2CKSR)                      83.92   3226.63 r
  data arrival time                                                                                              3226.63  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3226.63  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1155.54  

#### Path 203 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net (net)            1                      
  ii06302/f[5] (LRAM64)                                                                             260.39   2457.48 r
  ii06302/xy (LRAM64)                                                                               120.00   2577.48 r
  ii06302|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg/di (REG2CKSR)                      655.45   3232.93 r
  data arrival time                                                                                          3232.93  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg/sclk1 (REG2CKSR)                     0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3232.93  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1161.84  

#### Path 204 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[3]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[3]|qx_net (net)                 6                      
  ii05948/f[0] (FG6X2)                                      682.16   2879.25 r
  ii05948/xy (FG6X2)                                        280.00   3159.25 r
  ii05948|xy_net (net)                                 1                      
  u_FDMA_fdma_rleft_cnt_reg[3]/di (REG2CKSR)                 78.40   3237.65 r
  data arrival time                                                  3237.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3237.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1166.56  

#### Path 205 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup_3_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06115/f[5] (LRAM64)                                     282.95   2474.04 r
  ii06115/xy (LRAM64)                                       120.00   2594.04 r
  ii06115|xy_net (net)                                 5                      
  u_if_T_S_reg_1__dup_3_/di (REG2CKSR)                      648.89   3242.93 r
  data arrival time                                                  3242.93  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_3_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_1__dup_3_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_1__dup_3_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_3_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3242.93  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1171.84  

#### Path 206 ########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[6]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[6]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6]/qx (REG2CKSR)                    131.00   2191.09 r
  u_FDMA_rburst_cnt_reg[6]|qx_net (net)                5                      
  ii06042/f[3] (FG6X2)                                      271.47   2462.56 r
  ii06042/xy (FG6X2)                                        180.00   2642.56 r
  ii06042|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[8]/di (REG2CKSR)                    600.45   3243.01 r
  data arrival time                                                  3243.01  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_FDMA_rburst_cnt_reg[6].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_FDMA_rburst_cnt_reg[6].sclk1 (net)                 4                      
  u_FDMA_rburst_cnt_reg[8]/sclk0 (REG2CKSR)                   0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3243.01  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1177.92  

#### Path 207 ########################################################

  Startpoint: u_if_t_data3_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[4]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[4]|qx_net (net)                     5                      
  ii06186/f[2] (LRAM64)                                     271.47   2468.56 r
  ii06186/xy (LRAM64)                                       200.00   2668.56 r
  ii06186|xy_net (net)                                 1                      
  u_if_t_data3_reg[4]/di (REG2CKSR)                         600.45   3269.01 r
  data arrival time                                                  3269.01  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3269.01  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1197.92  

#### Path 208 ########################################################

  Startpoint: u_FDMA_axi_awvalid_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awvalid_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awvalid_reg.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_FDMA_axi_awvalid_reg.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_FDMA_axi_awvalid_reg.sclk1 (net)                   1                      
  u_FDMA_axi_awvalid_reg/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_FDMA_axi_awvalid_reg/qx (REG2CKSR)                      131.00   2191.09 r
  u_FDMA_axi_awvalid_reg|qx_net (net)                  2                      
  ii05882/f[2] (FG6X2)                                      265.88   2456.97 r
  ii05882/xy (FG6X2)                                        200.00   2656.97 r
  ii05882|xy_net (net)                                 1                      
  u_FDMA_axi_awvalid_reg/di (REG2CKSR)                      605.45   3262.42 r
  data arrival time                                                  3262.42  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awvalid_reg.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_FDMA_axi_awvalid_reg.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_FDMA_axi_awvalid_reg.sclk1 (net)                   1                      
  u_FDMA_axi_awvalid_reg/sclk0 (REG2CKSR)                     0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3262.42  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1197.33  

#### Path 209 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[6]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[6]|qx_net (net)                 4                      
  ii06022/f[0] (LRAM64)                                     727.47   2924.56 r
  ii06022/xy (LRAM64)                                       280.00   3204.56 r
  ii06022|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[6]/di (REG2CKSR)                 76.40   3280.96 r
  data arrival time                                                  3280.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)             8                      
  u_FDMA_fdma_wleft_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3280.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1209.87  

#### Path 210 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                          Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                  0.00      0.00  
  clock source latency                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                  159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net (net)            9                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/en (LBUF)              745.87   2942.96 r
  data arrival time                                                                                 2942.96  

  clock sys_clk (rise edge)                                                                  0.00      0.00  
  clock source latency                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                  159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  library hold time                                                                        -74.00   1727.09  
  data required time                                                                                1727.09  
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                1727.09  
  data arrival time                                                                                 2942.96  
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       1215.87  

#### Path 211 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                             Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1 (net)                1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net (net)               9                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/en (LBUF)             748.87   2945.96 r
  data arrival time                                                                                    2945.96  

  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/clk (LBUF)           1795.09   1795.09 r
  library hold time                                                                           -74.00   1721.09  
  data required time                                                                                   1721.09  
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1721.09  
  data arrival time                                                                                    2945.96  
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          1224.87  

#### Path 212 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_1_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_T_S_reg_0__dup_1_.lbuf1/clk (LBUF)                                                                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_1_.lbuf1/sclk (LBUF)                                                                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_1_.sclk1 (net)                                                                   1                      
  u_if_T_S_reg_0__dup_1_/sclk1 (REG2CKSR)                                                                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_1_/qx (REG2CKSR)                                                                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_1_|qx_net (net)                                                                  6                      
  ii06303/f[0] (FG6X2)                                                                                      738.95   2936.04 r
  ii06303/xy (FG6X2)                                                                                        280.00   3216.04 r
  ii06303|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]/di (REG2CKSR)                  81.92   3297.96 r
  data arrival time                                                                                                  3297.96  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3297.96  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1226.87  

#### Path 213 ########################################################

  Startpoint: u_if_t_data3_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data3_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[0]|qx_net (net)                     9                      
  ii06183/f[5] (LRAM64)                                     288.84   2485.93 r
  ii06183/xy (LRAM64)                                       120.00   2605.93 r
  ii06183|xy_net (net)                                 1                      
  u_if_t_data3_reg[1]/di (REG2CKSR)                         696.73   3302.66 r
  data arrival time                                                  3302.66  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data3_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3302.66  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1231.57  

#### Path 214 ########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                            1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                            265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                             3                      
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                                                               0.00   2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                                                                131.00   2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                                                           10                      
  ii06257/f[0] (FG6X2)                                                                             752.42   2943.51 r
  ii06257/xy (FG6X2)                                                                               280.00   3223.51 r
  ii06257|xy_net (net)                                                                        1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]/di (REG2CKSR)                76.40   3299.91 r
  data arrival time                                                                                         3299.91  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]/sclk0 (REG2CKSR)              0.00   2060.09 r
  library hold time                                                                                  5.00   2065.09  
  data required time                                                                                        2065.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2065.09  
  data arrival time                                                                                         3299.91  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               1234.82  

#### Path 215 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                               Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                       0.00      0.00  
  clock source latency                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                       159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sclk1 (net)                   1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net (net)                  3                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg/di (REG2CKSR)               1116.80   3307.89 r
  data arrival time                                                                                      3307.89  

  clock sys_clk (rise edge)                                                                       0.00      0.00  
  clock source latency                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                               5.00   2071.09  
  data required time                                                                                     2071.09  
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                     2071.09  
  data arrival time                                                                                      3307.89  
  ---------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            1236.80  

#### Path 216 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]/qx (REG2CKSR)                 131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net (net)             1                      
  ii06399/f[1] (FG6X2)                                                                                      260.39   2457.48 r
  ii06399/xy (FG6X2)                                                                                        260.00   2717.48 r
  ii06399|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]/di (REG2CKSR)                 605.45   3322.93 r
  data arrival time                                                                                                  3322.93  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1 (net)                     4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3322.93  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1251.84  

#### Path 217 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                                                                1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                                                                265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                                                                 1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                                                                   0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                                                                    131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                                                               26                      
  ii06276/f[2] (FG6X2)                                                                             854.82   3045.91 r
  ii06276/xy (FG6X2)                                                                               200.00   3245.91 r
  ii06276|xy_net (net)                                                                        1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]/di (REG2CKSR)                 76.40   3322.31 r
  data arrival time                                                                                         3322.31  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                  5.00   2071.09  
  data required time                                                                                        2071.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2071.09  
  data arrival time                                                                                         3322.31  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               1251.22  

#### Path 218 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                      
  ii05855/f[4] (FG6X2)                                      271.47   2462.56 r
  ii05855/xy (FG6X2)                                        130.00   2592.56 r
  ii05855|xy_net (net)                                 1                      
  u_FDMA_axi_awaddr_reg[14]/di (REG2CKSR)                   750.45   3343.01 r
  data arrival time                                                  3343.01  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                3                      
  u_FDMA_axi_awaddr_reg[14]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3343.01  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1271.92  

#### Path 219 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                    1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                    265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                     6                      
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                                                                       0.00   2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                                                                        131.00   2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                                                                    7                      
  ii06379/f[0] (FG6X2)                                                                                     783.42   2980.51 r
  ii06379/xy (FG6X2)                                                                                       280.00   3260.51 r
  ii06379|xy_net (net)                                                                                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]/di (REG2CKSR)                 81.92   3342.43 r
  data arrival time                                                                                                 3342.43  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                          5.00   2071.09  
  data required time                                                                                                2071.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2071.09  
  data arrival time                                                                                                 3342.43  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       1271.34  

#### Path 220 ########################################################

  Startpoint: u_if_t_data6_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data6_reg[1]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data6_reg[1]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data6_reg[1]|qx_net (net)                     8                      
  ii06213/f[1] (FG6X2)                                      282.95   2474.04 r
  ii06213/xy (FG6X2)                                        260.00   2734.04 r
  ii06213|xy_net (net)                                 1                      
  u_if_t_data6_reg[1]/di (REG2CKSR)                         605.45   3339.49 r
  data arrival time                                                  3339.49  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data6_reg[1]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3339.49  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1274.40  

#### Path 221 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r4_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r4_web (BRAM18KV1)            1207.47   3404.56 r
  data arrival time                                                                                                      3404.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r4_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3404.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1280.47  

#### Path 222 ########################################################

  Startpoint: u_if_t_data7_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                                1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                                265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                                 2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                                                                   0.00   2066.09 r
  u_if_t_data7_reg[7]/qx (REG2CKSR)                                                                    131.00   2197.09 r
  u_if_t_data7_reg[7]|qx_net (net)                                                                6                      
  ii06321/f[4] (FG6X2)                                                                                 552.87   2749.96 r
  ii06321/xy (FG6X2)                                                                                   130.00   2879.96 r
  ii06321|xy_net (net)                                                                            2                      
  ii06322/f[4] (FG6X2)                                                                                 265.40   3145.36 r
  ii06322/xy (FG6X2)                                                                                   130.00   3275.36 r
  ii06322|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]/di (REG2CKSR)                78.40   3353.76 r
  data arrival time                                                                                             3353.76  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1 (net)                4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]/sclk0 (REG2CKSR)              0.00   2060.09 r
  library hold time                                                                                      5.00   2065.09  
  data required time                                                                                            2065.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2065.09  
  data arrival time                                                                                             3353.76  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   1288.67  

#### Path 223 ########################################################

  Startpoint: u_if_t_data7_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                                                                     1801.09   1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                                                                     265.00   2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                                                                      1                      
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                                                                        0.00   2066.09 r
  u_if_t_data7_reg[0]/qx (REG2CKSR)                                                                         131.00   2197.09 r
  u_if_t_data7_reg[0]|qx_net (net)                                                                    11                      
  ii06307/f[1] (FG6X2)                                                                                      822.16   3019.25 r
  ii06307/xy (FG6X2)                                                                                        260.00   3279.25 r
  ii06307|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]/di (REG2CKSR)                 83.92   3363.17 r
  data arrival time                                                                                                  3363.17  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3363.17  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1292.08  

#### Path 224 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[23]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[23]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[23]/sclk1 (REG2CKSR)               0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23]/qx (REG2CKSR)                131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[23]|qx_net (net)            2                      
  ii05648/f[3] (FG6X2)                                       265.88   2462.97 r
  ii05648/xy (FG6X2)                                         180.00   2642.97 r
  ii05648|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[23]/di (REG2CKSR)                721.45   3364.42 r
  data arrival time                                                   3364.42  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[23]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3364.42  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1293.33  

#### Path 225 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                             Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1 (net)                1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net (net)               9                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/en (LBUF)             829.83   3026.92 r
  data arrival time                                                                                    3026.92  

  clock sys_clk (rise edge)                                                                     0.00      0.00  
  clock source latency                                                                          0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                     159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/clk (LBUF)           1795.09   1795.09 r
  library hold time                                                                           -74.00   1721.09  
  data required time                                                                                   1721.09  
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1721.09  
  data arrival time                                                                                    3026.92  
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          1305.83  

#### Path 226 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1 (net)                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net (net)                  2                      
  ii06488/f[4] (LRAM64)                                                                             505.88   2702.97 r
  ii06488/xy (LRAM64)                                                                               130.00   2832.97 r
  ii06488|xy_net (net)                                                                         2                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/en (LBUF)             212.40   3045.37 r
  data arrival time                                                                                          3045.37  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/clk (LBUF)           1801.09   1801.09 r
  library hold time                                                                                 -74.00   1727.09  
  data required time                                                                                         1727.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1727.09  
  data arrival time                                                                                          3045.37  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1318.28  

#### Path 227 ########################################################

  Startpoint: u_if_t_data2_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data2_reg[5]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_t_data2_reg[5]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_t_data2_reg[5]|qx_net (net)                     5                      
  ii06178/f[2] (FG6X2)                                      506.87   2697.96 r
  ii06178/xy (FG6X2)                                        200.00   2897.96 r
  ii06178|xy_net (net)                                 1                      
  u_if_t_data2_reg[5]/di (REG2CKSR)                         486.73   3384.69 r
  data arrival time                                                  3384.69  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data2_reg[5]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3384.69  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1319.60  

#### Path 228 ########################################################

  Startpoint: u_if_t_data5_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[0]|qx_net (net)                     9                      
  ii06203/f[4] (FG6X2)                                      517.16   2714.25 r
  ii06203/xy (FG6X2)                                        130.00   2844.25 r
  ii06203|xy_net (net)                                 1                      
  u_if_t_data5_reg[1]/di (REG2CKSR)                         550.73   3394.98 r
  data arrival time                                                  3394.98  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data5_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3394.98  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1323.89  

#### Path 229 ########################################################

  Startpoint: u_if_t_data8_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                    1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                    265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                     6                      
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                                                                       0.00   2066.09 r
  u_if_t_data8_reg[7]/qx (REG2CKSR)                                                                        131.00   2197.09 r
  u_if_t_data8_reg[7]|qx_net (net)                                                                    6                      
  ii06305/f[0] (FG6X2)                                                                                     832.95   3030.04 r
  ii06305/xy (FG6X2)                                                                                       280.00   3310.04 r
  ii06305|xy_net (net)                                                                                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]/di (REG2CKSR)                81.92   3391.96 r
  data arrival time                                                                                                 3391.96  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0/clk (LBUF)                1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0/sclk (LBUF)                265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1 (net)                 4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]/sclk0 (REG2CKSR)              0.00   2060.09 r
  library hold time                                                                                          5.00   2065.09  
  data required time                                                                                                2065.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2065.09  
  data arrival time                                                                                                 3391.96  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       1326.87  

#### Path 230 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[1]/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[1]/qx (REG2CKSR)                      131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[1]|qx_net (net)                  8                      
  ii05946/f[0] (LRAM64)                                      845.88   3042.97 r
  ii05946/xy (LRAM64)                                        280.00   3322.97 r
  ii05946|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[1]/di (REG2CKSR)                  76.40   3399.37 r
  data arrival time                                                   3399.37  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].sclk1 (net)             4                      
  u_FDMA_fdma_rleft_cnt_reg[1]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3399.37  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1328.28  

#### Path 231 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[1]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[1]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[1]|qx_net (net)                 8                      
  ii06061/f[0] (FG6X2)                                      378.18   2575.27 r
  ii06061/xy (FG6X2)                                        280.00   2855.27 r
  ii06061|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[1]/di (REG2CKSR)                     550.73   3406.00 r
  data arrival time                                                  3406.00  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[1]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3406.00  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1334.91  

#### Path 232 ########################################################

  Startpoint: u_FDMA_axi_wstart_locked_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_wstart_locked_r1_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                              Fanout      Incr      Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_wstart_locked_reg.lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_axi_wstart_locked_reg.lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg.sclk1 (net)                1                      
  u_FDMA_axi_wstart_locked_reg/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg/qx (REG2CKSR)                   131.00   2191.09 r
  u_FDMA_axi_wstart_locked_reg|qx_net (net)              14                      
  u_FDMA_axi_wstart_locked_r1_reg/di (REG2CKSR)               1213.20   3404.29 r
  data arrival time                                                     3404.29  

  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_FDMA_axi_wstart_locked_r1_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_FDMA_axi_wstart_locked_r1_reg.sclk1 (net)             1                      
  u_FDMA_axi_wstart_locked_r1_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                              5.00   2065.09  
  data required time                                                    2065.09  
  ------------------------------------------------------------------------------------
  data required time                                                    2065.09  
  data arrival time                                                     3404.29  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           1339.20  

#### Path 233 ########################################################

  Startpoint: u_if_rst_cnt_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[5]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[5]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[5]|qx_net (net)                     2                      
  ii06153/f[5] (LRAM64)                                     490.39   2687.48 r
  ii06153/xy (LRAM64)                                       120.00   2807.48 r
  ii06153|xy_net (net)                                 1                      
  ii06154/f[5] (FG6X2)                                      406.40   3213.88 r
  ii06154/xy (FG6X2)                                        120.00   3333.88 r
  ii06154|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[5]/di (REG2CKSR)                          78.40   3412.28 r
  data arrival time                                                  3412.28  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[5]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3412.28  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1341.19  

#### Path 234 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/b_addr_ext[1] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                   Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                           0.00      0.00  
  clock source latency                                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/clk (LBUF)                                 1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/sclk (LBUF)                                 265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1 (net)                                  1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (REG2CKSR)                                    0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/qx (REG2CKSR)                                     131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net (net)                                 5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/b_addr_ext[1] (BRAM18KV1)           1013.16   3204.25 r
  data arrival time                                                                                                          3204.25  

  clock sys_clk (rise edge)                                                                                           0.00      0.00  
  clock source latency                                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)               2154.09   2154.09 r
  library hold time                                                                                                -294.00   1860.09  
  data required time                                                                                                         1860.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1860.09  
  data arrival time                                                                                                          3204.25  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1344.16  

#### Path 235 ########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[7]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[7]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[7]|qx_net (net)                6                      
  ii06081/f[5] (FG6X2)                                      582.16   2779.25 r
  ii06081/xy (FG6X2)                                        120.00   2899.25 r
  ii06081|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[7]/di (REG2CKSR)                    531.73   3430.98 r
  data arrival time                                                  3430.98  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[7]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3430.98  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1359.89  

#### Path 236 ########################################################

  Startpoint: u_if_t_data1_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[154] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data1_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data1_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data1_reg[0].sclk1 (net)                                    1                      
  u_if_t_data1_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[0]|qx_net (net)                                   9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[154] (ctrl_wrapper)                        1247.16   3444.25 r
  data arrival time                                                                3444.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3444.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1368.16  

#### Path 237 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[4].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[4].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4].sclk1 (net)                   1                      
  u_FDMA_rfdma_cnt_reg[4]/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4]/qx (REG2CKSR)                      131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[4]|qx_net (net)                  5                      
  ii05949/f[0] (FG6X2)                                       883.42   3080.51 r
  ii05949/xy (FG6X2)                                         280.00   3360.51 r
  ii05949|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[4]/di (REG2CKSR)                  78.40   3438.91 r
  data arrival time                                                   3438.91  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[4]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3438.91  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1367.82  

#### Path 238 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                                 1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                                 265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                                  2                      
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)                                                          0.00   2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                                                           131.00   2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)                                                      10                      
  ii06363/f[1] (FG6X2)                                                                                  512.95   2710.04 r
  ii06363/xy (FG6X2)                                                                                    260.00   2970.04 r
  ii06363|xy_net (net)                                                                             2                      
  ii06364/f[4] (LRAM64)                                                                                 265.40   3235.44 r
  ii06364/xy (LRAM64)                                                                                   130.00   3365.44 r
  ii06364|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]/di (REG2CKSR)                 76.40   3441.84 r
  data arrival time                                                                                              3441.84  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3441.84  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1370.75  

#### Path 239 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_web (BRAM18KV1)            1307.47   3504.56 r
  data arrival time                                                                                                      3504.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3504.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1380.47  

#### Path 240 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[23].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06119/f[4] (FG6X2)                                      563.42   2754.51 r
  ii06119/xy (FG6X2)                                        130.00   2884.51 r
  ii06119|xy_net (net)                                 9                      
  u_if_fdma_waddr_r_reg[23].lbuf1/en (LBUF)                 231.12   3115.63 r
  data arrival time                                                  3115.63  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[23].lbuf1/clk (LBUF)               1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3115.63  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1388.54  

#### Path 241 ########################################################

  Startpoint: u_if_t_data7_reg[4]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                             1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                             265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                              4                      
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                                                                0.00   2060.09 r
  u_if_t_data7_reg[4]/qx (REG2CKSR)                                                                 131.00   2191.09 r
  u_if_t_data7_reg[4]|qx_net (net)                                                             7                      
  ii06260/f[4] (LRAM64)                                                                            1072.16   3263.25 r
  ii06260/xy (LRAM64)                                                                               130.00   3393.25 r
  ii06260|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]/di (REG2CKSR)                 76.40   3469.65 r
  data arrival time                                                                                          3469.65  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3469.65  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1398.56  

#### Path 242 ########################################################

  Startpoint: u_if_t_data6_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[118] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data6_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data6_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data6_reg[4]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[118] (ctrl_wrapper)                        1282.16   3479.25 r
  data arrival time                                                                3479.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3479.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1403.16  

#### Path 243 ########################################################

  Startpoint: u_if_t_data8_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                         Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                                   1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                                   265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                                    3                      
  u_if_t_data8_reg[0]/sclk0 (REG2CKSR)                                                                      0.00   2060.09 r
  u_if_t_data8_reg[0]/qx (REG2CKSR)                                                                       131.00   2191.09 r
  u_if_t_data8_reg[0]|qx_net (net)                                                                  12                      
  ii06367/f[3] (FG6X2)                                                                                   1013.95   3205.04 r
  ii06367/xy (FG6X2)                                                                                      180.00   3385.04 r
  ii06367|xy_net (net)                                                                               2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]/di (REG2CKSR)                83.92   3468.96 r
  data arrival time                                                                                                3468.96  

  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1 (net)                4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]/sclk0 (REG2CKSR)              0.00   2060.09 r
  library hold time                                                                                         5.00   2065.09  
  data required time                                                                                               2065.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2065.09  
  data arrival time                                                                                                3468.96  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      1403.87  

#### Path 244 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/b_addr_ext[0] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                   Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                           0.00      0.00  
  clock source latency                                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/clk (LBUF)                                 1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0/sclk (LBUF)                                 265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sclk1 (net)                                  1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]/sclk0 (REG2CKSR)                                    0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]/qx (REG2CKSR)                                     131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net (net)                                 5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/b_addr_ext[0] (BRAM18KV1)           1082.16   3273.25 r
  data arrival time                                                                                                          3273.25  

  clock sys_clk (rise edge)                                                                                           0.00      0.00  
  clock source latency                                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)               2154.09   2154.09 r
  library hold time                                                                                                -294.00   1860.09  
  data required time                                                                                                         1860.09  
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1860.09  
  data arrival time                                                                                                          3273.25  
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1413.16  

#### Path 245 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[10]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[10]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[10]|qx_net (net)                4                      
  ii06054/f[5] (FG6X2)                                      501.47   2698.56 r
  ii06054/xy (FG6X2)                                        120.00   2818.56 r
  ii06054|xy_net (net)                                 1                      
  ii06055/f[3] (FG6X2)                                      406.40   3224.96 r
  ii06055/xy (FG6X2)                                        180.00   3404.96 r
  ii06055|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[11]/di (REG2CKSR)                     78.40   3483.36 r
  data arrival time                                                  3483.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[11]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3483.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1412.27  

#### Path 246 ########################################################

  Startpoint: u_if_t_data2_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[88] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data2_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[88] (ctrl_wrapper)                         1295.84   3492.93 r
  data arrival time                                                                3492.93  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3492.93  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1416.84  

#### Path 247 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06198/f[4] (FG6X2)                                      300.92   2498.01 r
  ii06198/xy (FG6X2)                                        130.00   2628.01 r
  ii06198|xy_net (net)                                 1                      
  u_if_t_data4_reg[5]/di (REG2CKSR)                         855.45   3483.46 r
  data arrival time                                                  3483.46  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data4_reg[5]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3483.46  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1418.37  

#### Path 248 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[31]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[31]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[31]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[31]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[31]|qx_net (net)               2                      
  ii06145/f[3] (LRAM64)                                     570.87   2767.96 r
  ii06145/xy (LRAM64)                                       180.00   2947.96 r
  ii06145|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[31]/di (REG2CKSR)                   550.73   3498.69 r
  data arrival time                                                  3498.69  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[31]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3498.69  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1427.60  

#### Path 249 ########################################################

  Startpoint: u_if_fdma_rareq_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[9] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_fdma_rareq_reg.lbuf0/clk (LBUF)                                                                          1795.09   1795.09 r
  u_if_fdma_rareq_reg.lbuf0/sclk (LBUF)                                                                          265.00   2060.09 r
  u_if_fdma_rareq_reg.sclk1 (net)                                                                           1                      
  u_if_fdma_rareq_reg/sclk0 (REG2CKSR)                                                                             0.00   2060.09 r
  u_if_fdma_rareq_reg/qx (REG2CKSR)                                                                              131.00   2191.09 r
  u_if_fdma_rareq_reg|qx_net (net)                                                                          8                      
  C102R69emb5k_misc_1_u9_b_mux/i0 (EMBMUX5S4)                                                                   1153.84   3344.93 r
  C102R69emb5k_misc_1_u9_b_mux/o (EMBMUX5S4)                                                                     100.00   3444.93 r
  net_C102R69_c1r1_db_9 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[9] (BRAM18KV1)              0.00   3444.93 r
  data arrival time                                                                                                       3444.93  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                             -140.00   2014.09  
  data required time                                                                                                      2014.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2014.09  
  data arrival time                                                                                                       3444.93  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1430.84  

#### Path 250 ########################################################

  Startpoint: u_if_fdma_rareq_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_fdma_rareq_reg.lbuf0/clk (LBUF)                                                             1795.09   1795.09 r
  u_if_fdma_rareq_reg.lbuf0/sclk (LBUF)                                                             265.00   2060.09 r
  u_if_fdma_rareq_reg.sclk1 (net)                                                              1                      
  u_if_fdma_rareq_reg/sclk0 (REG2CKSR)                                                                0.00   2060.09 r
  u_if_fdma_rareq_reg/qx (REG2CKSR)                                                                 131.00   2191.09 r
  u_if_fdma_rareq_reg|qx_net (net)                                                             8                      
  ii06282/f[5] (FG6X2)                                                                              557.42   2748.51 r
  ii06282/xy (FG6X2)                                                                                120.00   2868.51 r
  ii06282|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]/di (REG2CKSR)                640.45   3508.96 r
  data arrival time                                                                                          3508.96  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3508.96  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1437.87  

#### Path 251 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[5] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[5] (BRAM18KV1)           1386.47   3583.56 r
  data arrival time                                                                                                       3583.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3583.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1439.47  

#### Path 252 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[9] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[9] (BRAM18KV1)           1386.47   3583.56 r
  data arrival time                                                                                                       3583.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3583.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1439.47  

#### Path 253 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                        26                      
  ii06140/f[1] (FG6X2)                                      529.82   2720.91 r
  ii06140/xy (FG6X2)                                        260.00   2980.91 r
  ii06140|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[27]/di (REG2CKSR)                   526.73   3507.64 r
  data arrival time                                                  3507.64  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[27]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3507.64  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1442.55  

#### Path 254 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                        26                      
  ii06128/f[5] (FG6X2)                                      569.83   2760.92 r
  ii06128/xy (FG6X2)                                        120.00   2880.92 r
  ii06128|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[18]/di (REG2CKSR)                   632.73   3513.65 r
  data arrival time                                                  3513.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[18]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3513.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1442.56  

#### Path 255 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[28]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[28].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[28].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[28].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[28]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[28]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[28]|qx_net (net)               9                      
  ii06143/f[5] (FG6X2)                                      521.47   2718.56 r
  ii06143/xy (FG6X2)                                        120.00   2838.56 r
  ii06143|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[29]/di (REG2CKSR)                   675.45   3514.01 r
  data arrival time                                                  3514.01  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[29]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3514.01  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1442.92  

#### Path 256 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[4] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net (net)                              6                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[4] (BRAM18KV1)           1392.16   3589.25 r
  data arrival time                                                                                                       3589.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3589.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1445.16  

#### Path 257 ########################################################

  Startpoint: u_if_t_data6_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data6_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data6_reg[7]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data6_reg[7]|qx_net (net)                     3                      
  ii06221/f[2] (LRAM64)                                     583.69   2780.78 r
  ii06221/xy (LRAM64)                                       200.00   2980.78 r
  ii06221|xy_net (net)                                 1                      
  u_if_t_data6_reg[7]/di (REG2CKSR)                         534.73   3515.51 r
  data arrival time                                                  3515.51  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data6_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3515.51  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1444.42  

#### Path 258 ########################################################

  Startpoint: u_if_t_data2_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[148] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[2]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[2]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[148] (ctrl_wrapper)                        1327.16   3524.25 r
  data arrival time                                                                3524.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3524.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1448.16  

#### Path 259 ########################################################

  Startpoint: u_if_t_data3_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                      4                      
  u_if_t_data3_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[6]|qx_net (net)                     4                      
  ii06191/f[1] (LRAM64)                                     271.47   2468.56 r
  ii06191/xy (LRAM64)                                       260.00   2728.56 r
  ii06191|xy_net (net)                                 1                      
  u_if_t_data3_reg[7]/di (REG2CKSR)                         791.73   3520.29 r
  data arrival time                                                  3520.29  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data3_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3520.29  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1449.20  

#### Path 260 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net (net)            3                      
  ii05595/f[4] (LRAM64)                                                   271.47   2468.56 r
  ii05595/xy (LRAM64)                                                     130.00   2598.56 r
  ii05595|xy_net (net)                                               2                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/en (LBUF)              584.92   3183.48 r
  data arrival time                                                                3183.48  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  library hold time                                                       -74.00   1727.09  
  data required time                                                               1727.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               1727.09  
  data arrival time                                                                3183.48  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1456.39  

#### Path 261 ########################################################

  Startpoint: u_if_t_data4_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[135] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                      
  u_if_t_data4_reg[5]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data4_reg[5]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data4_reg[5]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[135] (ctrl_wrapper)                        1342.44   3533.53 r
  data arrival time                                                                3533.53  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3533.53  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1457.44  

#### Path 262 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1 (net)                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net (net)                  2                      
  ii06488/f[4] (LRAM64)                                                                             505.88   2702.97 r
  ii06488/xy (LRAM64)                                                                               130.00   2832.97 r
  ii06488|xy_net (net)                                                                         2                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/en (LBUF)             354.92   3187.89 r
  data arrival time                                                                                          3187.89  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)           1801.09   1801.09 r
  library hold time                                                                                 -74.00   1727.09  
  data required time                                                                                         1727.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1727.09  
  data arrival time                                                                                          3187.89  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1460.80  

#### Path 263 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[11] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                 Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                                           1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                                           265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                                            2                      
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)                                                                    0.00   2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                                                                     131.00   2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)                                                                10                      
  C102R69emb5k_misc_1_u11_b_mux/i0 (EMBMUX5S4)                                                                   1182.95   3380.04 r
  C102R69emb5k_misc_1_u11_b_mux/o (EMBMUX5S4)                                                                     100.00   3480.04 r
  net_C102R69_c1r1_db_11 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[11] (BRAM18KV1)              0.00   3480.04 r
  data arrival time                                                                                                        3480.04  

  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   2154.09 r
  library hold time                                                                                              -140.00   2014.09  
  data required time                                                                                                       2014.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2014.09  
  data arrival time                                                                                                        3480.04  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              1465.95  

#### Path 264 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                        26                      
  ii06116/f[0] (FG6X2)                                      379.18   2570.27 r
  ii06116/xy (FG6X2)                                        280.00   2850.27 r
  ii06116|xy_net (net)                                 1                      
  u_if_T_S_reg[2]/di (REG2CKSR)                             680.45   3530.72 r
  data arrival time                                                  3530.72  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                            0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3530.72  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1465.63  

#### Path 265 ########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                                                 1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                                                 265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                                                  3                      
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                                                                    0.00   2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                                                                     131.00   2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                                                                10                      
  ii06309/f[4] (FG6X2)                                                                                  522.95   2714.04 r
  ii06309/xy (FG6X2)                                                                                    130.00   2844.04 r
  ii06309|xy_net (net)                                                                             2                      
  ii06310/f[5] (FG6X2)                                                                                  495.40   3339.44 r
  ii06310/xy (FG6X2)                                                                                    120.00   3459.44 r
  ii06310|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]/di (REG2CKSR)                 78.40   3537.84 r
  data arrival time                                                                                              3537.84  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3537.84  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1466.75  

#### Path 266 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                        26                      
  ii06127/f[3] (FG6X2)                                      685.83   2876.92 r
  ii06127/xy (FG6X2)                                        180.00   3056.92 r
  ii06127|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[17]/di (REG2CKSR)                   486.73   3543.65 r
  data arrival time                                                  3543.65  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[17]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3543.65  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1472.56  

#### Path 267 ########################################################

  Startpoint: u_if_t_data7_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[2]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[2]|qx_net (net)                                                                     9                      
  ii06311/f[4] (LRAM64)                                                                                    1147.95   3339.04 r
  ii06311/xy (LRAM64)                                                                                       130.00   3469.04 r
  ii06311|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]/di (REG2CKSR)                 81.92   3550.96 r
  data arrival time                                                                                                  3550.96  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3550.96  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1479.87  

#### Path 268 ########################################################

  Startpoint: u_if_t_data3_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data3_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[0]|qx_net (net)                     9                      
  ii06181/f[4] (FG6X2)                                      588.84   2785.93 r
  ii06181/xy (FG6X2)                                        130.00   2915.93 r
  ii06181|xy_net (net)                                 1                      
  u_if_t_data3_reg[0]/di (REG2CKSR)                         640.45   3556.38 r
  data arrival time                                                  3556.38  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data3_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3556.38  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1485.29  

#### Path 269 ########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[0].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[0].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[0].sclk1 (net)                 1                      
  u_FDMA_wburst_cnt_reg[0]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[0]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[0]|qx_net (net)                8                      
  ii06076/f[3] (LRAM64)                                     277.16   2474.25 r
  ii06076/xy (LRAM64)                                       180.00   2654.25 r
  ii06076|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[4]/di (REG2CKSR)                    905.45   3559.70 r
  data arrival time                                                  3559.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[4]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3559.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1488.61  

#### Path 270 ########################################################

  Startpoint: u_if_t_data2_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data2_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data2_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data2_reg[6]|qx_net (net)                     4                      
  ii06180/f[5] (FG6X2)                                      571.47   2768.56 r
  ii06180/xy (FG6X2)                                        120.00   2888.56 r
  ii06180|xy_net (net)                                 1                      
  u_if_t_data2_reg[7]/di (REG2CKSR)                         672.73   3561.29 r
  data arrival time                                                  3561.29  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                      5                      
  u_if_t_data2_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3561.29  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1490.20  

#### Path 271 ########################################################

  Startpoint: u_if_t_data5_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[126] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data5_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[4]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[126] (ctrl_wrapper)                        1371.47   3568.56 r
  data arrival time                                                                3568.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3568.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1492.47  

#### Path 272 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[8]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[8]|qx_net (net)                 7                      
  ii06093/f[4] (FG6X2)                                      593.84   2790.93 r
  ii06093/xy (FG6X2)                                        130.00   2920.93 r
  ii06093|xy_net (net)                                 1                      
  ii06094/f[5] (FG6X2)                                      446.40   3367.33 r
  ii06094/xy (FG6X2)                                        120.00   3487.33 r
  ii06094|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[11]/di (REG2CKSR)                     78.40   3565.73 r
  data arrival time                                                  3565.73  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[11]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3565.73  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1494.64  

#### Path 273 ########################################################

  Startpoint: u_if_t_data8_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                            1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                            265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                             6                      
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                                                               0.00   2066.09 r
  u_if_t_data8_reg[3]/qx (REG2CKSR)                                                                131.00   2197.09 r
  u_if_t_data8_reg[3]|qx_net (net)                                                            9                      
  ii06289/f[1] (FG6X2)                                                                            1030.83   3227.92 r
  ii06289/xy (FG6X2)                                                                               260.00   3487.92 r
  ii06289|xy_net (net)                                                                        1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]/di (REG2CKSR)                 78.40   3566.32 r
  data arrival time                                                                                         3566.32  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                  5.00   2065.09  
  data required time                                                                                        2065.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2065.09  
  data arrival time                                                                                         3566.32  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               1501.23  

#### Path 274 ########################################################

  Startpoint: u_if_t_data1_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[160] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[160] (ctrl_wrapper)                        1382.80   3579.89 r
  data arrival time                                                                3579.89  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3579.89  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1503.80  

#### Path 275 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net (net)            1                      
  ii06400/f[5] (FG6X2)                                                                              560.39   2751.48 r
  ii06400/xy (FG6X2)                                                                                120.00   2871.48 r
  ii06400|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg/di (REG2CKSR)                      712.73   3584.21 r
  data arrival time                                                                                          3584.21  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg/sclk1 (REG2CKSR)                     0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3584.21  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1513.12  

#### Path 276 ########################################################

  Startpoint: u_if_t_data5_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[0]|qx_net (net)                     9                      
  ii06205/f[3] (LRAM64)                                     277.16   2474.25 r
  ii06205/xy (LRAM64)                                       180.00   2654.25 r
  ii06205|xy_net (net)                                 1                      
  u_if_t_data5_reg[3]/di (REG2CKSR)                         935.45   3589.70 r
  data arrival time                                                  3589.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data5_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3589.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1518.61  

#### Path 277 ########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                                                                     8                      
  ii06313/f[5] (LRAM64)                                                                                     817.16   3008.25 r
  ii06313/xy (LRAM64)                                                                                       120.00   3128.25 r
  ii06313|xy_net (net)                                                                                 2                      
  ii06314/f[5] (FG6X2)                                                                                      265.40   3393.65 r
  ii06314/xy (FG6X2)                                                                                        120.00   3513.65 r
  ii06314|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]/di (REG2CKSR)                     78.40   3592.05 r
  data arrival time                                                                                                  3592.05  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3592.05  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1520.96  

#### Path 278 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r4_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r4_web (BRAM18KV1)            1448.47   3645.56 r
  data arrival time                                                                                                      3645.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r4_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3645.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1521.47  

#### Path 279 ########################################################

  Startpoint: u_if_t_data4_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[131] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                      
  u_if_t_data4_reg[1]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[1]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[1]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[131] (ctrl_wrapper)                        1401.47   3598.56 r
  data arrival time                                                                3598.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3598.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1522.47  

#### Path 280 ########################################################

  Startpoint: u_if_t_data7_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[2]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[2]|qx_net (net)                                                                     9                      
  ii06258/f[3] (FG6X2)                                                                                     1147.95   3339.04 r
  ii06258/xy (FG6X2)                                                                                        180.00   3519.04 r
  ii06258|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]/di (REG2CKSR)                         78.40   3597.44 r
  data arrival time                                                                                                  3597.44  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]/sclk1 (REG2CKSR)                       0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3597.44  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1526.35  

#### Path 281 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rfdma_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[4].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[4].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4].sclk1 (net)                  1                      
  u_FDMA_rfdma_cnt_reg[4]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[4]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[4]|qx_net (net)                 5                      
  ii06065/f[5] (FG6X2)                                      553.42   2750.51 r
  ii06065/xy (FG6X2)                                        120.00   2870.51 r
  ii06065|xy_net (net)                                 1                      
  ii06066/f[3] (FG6X2)                                      470.40   3340.91 r
  ii06066/xy (FG6X2)                                        180.00   3520.91 r
  ii06066|xy_net (net)                                 1                      
  u_FDMA_rfdma_cnt_reg[5]/di (REG2CKSR)                      78.40   3599.31 r
  data arrival time                                                  3599.31  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                  8                      
  u_FDMA_rfdma_cnt_reg[5]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3599.31  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1528.22  

#### Path 282 ########################################################

  Startpoint: u_if_t_data5_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[128] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data5_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[128] (ctrl_wrapper)                        1407.47   3604.56 r
  data arrival time                                                                3604.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3604.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1528.47  

#### Path 283 ########################################################

  Startpoint: u_if_t_data1_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[95] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[5]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[5]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[5]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[95] (ctrl_wrapper)                         1411.88   3608.97 r
  data arrival time                                                                3608.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3608.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1532.88  

#### Path 284 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r2_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r2_web (BRAM18KV1)            1463.47   3660.56 r
  data arrival time                                                                                                      3660.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r2_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3660.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1536.47  

#### Path 285 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_4_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_T_S_reg_1__dup_4_.lbuf0/clk (LBUF)                                                             1795.09   1795.09 r
  u_if_T_S_reg_1__dup_4_.lbuf0/sclk (LBUF)                                                             265.00   2060.09 r
  u_if_T_S_reg_1__dup_4_.sclk1 (net)                                                              1                      
  u_if_T_S_reg_1__dup_4_/sclk0 (REG2CKSR)                                                                0.00   2060.09 r
  u_if_T_S_reg_1__dup_4_/qx (REG2CKSR)                                                                 131.00   2191.09 r
  u_if_T_S_reg_1__dup_4_|qx_net (net)                                                             5                      
  ii06325/f[1] (FG6X2)                                                                                 516.47   2707.56 r
  ii06325/xy (FG6X2)                                                                                   260.00   2967.56 r
  ii06325|xy_net (net)                                                                            2                      
  ii06326/f[5] (FG6X2)                                                                                 451.92   3419.48 r
  ii06326/xy (FG6X2)                                                                                   120.00   3539.48 r
  ii06326|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]/di (REG2CKSR)                 76.40   3615.88 r
  data arrival time                                                                                             3615.88  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                      5.00   2071.09  
  data required time                                                                                            2071.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2071.09  
  data arrival time                                                                                             3615.88  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   1544.79  

#### Path 286 ########################################################

  Startpoint: u_if_t_data2_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[147] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                      
  u_if_t_data2_reg[1]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data2_reg[1]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data2_reg[1]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[147] (ctrl_wrapper)                        1433.16   3624.25 r
  data arrival time                                                                3624.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3624.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1548.16  

#### Path 287 ########################################################

  Startpoint: u_if_t_data1_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                      5                      
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data1_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data1_reg[1]|qx_net (net)                     8                      
  ii06166/f[3] (FG6X2)                                      517.87   2714.96 r
  ii06166/xy (FG6X2)                                        180.00   2894.96 r
  ii06166|xy_net (net)                                 1                      
  u_if_t_data1_reg[4]/di (REG2CKSR)                         729.45   3624.41 r
  data arrival time                                                  3624.41  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[4]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3624.41  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1553.32  

#### Path 288 ########################################################

  Startpoint: u_if_t_data7_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[107] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                    3                      
  u_if_t_data7_reg[1]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data7_reg[1]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data7_reg[1]|qx_net (net)                                  10                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[107] (ctrl_wrapper)                        1438.28   3629.37 r
  data arrival time                                                                3629.37  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3629.37  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1553.28  

#### Path 289 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[18]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[18]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[18]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[18]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[18]|qx_net (net)               7                      
  ii05749/f[5] (FG6X2)                                      512.42   2709.51 r
  ii05749/xy (FG6X2)                                        120.00   2829.51 r
  ii05749|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[18]/di (REG2CKSR)                   801.45   3630.96 r
  data arrival time                                                  3630.96  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                7                      
  u_FDMA_axi_araddr_reg[18]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3630.96  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1559.87  

#### Path 290 ########################################################

  Startpoint: u_if_fdma_rareq_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_rareq_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_rareq_reg.lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_fdma_rareq_reg.lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_fdma_rareq_reg.sclk1 (net)                      1                      
  u_if_fdma_rareq_reg/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_fdma_rareq_reg/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_fdma_rareq_reg|qx_net (net)                     8                      
  ii06117/f[0] (LRAM64)                                     366.44   2557.53 r
  ii06117/xy (LRAM64)                                       280.00   2837.53 r
  ii06117|xy_net (net)                                 1                      
  u_if_fdma_rareq_reg/di (REG2CKSR)                         786.73   3624.26 r
  data arrival time                                                  3624.26  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_rareq_reg.lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_fdma_rareq_reg.lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_fdma_rareq_reg.sclk1 (net)                      1                      
  u_if_fdma_rareq_reg/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3624.26  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1559.17  

#### Path 291 ########################################################

  Startpoint: u_FDMA_axi_wstart_locked_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wstart_locked_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_FDMA_axi_wstart_locked_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg.sclk1 (net)             1                      
  u_FDMA_axi_wstart_locked_reg/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_FDMA_axi_wstart_locked_reg/qx (REG2CKSR)                131.00   2191.09 r
  u_FDMA_axi_wstart_locked_reg|qx_net (net)           14                      
  ii06078/f[4] (FG6X2)                                      592.95   2784.04 r
  ii06078/xy (FG6X2)                                        130.00   2914.04 r
  ii06078|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[5]/di (REG2CKSR)                    716.73   3630.77 r
  data arrival time                                                  3630.77  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[5]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3630.77  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1559.68  

#### Path 292 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net (net)            3                      
  carry_8_3__ADD_4/b (ADD_1BIT)                                           652.88   2849.97 r
  carry_8_3__ADD_4/s (ADD_1BIT)                                           183.00   3032.97 r
  carry_8_3__ADD_4|s_net (net)                                       1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/di (REG2CKSR)                599.79   3632.76 r
  data arrival time                                                                3632.76  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3632.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1561.67  

#### Path 293 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[17].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06119/f[4] (FG6X2)                                      563.42   2754.51 r
  ii06119/xy (FG6X2)                                        130.00   2884.51 r
  ii06119|xy_net (net)                                 9                      
  u_if_fdma_waddr_r_reg[17].lbuf1/en (LBUF)                 422.20   3306.71 r
  data arrival time                                                  3306.71  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3306.71  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1579.62  

#### Path 294 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                                     1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                                     265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                                      2                      
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)                                                              0.00   2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                                                               131.00   2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)                                                          10                      
  ii06363/f[1] (FG6X2)                                                                                      512.95   2710.04 r
  ii06363/xy (FG6X2)                                                                                        260.00   2970.04 r
  ii06363|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]/di (REG2CKSR)                680.73   3650.77 r
  data arrival time                                                                                                  3650.77  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3650.77  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1579.68  

#### Path 295 ########################################################

  Startpoint: u_FDMA_axi_rstart_locked_r2_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_arvalid_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                              Fanout      Incr      Path  
  ------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_axi_rstart_locked_r1_reg.lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_axi_rstart_locked_r1_reg.sclk1 (net)             2                      
  u_FDMA_axi_rstart_locked_r2_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_axi_rstart_locked_r2_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_axi_rstart_locked_r2_reg|qx_net (net)            2                      
  ii05778/f[2] (LRAM64)                                        575.88   2772.97 r
  ii05778/xy (LRAM64)                                          200.00   2972.97 r
  ii05778|xy_net (net)                                    1                      
  u_FDMA_axi_arvalid_reg/di (REG2CKSR)                         677.73   3650.70 r
  data arrival time                                                     3650.70  

  clock sys_clk (rise edge)                                      0.00      0.00  
  clock source latency                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)      159                      
  u_FDMA_axi_arvalid_reg.lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_FDMA_axi_arvalid_reg.lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_FDMA_axi_arvalid_reg.sclk1 (net)                      1                      
  u_FDMA_axi_arvalid_reg/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                              5.00   2071.09  
  data required time                                                    2071.09  
  ------------------------------------------------------------------------------------
  data required time                                                    2071.09  
  data arrival time                                                     3650.70  
  ------------------------------------------------------------------------------------
  slack (MET)                                                           1579.61  

#### Path 296 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                              Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net (net)            5                      
  carry_11_ADD_9/b (ADD_1BIT)                                                                  667.16   2858.25 r
  carry_11_ADD_9/s (ADD_1BIT)                                                                  183.00   3041.25 r
  carry_11_ADD_9|s_net (net)                                                              1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/di (REG2CKSR)                604.79   3646.04 r
  data arrival time                                                                                     3646.04  

  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                              5.00   2065.09  
  data required time                                                                                    2065.09  
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    2065.09  
  data arrival time                                                                                     3646.04  
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1580.95  

#### Path 297 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[25]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[215] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                             1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                             265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[25]/sclk0 (REG2CKSR)                                0.00   2060.09 r
  u_FDMA_axi_awaddr_reg[25]/qx (REG2CKSR)                                 131.00   2191.09 r
  u_FDMA_axi_awaddr_reg[25]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[215] (ctrl_wrapper)                        1472.71   3663.80 r
  data arrival time                                                                3663.80  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3663.80  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1587.71  

#### Path 298 ########################################################

  Startpoint: u_if_t_data2_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[89] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data2_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[89] (ctrl_wrapper)                         1475.39   3672.48 r
  data arrival time                                                                3672.48  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3672.48  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1596.39  

#### Path 299 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1 (net)                    3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]/sclk1 (REG2CKSR)              0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]/qx (REG2CKSR)               131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net (net)           1                      
  ii06397/f[4] (FG6X2)                                                                                     260.39   2457.48 r
  ii06397/xy (FG6X2)                                                                                       130.00   2587.48 r
  ii06397|xy_net (net)                                                                                1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]/di (REG2CKSR)               1084.73   3672.21 r
  data arrival time                                                                                                 3672.21  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)                    1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)                    265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)                     5                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                          5.00   2071.09  
  data required time                                                                                                2071.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2071.09  
  data arrival time                                                                                                 3672.21  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       1601.12  

#### Path 300 ########################################################

  Startpoint: u_if_rst_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[6]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_rst_cnt_reg[6]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_rst_cnt_reg[6]|qx_net (net)                     3                      
  ii06157/f[5] (FG6X2)                                      571.47   2768.56 r
  ii06157/xy (FG6X2)                                        120.00   2888.56 r
  ii06157|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[7]/di (REG2CKSR)                         786.73   3675.29 r
  data arrival time                                                  3675.29  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_rst_cnt_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_rst_cnt_reg[0].sclk1 (net)                      8                      
  u_if_rst_cnt_reg[7]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3675.29  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1604.20  

#### Path 301 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06173/f[0] (LRAM64)                                     300.92   2498.01 r
  ii06173/xy (LRAM64)                                       280.00   2778.01 r
  ii06173|xy_net (net)                                 1                      
  u_if_t_data2_reg[1]/di (REG2CKSR)                         895.45   3673.46 r
  data arrival time                                                  3673.46  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data2_reg[1]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3673.46  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1608.37  

#### Path 302 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  carry_8_3__ADD_0.notinv0/i (CFG_NOTINV)                                 365.80   2562.89 r
  carry_8_3__ADD_0.notinv0/o (CFG_NOTINV)                                   0.00   2562.89 r
  carry_8_3__ADD_0.ainv (net)                                        1                      
  carry_8_3__ADD_0/a (ADD_1BIT)                                             0.00   2562.89 r
  carry_8_3__ADD_0/co (ADD_1BIT)                                          235.00   2797.89 r
  carry_8_3__ADD_0|co_net (net)                                      1                      
  carry_8_3__ADD_1/ci (ADD_1BIT)                                            0.00   2797.89 r
  carry_8_3__ADD_1/s (ADD_1BIT)                                           151.00   2948.89 r
  carry_8_3__ADD_1|s_net (net)                                       1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]/di (REG2CKSR)                729.79   3678.68 r
  data arrival time                                                                3678.68  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3678.68  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1607.59  

#### Path 303 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                 7                      
  u_FDMA_axi_araddr_reg[3]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_axi_araddr_reg[3]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_axi_araddr_reg[3]|qx_net (net)                3                      
  ii05771/f[4] (FG6X2)                                      571.47   2768.56 r
  ii05771/xy (FG6X2)                                        130.00   2898.56 r
  ii05771|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[3]/di (REG2CKSR)                    786.45   3685.01 r
  data arrival time                                                  3685.01  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                 7                      
  u_FDMA_axi_araddr_reg[3]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3685.01  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1613.92  

#### Path 304 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                 7                      
  u_FDMA_axi_araddr_reg[2]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_axi_araddr_reg[2]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_axi_araddr_reg[2]|qx_net (net)                3                      
  ii05766/f[4] (LRAM64)                                     571.47   2768.56 r
  ii05766/xy (LRAM64)                                       130.00   2898.56 r
  ii05766|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[2]/di (REG2CKSR)                    791.73   3690.29 r
  data arrival time                                                  3690.29  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                 7                      
  u_FDMA_axi_araddr_reg[2]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3690.29  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1619.20  

#### Path 305 ########################################################

  Startpoint: u_if_t_data5_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[0]|qx_net (net)                     9                      
  ii06202/f[4] (FG6X2)                                      571.87   2768.96 r
  ii06202/xy (FG6X2)                                        130.00   2898.96 r
  ii06202|xy_net (net)                                 1                      
  u_if_t_data5_reg[0]/di (REG2CKSR)                         791.45   3690.41 r
  data arrival time                                                  3690.41  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3690.41  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1619.32  

#### Path 306 ########################################################

  Startpoint: u_FDMA_wburst_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[7]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wburst_cnt_reg[7]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wburst_cnt_reg[7]|qx_net (net)                6                      
  ii06082/f[4] (LRAM64)                                     582.16   2779.25 r
  ii06082/xy (LRAM64)                                       130.00   2909.25 r
  ii06082|xy_net (net)                                 1                      
  u_FDMA_wburst_cnt_reg[8]/di (REG2CKSR)                    786.45   3695.70 r
  data arrival time                                                  3695.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_wburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_wburst_cnt_reg[4].sclk1 (net)                 8                      
  u_FDMA_wburst_cnt_reg[8]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3695.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1624.61  

#### Path 307 ########################################################

  Startpoint: u_if_t_data4_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[72] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data4_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[72] (ctrl_wrapper)                         1505.88   3702.97 r
  data arrival time                                                                3702.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3702.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1626.88  

#### Path 308 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net (net)            3                      
  ii05595/f[4] (LRAM64)                                                   271.47   2468.56 r
  ii05595/xy (LRAM64)                                                     130.00   2598.56 r
  ii05595|xy_net (net)                                               2                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/en (LBUF)              754.92   3353.48 r
  data arrival time                                                                3353.48  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  library hold time                                                       -74.00   1727.09  
  data required time                                                               1727.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               1727.09  
  data arrival time                                                                3353.48  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1626.39  

#### Path 309 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[16].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06119/f[4] (FG6X2)                                      563.42   2754.51 r
  ii06119/xy (FG6X2)                                        130.00   2884.51 r
  ii06119|xy_net (net)                                 9                      
  u_if_fdma_waddr_r_reg[16].lbuf1/en (LBUF)                 470.12   3354.63 r
  data arrival time                                                  3354.63  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3354.63  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1627.54  

#### Path 310 ########################################################

  Startpoint: u_if_t_data4_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[67] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                      
  u_if_t_data4_reg[1]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[1]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[1]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[67] (ctrl_wrapper)                         1517.47   3714.56 r
  data arrival time                                                                3714.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3714.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1638.47  

#### Path 311 ########################################################

  Startpoint: u_if_t_data4_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data4_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[1]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[1]|qx_net (net)                     8                      
  ii06193/f[2] (FG6X2)                                      571.87   2768.96 r
  ii06193/xy (FG6X2)                                        200.00   2968.96 r
  ii06193|xy_net (net)                                 1                      
  u_if_t_data4_reg[1]/di (REG2CKSR)                         741.73   3710.69 r
  data arrival time                                                  3710.69  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data4_reg[1]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3710.69  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1639.60  

#### Path 312 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[9] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[9] (BRAM18KV1)           1592.47   3789.56 r
  data arrival time                                                                                                       3789.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3789.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1645.47  

#### Path 313 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                          Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                                    1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                                    265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                                     2                      
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                                                                       0.00   2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                                                                        131.00   2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                                                                    8                      
  ii06365/f[2] (FG6X2)                                                                                    1238.95   3436.04 r
  ii06365/xy (FG6X2)                                                                                       200.00   3636.04 r
  ii06365|xy_net (net)                                                                                2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]/di (REG2CKSR)                83.92   3719.96 r
  data arrival time                                                                                                 3719.96  

  clock sys_clk (rise edge)                                                                                  0.00      0.00  
  clock source latency                                                                                       0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                             0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                  159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1 (net)                4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                                                                          5.00   2071.09  
  data required time                                                                                                2071.09  
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                2071.09  
  data arrival time                                                                                                 3719.96  
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                       1648.87  

#### Path 314 ########################################################

  Startpoint: u_if_t_data5_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[127] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data5_reg[5]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[5]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[5]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[127] (ctrl_wrapper)                        1527.47   3724.56 r
  data arrival time                                                                3724.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3724.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1648.47  

#### Path 315 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06120/f[4] (FG6X2)                                      574.82   2765.91 r
  ii06120/xy (FG6X2)                                        130.00   2895.91 r
  ii06120|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[13]/di (REG2CKSR)                   836.73   3732.64 r
  data arrival time                                                  3732.64  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[13]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3732.64  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1661.55  

#### Path 316 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[12]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[12]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[12]|qx_net (net)                5                      
  carry_16_5__ADD_12.notinv0/i (CFG_NOTINV)                 606.75   2803.84 r
  carry_16_5__ADD_12.notinv0/o (CFG_NOTINV)                   0.00   2803.84 r
  carry_16_5__ADD_12.ainv (net)                        1                      
  carry_16_5__ADD_12/a (ADD_1BIT)                             0.00   2803.84 r
  carry_16_5__ADD_12/s (ADD_1BIT)                           187.00   2990.84 r
  carry_16_5__ADD_12|s_net (net)                       1                      
  ii06013/f[5] (LRAM64)                                     549.46   3540.30 r
  ii06013/xy (LRAM64)                                       120.00   3660.30 r
  ii06013|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[12]/di (REG2CKSR)                76.40   3736.70 r
  data arrival time                                                  3736.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[6].sclk1 (net)             8                      
  u_FDMA_fdma_wleft_cnt_reg[12]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3736.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1665.61  

#### Path 317 ########################################################

  Startpoint: u_FDMA_rburst_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                      
  u_FDMA_rburst_cnt_reg[0]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_rburst_cnt_reg[0]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_rburst_cnt_reg[0]|qx_net (net)                8                      
  ii06031/f[1] (FG6X2)                                      652.42   2849.51 r
  ii06031/xy (FG6X2)                                        260.00   3109.51 r
  ii06031|xy_net (net)                                 1                      
  u_FDMA_rburst_cnt_reg[0]/di (REG2CKSR)                    626.73   3736.24 r
  data arrival time                                                  3736.24  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rburst_cnt_reg[4].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rburst_cnt_reg[4].sclk1 (net)                 5                      
  u_FDMA_rburst_cnt_reg[0]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3736.24  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1665.15  

#### Path 318 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data8_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06237/f[5] (FG6X2)                                      535.62   2732.71 r
  ii06237/xy (FG6X2)                                        120.00   2852.71 r
  ii06237|xy_net (net)                                 1                      
  u_if_t_data8_reg[5]/di (REG2CKSR)                         885.45   3738.16 r
  data arrival time                                                  3738.16  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                      6                      
  u_if_t_data8_reg[5]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3738.16  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1667.07  

#### Path 319 ########################################################

  Startpoint: u_if_t_data8_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[38] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                      
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data8_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data8_reg[4]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[38] (ctrl_wrapper)                         1547.47   3744.56 r
  data arrival time                                                                3744.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3744.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1668.47  

#### Path 320 ########################################################

  Startpoint: u_if_t_data6_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[57] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data6_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data6_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data6_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[57] (ctrl_wrapper)                         1547.71   3744.80 r
  data arrival time                                                                3744.80  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3744.80  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1668.71  

#### Path 321 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[253] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                      
  u_FDMA_axi_araddr_reg[5]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_FDMA_axi_araddr_reg[5]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_FDMA_axi_araddr_reg[5]|qx_net (net)                              2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[253] (ctrl_wrapper)                        1546.88   3743.97 r
  data arrival time                                                                3743.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3743.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1667.88  

#### Path 322 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[261] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                      
  u_FDMA_axi_araddr_reg[13]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[13]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[13]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[261] (ctrl_wrapper)                        1551.39   3748.48 r
  data arrival time                                                                3748.48  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3748.48  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1672.39  

#### Path 323 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06118/f[4] (FG6X2)                                      585.92   2783.01 r
  ii06118/xy (FG6X2)                                        130.00   2913.01 r
  ii06118|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[12]/di (REG2CKSR)                   831.73   3744.74 r
  data arrival time                                                  3744.74  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[12]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3744.74  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1673.65  

#### Path 324 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[28].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06119/f[4] (FG6X2)                                      563.42   2754.51 r
  ii06119/xy (FG6X2)                                        130.00   2884.51 r
  ii06119|xy_net (net)                                 9                      
  u_if_fdma_waddr_r_reg[28].lbuf1/en (LBUF)                 516.12   3400.63 r
  data arrival time                                                  3400.63  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[28].lbuf1/clk (LBUF)               1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3400.63  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1673.54  

#### Path 325 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06214/f[5] (LRAM64)                                     570.92   2768.01 r
  ii06214/xy (LRAM64)                                       120.00   2888.01 r
  ii06214|xy_net (net)                                 1                      
  u_if_t_data6_reg[2]/di (REG2CKSR)                         856.73   3744.74 r
  data arrival time                                                  3744.74  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data6_reg[2]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3744.74  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1679.65  

#### Path 326 ########################################################

  Startpoint: u_if_t_data1_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[90] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data1_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data1_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data1_reg[0].sclk1 (net)                                    1                      
  u_if_t_data1_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[0]|qx_net (net)                                   9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[90] (ctrl_wrapper)                         1572.16   3769.25 r
  data arrival time                                                                3769.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3769.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1693.16  

#### Path 327 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                                                         1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                                                         265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                                                          1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                                                            0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                                                             131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                                                        17                      
  ii06265/f[1] (FG6X2)                                                                             564.82   2755.91 r
  ii06265/xy (FG6X2)                                                                               260.00   3015.91 r
  ii06265|xy_net (net)                                                                        1                      
  PCKRTINSERT_C110R77_lut_1/f[4] (FG6X2)                                                           540.12   3556.03 r
  PCKRTINSERT_C110R77_lut_1/xy (FG6X2)                                                             130.00   3686.03 r
  PCKRTINSERT_C110R77_lut_1|xy_net (net)                                                      1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]/di (REG2CKSR)                 78.40   3764.43 r
  data arrival time                                                                                         3764.43  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)             5                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                  5.00   2071.09  
  data required time                                                                                        2071.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2071.09  
  data arrival time                                                                                         3764.43  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               1693.34  

#### Path 328 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[13]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[13]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[13]|qx_net (net)                 4                      
  carry_16_ADD_13.notinv0/i (CFG_NOTINV)                     450.17   2647.26 r
  carry_16_ADD_13.notinv0/o (CFG_NOTINV)                       0.00   2647.26 r
  carry_16_ADD_13.ainv (net)                            1                      
  carry_16_ADD_13/a (ADD_1BIT)                                 0.00   2647.26 r
  carry_16_ADD_13/s (ADD_1BIT)                               187.00   2834.26 r
  carry_16_ADD_13|s_net (net)                           1                      
  ii05943/f[0] (LRAM64)                                      573.46   3407.72 r
  ii05943/xy (LRAM64)                                        280.00   3687.72 r
  ii05943|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[13]/di (REG2CKSR)                 76.40   3764.12 r
  data arrival time                                                   3764.12  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[13]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3764.12  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1693.03  

#### Path 329 ########################################################

  Startpoint: u_if_t_data1_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[155] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data1_reg[1]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[1]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[1]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[155] (ctrl_wrapper)                        1577.16   3774.25 r
  data arrival time                                                                3774.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3774.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1698.16  

#### Path 330 ########################################################

  Startpoint: u_if_t_data5_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                      2                      
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data5_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data5_reg[0]|qx_net (net)                     9                      
  ii06204/f[5] (LRAM64)                                     517.16   2714.25 r
  ii06204/xy (LRAM64)                                       120.00   2834.25 r
  ii06204|xy_net (net)                                 1                      
  u_if_t_data5_reg[2]/di (REG2CKSR)                         935.45   3769.70 r
  data arrival time                                                  3769.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data5_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3769.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1698.61  

#### Path 331 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                                                                     8                      
  ii06317/f[3] (FG6X2)                                                                                      561.87   2752.96 r
  ii06317/xy (FG6X2)                                                                                        180.00   2932.96 r
  ii06317|xy_net (net)                                                                                 2                      
  ii06318/f[5] (FG6X2)                                                                                      637.92   3570.88 r
  ii06318/xy (FG6X2)                                                                                        120.00   3690.88 r
  ii06318|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]/di (REG2CKSR)                     78.40   3769.28 r
  data arrival time                                                                                                  3769.28  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3769.28  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1698.19  

#### Path 332 ########################################################

  Startpoint: u_if_t_data3_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[77] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data3_reg[3]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data3_reg[3]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data3_reg[3]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[77] (ctrl_wrapper)                         1581.47   3778.56 r
  data arrival time                                                                3778.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3778.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1702.47  

#### Path 333 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                                                                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                                                                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                                                                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                                                                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                                                                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                                                                        26                      
  ii06347/f[0] (FG6X2)                                                                                      549.83   2740.92 r
  ii06347/xy (FG6X2)                                                                                        280.00   3020.92 r
  ii06347|xy_net (net)                                                                                 2                      
  ii06348/f[4] (FG6X2)                                                                                      545.40   3566.32 r
  ii06348/xy (FG6X2)                                                                                        130.00   3696.32 r
  ii06348|xy_net (net)                                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]/di (REG2CKSR)                      78.40   3774.72 r
  data arrival time                                                                                                  3774.72  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  3774.72  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1703.63  

#### Path 334 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[11]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[201] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[0].lbuf0/clk (LBUF)                              1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[0].lbuf0/sclk (LBUF)                              265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[0].sclk1 (net)                               5                      
  u_FDMA_axi_awaddr_reg[11]/sclk0 (REG2CKSR)                                0.00   2060.09 r
  u_FDMA_axi_awaddr_reg[11]/qx (REG2CKSR)                                 131.00   2191.09 r
  u_FDMA_axi_awaddr_reg[11]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[201] (ctrl_wrapper)                        1590.11   3781.20 r
  data arrival time                                                                3781.20  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3781.20  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1705.11  

#### Path 335 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06158/f[5] (LRAM64)                                     553.42   2744.51 r
  ii06158/xy (LRAM64)                                       120.00   2864.51 r
  ii06158|xy_net (net)                                 1                      
  u_if_rst_cnt_reg[8]/di (REG2CKSR)                         907.73   3772.24 r
  data arrival time                                                  3772.24  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3772.24  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1707.15  

#### Path 336 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[13]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[13]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[13]|qx_net (net)               8                      
  ii05744/f[5] (FG6X2)                                      607.42   2804.51 r
  ii05744/xy (FG6X2)                                        120.00   2924.51 r
  ii05744|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[13]/di (REG2CKSR)                   861.73   3786.24 r
  data arrival time                                                  3786.24  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                8                      
  u_FDMA_axi_araddr_reg[13]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3786.24  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1715.15  

#### Path 337 ########################################################

  Startpoint: u_if_t_data2_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[149] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data2_reg[3]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[3]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[3]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[149] (ctrl_wrapper)                        1593.16   3790.25 r
  data arrival time                                                                3790.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3790.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1714.16  

#### Path 338 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[251] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                      
  u_FDMA_axi_araddr_reg[3]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_FDMA_axi_araddr_reg[3]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_FDMA_axi_araddr_reg[3]|qx_net (net)                              3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[251] (ctrl_wrapper)                        1596.47   3793.56 r
  data arrival time                                                                3793.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3793.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1717.47  

#### Path 339 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[16]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[264] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                      
  u_FDMA_axi_araddr_reg[16]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[16]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[16]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[264] (ctrl_wrapper)                        1596.88   3793.97 r
  data arrival time                                                                3793.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3793.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1717.88  

#### Path 340 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[30]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[30]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[30]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[30]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[30]|qx_net (net)               5                      
  ii05873/f[5] (LRAM64)                                     277.16   2474.25 r
  ii05873/xy (LRAM64)                                       120.00   2594.25 r
  ii05873|xy_net (net)                                 1                      
  u_FDMA_axi_awaddr_reg[30]/di (REG2CKSR)                  1188.45   3782.70 r
  data arrival time                                                  3782.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                      
  u_FDMA_axi_awaddr_reg[30]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3782.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1717.61  

#### Path 341 ########################################################

  Startpoint: u_if_t_data1_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[93] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[3]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[3]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[3]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[93] (ctrl_wrapper)                         1597.47   3794.56 r
  data arrival time                                                                3794.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3794.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1718.47  

#### Path 342 ########################################################

  Startpoint: u_if_t_data8_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[102] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                      
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data8_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data8_reg[4]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[102] (ctrl_wrapper)                        1597.47   3794.56 r
  data arrival time                                                                3794.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3794.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1718.47  

#### Path 343 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[21]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[211] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[21]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_awaddr_reg[21]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_awaddr_reg[21]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[211] (ctrl_wrapper)                        1600.88   3797.97 r
  data arrival time                                                                3797.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3797.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1721.88  

#### Path 344 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[19]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[19]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[19]|qx_net (net)               7                      
  ii06131/f[2] (LRAM64)                                     858.47   3055.56 r
  ii06131/xy (LRAM64)                                       200.00   3255.56 r
  ii06131|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[20]/di (REG2CKSR)                   531.73   3787.29 r
  data arrival time                                                  3787.29  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[20]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3787.29  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1722.20  

#### Path 345 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[27].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06119/f[4] (FG6X2)                                      563.42   2754.51 r
  ii06119/xy (FG6X2)                                        130.00   2884.51 r
  ii06119|xy_net (net)                                 9                      
  u_if_fdma_waddr_r_reg[27].lbuf0/en (LBUF)                 559.20   3443.71 r
  data arrival time                                                  3443.71  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  library hold time                                         -74.00   1721.09  
  data required time                                                 1721.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1721.09  
  data arrival time                                                  3443.71  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1722.62  

#### Path 346 ########################################################

  Startpoint: led_ctrl_ins_ctrl_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_ctrl_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/clk (LBUF)             1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].lbuf1/sclk (LBUF)             265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3].sclk1 (net)              2                      
  led_ctrl_ins_ctrl_cnt_reg[3]/sclk1 (REG2CKSR)                0.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[3]/qx (REG2CKSR)                 131.00   2197.09 r
  led_ctrl_ins_ctrl_cnt_reg[3]|qx_net (net)             5                      
  ii05654/f[5] (FG6X2)                                       537.16   2734.25 r
  ii05654/xy (FG6X2)                                         120.00   2854.25 r
  ii05654|xy_net (net)                                  1                      
  ii05655/f[4] (LRAM64)                                      260.12   3114.37 r
  ii05655/xy (LRAM64)                                        130.00   3244.37 r
  ii05655|xy_net (net)                                  1                      
  led_ctrl_ins_ctrl_cnt_reg[5]/di (REG2CKSR)                 550.73   3795.10 r
  data arrival time                                                   3795.10  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[23].sclk1 (net)             6                      
  led_ctrl_ins_ctrl_cnt_reg[5]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3795.10  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1724.01  

#### Path 347 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[12] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                 Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                                           1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                                           265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                                            2                      
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                                                                              0.00   2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                                                                               131.00   2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                                                                           8                      
  C102R69emb5k_misc_1_u12_b_mux/i0 (EMBMUX5S4)                                                                   1442.95   3640.04 r
  C102R69emb5k_misc_1_u12_b_mux/o (EMBMUX5S4)                                                                     100.00   3740.04 r
  net_C102R69_c1r1_db_12 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[12] (BRAM18KV1)              0.00   3740.04 r
  data arrival time                                                                                                        3740.04  

  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   2154.09 r
  library hold time                                                                                              -140.00   2014.09  
  data required time                                                                                                       2014.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2014.09  
  data arrival time                                                                                                        3740.04  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              1725.95  

#### Path 348 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_test_cnt_reg[6].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06242/f[2] (FG6X2)                                      852.95   3044.04 r
  ii06242/xy (FG6X2)                                        200.00   3244.04 r
  ii06242|xy_net (net)                                 3                      
  u_if_test_cnt_reg[6].lbuf0/en (LBUF)                      208.84   3452.88 r
  data arrival time                                                  3452.88  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_test_cnt_reg[6].lbuf0/clk (LBUF)                    1795.09   1795.09 r
  library hold time                                         -74.00   1721.09  
  data required time                                                 1721.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1721.09  
  data arrival time                                                  3452.88  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1731.79  

#### Path 349 ########################################################

  Startpoint: u_if_t_data2_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[83] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                      
  u_if_t_data2_reg[1]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data2_reg[1]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data2_reg[1]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[83] (ctrl_wrapper)                         1619.16   3810.25 r
  data arrival time                                                                3810.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3810.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1734.16  

#### Path 350 ########################################################

  Startpoint: u_if_t_data8_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                             1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                             265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                              6                      
  u_if_t_data8_reg[7]/sclk1 (REG2CKSR)                                                                0.00   2066.09 r
  u_if_t_data8_reg[7]/qx (REG2CKSR)                                                                 131.00   2197.09 r
  u_if_t_data8_reg[7]|qx_net (net)                                                             6                      
  ii06255/f[1] (FG6X2)                                                                              512.95   2710.04 r
  ii06255/xy (FG6X2)                                                                                260.00   2970.04 r
  ii06255|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]/di (REG2CKSR)                835.45   3805.49 r
  data arrival time                                                                                          3805.49  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                   5.00   2065.09  
  data required time                                                                                         2065.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2065.09  
  data arrival time                                                                                          3805.49  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1740.40  

#### Path 351 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[28]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06142/f[0] (LRAM64)                                     563.42   2754.51 r
  ii06142/xy (LRAM64)                                       280.00   3034.51 r
  ii06142|xy_net (net)                                 1                      
  u_if_fdma_waddr_r_reg[28]/di (REG2CKSR)                   776.73   3811.24 r
  data arrival time                                                  3811.24  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[28].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[28].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[28].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[28]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3811.24  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1740.15  

#### Path 352 ########################################################

  Startpoint: u_if_t_data1_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[159] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[5]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[5]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[5]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[159] (ctrl_wrapper)                        1620.88   3817.97 r
  data arrival time                                                                3817.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3817.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1741.88  

#### Path 353 ########################################################

  Startpoint: u_if_t_data6_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[52] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                      
  u_if_t_data6_reg[2]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data6_reg[2]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data6_reg[2]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[52] (ctrl_wrapper)                         1627.80   3818.89 r
  data arrival time                                                                3818.89  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3818.89  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1742.80  

#### Path 354 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06212/f[5] (FG6X2)                                      604.62   2801.71 r
  ii06212/xy (FG6X2)                                        120.00   2921.71 r
  ii06212|xy_net (net)                                 1                      
  u_if_t_data6_reg[0]/di (REG2CKSR)                         895.45   3817.16 r
  data arrival time                                                  3817.16  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data6_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3817.16  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1746.07  

#### Path 355 ########################################################

  Startpoint: u_FDMA_rburst_len_req_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_len_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_len_req_reg.lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_rburst_len_req_reg.lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_rburst_len_req_reg.sclk1 (net)                1                      
  u_FDMA_rburst_len_req_reg/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_FDMA_rburst_len_req_reg/qx (REG2CKSR)                   131.00   2191.09 r
  u_FDMA_rburst_len_req_reg|qx_net (net)               1                      
  ii06045/f[1] (FG6X2)                                      560.39   2751.48 r
  ii06045/xy (FG6X2)                                        260.00   3011.48 r
  ii06045|xy_net (net)                                 1                      
  u_FDMA_rburst_len_reg[0].lbuf1/en (LBUF)                  463.12   3474.60 r
  data arrival time                                                  3474.60  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_len_reg[0].lbuf1/clk (LBUF)                1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3474.60  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1747.51  

#### Path 356 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                     Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)                5                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net (net)               1                      
  ii06300/f[2] (FG6X2)                                                                                560.39   2757.48 r
  ii06300/xy (FG6X2)                                                                                  200.00   2957.48 r
  ii06300|xy_net (net)                                                                           1                      
  PCKRTINSERT_C108R74_lut_0/f[1] (FG6X2)                                                              520.12   3477.60 r
  PCKRTINSERT_C108R74_lut_0/xy (FG6X2)                                                                260.00   3737.60 r
  PCKRTINSERT_C108R74_lut_0|xy_net (net)                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/di (REG2CKSR)                   76.40   3814.00 r
  data arrival time                                                                                            3814.00  

  clock sys_clk (rise edge)                                                                             0.00      0.00  
  clock source latency                                                                                  0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                        0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                             159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg/sclk0 (REG2CKSR)                 0.00   2060.09 r
  library hold time                                                                                     5.00   2065.09  
  data required time                                                                                           2065.09  
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           2065.09  
  data arrival time                                                                                            3814.00  
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  1748.91  

#### Path 357 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[7] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[7] (BRAM18KV1)           1698.47   3895.56 r
  data arrival time                                                                                                       3895.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3895.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1751.47  

#### Path 358 ########################################################

  Startpoint: u_if_t_data7_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[44] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                      
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data7_reg[2]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data7_reg[2]|qx_net (net)                                   9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[44] (ctrl_wrapper)                         1636.84   3827.93 r
  data arrival time                                                                3827.93  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3827.93  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1751.84  

#### Path 359 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[20]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[22]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[20]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[20]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[20]|qx_net (net)              13                      
  ii05754/f[3] (FG6X2)                                      698.16   2889.25 r
  ii05754/xy (FG6X2)                                        180.00   3069.25 r
  ii05754|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[22]/di (REG2CKSR)                   755.45   3824.70 r
  data arrival time                                                  3824.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                7                      
  u_FDMA_axi_araddr_reg[22]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3824.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1753.61  

#### Path 360 ########################################################

  Startpoint: led_ctrl_ins_tem_led_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: led_ctrl_ins_tem_led_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_tem_led_reg/sclk1 (REG2CKSR)                    0.00   2066.09 r
  led_ctrl_ins_tem_led_reg/qx (REG2CKSR)                     131.00   2197.09 r
  led_ctrl_ins_tem_led_reg|qx_net (net)                 2                      
  ii05665/f[2] (FG6X2)                                       600.88   2797.97 r
  ii05665/xy (FG6X2)                                         200.00   2997.97 r
  ii05665|xy_net (net)                                  1                      
  led_ctrl_ins_tem_led_reg/di (REG2CKSR)                     831.73   3829.70 r
  data arrival time                                                   3829.70  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/clk (LBUF)            1801.09   1801.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].lbuf1/sclk (LBUF)            265.00   2066.09 r
  led_ctrl_ins_ctrl_cnt_reg[16].sclk1 (net)             5                      
  led_ctrl_ins_tem_led_reg/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3829.70  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1758.61  

#### Path 361 ########################################################

  Startpoint: u_if_t_data6_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[56] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data6_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data6_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data6_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[56] (ctrl_wrapper)                         1637.47   3834.56 r
  data arrival time                                                                3834.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3834.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1758.47  

#### Path 362 ########################################################

  Startpoint: u_if_t_data3_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[2]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data3_reg[2]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data3_reg[2]|qx_net (net)                     7                      
  ii06185/f[2] (FG6X2)                                      618.84   2815.93 r
  ii06185/xy (FG6X2)                                        200.00   3015.93 r
  ii06185|xy_net (net)                                 1                      
  u_if_t_data3_reg[3]/di (REG2CKSR)                         815.73   3831.66 r
  data arrival time                                                  3831.66  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[3]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3831.66  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1760.57  

#### Path 363 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[7]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[7]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[7]|qx_net (net)                 8                      
  ii05952/f[1] (LRAM64)                                     738.87   2935.96 r
  ii05952/xy (LRAM64)                                       260.00   3195.96 r
  ii05952|xy_net (net)                                 1                      
  u_FDMA_fdma_rleft_cnt_reg[7]/di (REG2CKSR)                635.45   3831.41 r
  data arrival time                                                  3831.41  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3831.41  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1760.32  

#### Path 364 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[27]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[275] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                      
  u_FDMA_axi_araddr_reg[27]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[27]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[27]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[275] (ctrl_wrapper)                        1641.21   3838.30 r
  data arrival time                                                                3838.30  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3838.30  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1762.21  

#### Path 365 ########################################################

  Startpoint: u_if_t_data2_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[82] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                      
  u_if_t_data2_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[0]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[82] (ctrl_wrapper)                         1641.47   3838.56 r
  data arrival time                                                                3838.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3838.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1762.47  

#### Path 366 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[16]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[16]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[16].sclk1 (net)                1                      
  u_if_fdma_waddr_r_reg[16]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[16]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[16]|qx_net (net)               5                      
  ii05747/f[1] (FG6X2)                                      582.95   2780.04 r
  ii05747/xy (FG6X2)                                        260.00   3040.04 r
  ii05747|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[16]/di (REG2CKSR)                   796.73   3836.77 r
  data arrival time                                                  3836.77  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                7                      
  u_FDMA_axi_araddr_reg[16]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3836.77  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1765.68  

#### Path 367 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[4] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net (net)                              6                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[4] (BRAM18KV1)           1714.16   3911.25 r
  data arrival time                                                                                                       3911.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3911.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1767.16  

#### Path 368 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net (net)            1                      
  ii06386/f[3] (FG6X2)                                                                                  260.39   2457.48 r
  ii06386/xy (FG6X2)                                                                                    180.00   2637.48 r
  ii06386|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]/di (REG2CKSR)                1201.45   3838.93 r
  data arrival time                                                                                              3838.93  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/clk (LBUF)             1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/sclk (LBUF)             265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1 (net)              3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3838.93  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1767.84  

#### Path 369 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06172/f[4] (LRAM64)                                     575.92   2773.01 r
  ii06172/xy (LRAM64)                                       130.00   2903.01 r
  ii06172|xy_net (net)                                 1                      
  u_if_t_data2_reg[0]/di (REG2CKSR)                         935.45   3838.46 r
  data arrival time                                                  3838.46  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data2_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3838.46  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1767.37  

#### Path 370 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                              Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1 (net)             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net (net)            5                      
  carry_11_ADD_9/b (ADD_1BIT)                                                                  667.16   2858.25 r
  carry_11_ADD_9/co (ADD_1BIT)                                                                 240.00   3098.25 r
  carry_11_ADD_9|co_net (net)                                                             1                      
  carry_11_ADD_10/ci (ADD_1BIT)                                                                  0.00   3098.25 r
  carry_11_ADD_10/s (ADD_1BIT)                                                                 151.00   3249.25 r
  carry_11_ADD_10|s_net (net)                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg/di (REG2CKSR)                    589.79   3839.04 r
  data arrival time                                                                                     3839.04  

  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sclk1 (net)                 1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg/sclk1 (REG2CKSR)                   0.00   2066.09 r
  library hold time                                                                              5.00   2071.09  
  data required time                                                                                    2071.09  
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    2071.09  
  data arrival time                                                                                     3839.04  
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1767.95  

#### Path 371 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[255] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                      
  u_FDMA_axi_araddr_reg[7]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_FDMA_axi_araddr_reg[7]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_FDMA_axi_araddr_reg[7]|qx_net (net)                              2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[255] (ctrl_wrapper)                        1650.88   3847.97 r
  data arrival time                                                                3847.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3847.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1771.88  

#### Path 372 ########################################################

  Startpoint: u_if_t_data2_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[146] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                      
  u_if_t_data2_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[0]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[146] (ctrl_wrapper)                        1651.47   3848.56 r
  data arrival time                                                                3848.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3848.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1772.47  

#### Path 373 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r3_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r3_web (BRAM18KV1)            1703.47   3900.56 r
  data arrival time                                                                                                      3900.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r3_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3900.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1776.47  

#### Path 374 ########################################################

  Startpoint: u_FDMA_fdma_wstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                             1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                             265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                              2                      
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)                                                      0.00   2066.09 r
  u_FDMA_fdma_wstart_locked_reg/qx (REG2CKSR)                                                       131.00   2197.09 r
  u_FDMA_fdma_wstart_locked_reg|qx_net (net)                                                  10                      
  ii06284/f[0] (FG6X2)                                                                              577.95   2775.04 r
  ii06284/xy (FG6X2)                                                                                280.00   3055.04 r
  ii06284|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]/di (REG2CKSR)                791.73   3846.77 r
  data arrival time                                                                                          3846.77  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3846.77  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1775.68  

#### Path 375 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[250] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[2].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[2].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_FDMA_axi_araddr_reg[2].sclk1 (net)                               7                      
  u_FDMA_axi_araddr_reg[2]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_FDMA_axi_araddr_reg[2]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_FDMA_axi_araddr_reg[2]|qx_net (net)                              3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[250] (ctrl_wrapper)                        1656.47   3853.56 r
  data arrival time                                                                3853.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3853.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1777.47  

#### Path 376 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[14]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[14]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[14]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[14]|qx_net (net)               7                      
  ii05745/f[3] (LRAM64)                                     727.47   2918.56 r
  ii05745/xy (LRAM64)                                       180.00   3098.56 r
  ii05745|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[14]/di (REG2CKSR)                   750.45   3849.01 r
  data arrival time                                                  3849.01  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                8                      
  u_FDMA_axi_araddr_reg[14]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3849.01  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1777.92  

#### Path 377 ########################################################

  Startpoint: u_if_t_data8_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[99] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data8_reg[0].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data8_reg[0].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data8_reg[0].sclk1 (net)                                    3                      
  u_if_t_data8_reg[1]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data8_reg[1]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data8_reg[1]|qx_net (net)                                  11                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[99] (ctrl_wrapper)                         1662.16   3853.25 r
  data arrival time                                                                3853.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3853.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1777.16  

#### Path 378 ########################################################

  Startpoint: u_if_t_data1_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[96] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[96] (ctrl_wrapper)                         1657.47   3854.56 r
  data arrival time                                                                3854.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3854.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1778.47  

#### Path 379 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[10].lbuf1/clk (LBUF)                1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[10].lbuf1/sclk (LBUF)                265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[10].sclk1 (net)                 5                      
  u_FDMA_rfdma_cnt_reg[8]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[8]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[8]|qx_net (net)                 7                      
  ii05953/f[0] (FG6X2)                                      732.87   2929.96 r
  ii05953/xy (FG6X2)                                        280.00   3209.96 r
  ii05953|xy_net (net)                                 1                      
  u_FDMA_fdma_rleft_cnt_reg[8]/di (REG2CKSR)                640.45   3850.41 r
  data arrival time                                                  3850.41  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[3].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[8]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3850.41  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1779.32  

#### Path 380 ########################################################

  Startpoint: u_if_t_data2_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[84] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data2_reg[2]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[2]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[2]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[84] (ctrl_wrapper)                         1659.16   3856.25 r
  data arrival time                                                                3856.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3856.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1780.16  

#### Path 381 ########################################################

  Startpoint: u_if_t_data6_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[121] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data6_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data6_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data6_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[121] (ctrl_wrapper)                        1659.71   3856.80 r
  data arrival time                                                                3856.80  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3856.80  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1780.71  

#### Path 382 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[195] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[4].lbuf0/clk (LBUF)                              1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[4].lbuf0/sclk (LBUF)                              265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[4].sclk1 (net)                               4                      
  u_FDMA_axi_awaddr_reg[5]/sclk0 (REG2CKSR)                                 0.00   2060.09 r
  u_FDMA_axi_awaddr_reg[5]/qx (REG2CKSR)                                  131.00   2191.09 r
  u_FDMA_axi_awaddr_reg[5]|qx_net (net)                              2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[195] (ctrl_wrapper)                        1665.88   3856.97 r
  data arrival time                                                                3856.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3856.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1780.88  

#### Path 383 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[29]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[29]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[30].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[30].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[30].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[29]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[29]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[29]|qx_net (net)               6                      
  ii05871/f[0] (FG6X2)                                      277.16   2474.25 r
  ii05871/xy (FG6X2)                                        280.00   2754.25 r
  ii05871|xy_net (net)                                 1                      
  u_FDMA_axi_awaddr_reg[29]/di (REG2CKSR)                  1093.73   3847.98 r
  data arrival time                                                  3847.98  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                8                      
  u_FDMA_axi_awaddr_reg[29]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3847.98  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1782.89  

#### Path 384 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[270] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                      
  u_FDMA_axi_araddr_reg[22]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[22]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[22]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[270] (ctrl_wrapper)                        1665.88   3862.97 r
  data arrival time                                                                3862.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3862.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1786.88  

#### Path 385 ########################################################

  Startpoint: u_FDMA_wburst_len_req_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[2].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_len_req_reg.lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_FDMA_wburst_len_req_reg.lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_FDMA_wburst_len_req_reg.sclk1 (net)                1                      
  u_FDMA_wburst_len_req_reg/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_FDMA_wburst_len_req_reg/qx (REG2CKSR)                   131.00   2191.09 r
  u_FDMA_wburst_len_req_reg|qx_net (net)               1                      
  ii06085/f[0] (FG6X2)                                      650.39   2841.48 r
  ii06085/xy (FG6X2)                                        280.00   3121.48 r
  ii06085|xy_net (net)                                 2                      
  u_FDMA_wburst_len_reg[2].lbuf1/en (LBUF)                  394.40   3515.88 r
  data arrival time                                                  3515.88  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3515.88  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1788.79  

#### Path 386 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[5] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[5] (BRAM18KV1)           1738.47   3935.56 r
  data arrival time                                                                                                       3935.56  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       3935.56  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1791.47  

#### Path 387 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                   Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)                                                   1801.09   1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)                                                   265.00   2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)                                                    1                      
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                                                      0.00   2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                                                       131.00   2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)                                                  13                      
  ii06283/f[4] (FG6X2)                                                                              954.84   3151.93 r
  ii06283/xy (FG6X2)                                                                                130.00   3281.93 r
  ii06283|xy_net (net)                                                                         1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]/di (REG2CKSR)                580.45   3862.38 r
  data arrival time                                                                                          3862.38  

  clock sys_clk (rise edge)                                                                           0.00      0.00  
  clock source latency                                                                                0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                      0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                           159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                   5.00   2071.09  
  data required time                                                                                         2071.09  
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         2071.09  
  data arrival time                                                                                          3862.38  
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                1791.29  

#### Path 388 ########################################################

  Startpoint: u_if_t_data7_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[42] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                                    1                      
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data7_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data7_reg[0]|qx_net (net)                                  11                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[42] (ctrl_wrapper)                         1671.87   3868.96 r
  data arrival time                                                                3868.96  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3868.96  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1792.87  

#### Path 389 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[20]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[268] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                      
  u_FDMA_axi_araddr_reg[20]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[20]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[20]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[268] (ctrl_wrapper)                        1670.88   3867.97 r
  data arrival time                                                                3867.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3867.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1791.88  

#### Path 390 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[17]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[265] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                      
  u_FDMA_axi_araddr_reg[17]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[17]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[17]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[265] (ctrl_wrapper)                        1670.88   3867.97 r
  data arrival time                                                                3867.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3867.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1791.88  

#### Path 391 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[31]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[279] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                      
  u_FDMA_axi_araddr_reg[31]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[31]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[31]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[279] (ctrl_wrapper)                        1674.02   3871.11 r
  data arrival time                                                                3871.11  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3871.11  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1795.02  

#### Path 392 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data5_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06208/f[2] (FG6X2)                                      726.92   2924.01 r
  ii06208/xy (FG6X2)                                        200.00   3124.01 r
  ii06208|xy_net (net)                                 1                      
  u_if_t_data5_reg[5]/di (REG2CKSR)                         741.73   3865.74 r
  data arrival time                                                  3865.74  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data5_reg[5]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3865.74  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1794.65  

#### Path 393 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[23]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[271] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                      
  u_FDMA_axi_araddr_reg[23]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[23]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[23]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[271] (ctrl_wrapper)                        1675.88   3872.97 r
  data arrival time                                                                3872.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3872.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1796.88  

#### Path 394 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_web (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                               Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/clk (LBUF)                                  1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1/sclk (LBUF)                                  265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1 (net)                                   1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/sclk1 (REG2CKSR)                                     0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg/qx (REG2CKSR)                                      131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net (net)                                 13                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_web (BRAM18KV1)            1723.47   3920.56 r
  data arrival time                                                                                                      3920.56  

  clock sys_clk (rise edge)                                                                                       0.00      0.00  
  clock source latency                                                                                            0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                  0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                       159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)           2154.09   2154.09 r
  library hold time                                                                                             -30.00   2124.09  
  data required time                                                                                                     2124.09  
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     2124.09  
  data arrival time                                                                                                      3920.56  
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1796.47  

#### Path 395 ########################################################

  Startpoint: u_FDMA_axi_wvalid_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[0] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                                 1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                                 265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                                  2                      
  u_FDMA_axi_wvalid_reg/sclk1 (REG2CKSR)                                    0.00   2066.09 r
  u_FDMA_axi_wvalid_reg/qx (REG2CKSR)                                     131.00   2197.09 r
  u_FDMA_axi_wvalid_reg|qx_net (net)                                 9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[0] (ctrl_wrapper)                          1678.44   3875.53 r
  data arrival time                                                                3875.53  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3875.53  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1799.44  

#### Path 396 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net (net)            3                      
  carry_8_3__ADD_7/b (ADD_1BIT)                                           660.88   2857.97 r
  carry_8_3__ADD_7/s (ADD_1BIT)                                           183.00   3040.97 r
  carry_8_3__ADD_7|s_net (net)                                       1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]/di (REG2CKSR)                829.79   3870.76 r
  data arrival time                                                                3870.76  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3870.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1799.67  

#### Path 397 ########################################################

  Startpoint: u_if_t_data8_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[39] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                      
  u_if_t_data8_reg[5]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data8_reg[5]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data8_reg[5]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[39] (ctrl_wrapper)                         1687.16   3884.25 r
  data arrival time                                                                3884.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3884.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1808.16  

#### Path 398 ########################################################

  Startpoint: u_if_T_S_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_wareq_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[2].lbuf0/clk (LBUF)                         1795.09   1795.09 r
  u_if_T_S_reg[2].lbuf0/sclk (LBUF)                         265.00   2060.09 r
  u_if_T_S_reg[2].sclk1 (net)                          1                      
  u_if_T_S_reg[2]/sclk0 (REG2CKSR)                            0.00   2060.09 r
  u_if_T_S_reg[2]/qx (REG2CKSR)                             131.00   2191.09 r
  u_if_T_S_reg[2]|qx_net (net)                        26                      
  ii06146/f[2] (FG6X2)                                      745.83   2936.92 r
  ii06146/xy (FG6X2)                                        200.00   3136.92 r
  ii06146|xy_net (net)                                 1                      
  u_if_fdma_wareq_reg/di (REG2CKSR)                         745.45   3882.37 r
  data arrival time                                                  3882.37  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                      
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3882.37  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1811.28  

#### Path 399 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                    Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net (net)            2                      
  carry_10_6__ADD_4/b (ADD_1BIT)                                                                     773.87   2970.96 r
  carry_10_6__ADD_4/s (ADD_1BIT)                                                                     183.00   3153.96 r
  carry_10_6__ADD_4|s_net (net)                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]/di (REG2CKSR)                729.79   3883.75 r
  data arrival time                                                                                           3883.75  

  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                    5.00   2071.09  
  data required time                                                                                          2071.09  
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          2071.09  
  data arrival time                                                                                           3883.75  
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 1812.66  

#### Path 400 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                    Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net (net)            2                      
  carry_10_6__ADD_8/b (ADD_1BIT)                                                                     773.87   2970.96 r
  carry_10_6__ADD_8/s (ADD_1BIT)                                                                     183.00   3153.96 r
  carry_10_6__ADD_8|s_net (net)                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]/di (REG2CKSR)                729.79   3883.75 r
  data arrival time                                                                                           3883.75  

  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                    5.00   2071.09  
  data required time                                                                                          2071.09  
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          2071.09  
  data arrival time                                                                                           3883.75  
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 1812.66  

#### Path 401 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                    Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net (net)            2                      
  carry_10_6__ADD_2/b (ADD_1BIT)                                                                     773.87   2970.96 r
  carry_10_6__ADD_2/s (ADD_1BIT)                                                                     183.00   3153.96 r
  carry_10_6__ADD_2|s_net (net)                                                                 1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]/di (REG2CKSR)                729.79   3883.75 r
  data arrival time                                                                                           3883.75  

  clock sys_clk (rise edge)                                                                            0.00      0.00  
  clock source latency                                                                                 0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                       0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                            159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                    5.00   2071.09  
  data required time                                                                                          2071.09  
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          2071.09  
  data arrival time                                                                                           3883.75  
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 1812.66  

#### Path 402 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[203] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                              3                      
  u_FDMA_axi_awaddr_reg[13]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_awaddr_reg[13]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_awaddr_reg[13]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[203] (ctrl_wrapper)                        1695.88   3892.97 r
  data arrival time                                                                3892.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3892.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1816.88  

#### Path 403 ########################################################

  Startpoint: u_if_t_data5_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[62] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data5_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[4]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[62] (ctrl_wrapper)                         1696.47   3893.56 r
  data arrival time                                                                3893.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3893.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1817.47  

#### Path 404 ########################################################

  Startpoint: u_FDMA_fdma_wleft_cnt_reg[10]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wburst_len_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].sclk1 (net)             2                      
  u_FDMA_fdma_wleft_cnt_reg[10]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[10]/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_fdma_wleft_cnt_reg[10]|qx_net (net)            5                      
  ii06087/f[5] (LRAM64)                                      277.16   2474.25 r
  ii06087/xy (LRAM64)                                        120.00   2594.25 r
  ii06087|xy_net (net)                                  1                      
  u_FDMA_wburst_len_reg[2]/di (REG2CKSR)                    1295.45   3889.70 r
  data arrival time                                                   3889.70  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wburst_len_reg[2].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wburst_len_reg[2].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wburst_len_reg[2].sclk1 (net)                  3                      
  u_FDMA_wburst_len_reg[2]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   3889.70  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1818.61  

#### Path 405 ########################################################

  Startpoint: u_FDMA_axi_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[4].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_axi_rstart_locked_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_axi_rstart_locked_reg|qx_net (net)           14                      
  ii06032/f[5] (FG6X2)                                      722.95   2920.04 r
  ii06032/xy (FG6X2)                                        120.00   3040.04 r
  ii06032|xy_net (net)                                 2                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/en (LBUF)                  507.40   3547.44 r
  data arrival time                                                  3547.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[4].lbuf1/clk (LBUF)                1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3547.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1820.35  

#### Path 406 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[25]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[273] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                      
  u_FDMA_axi_araddr_reg[25]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[25]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[25]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[273] (ctrl_wrapper)                        1699.02   3896.11 r
  data arrival time                                                                3896.11  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3896.11  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1820.02  

#### Path 407 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data1_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06168/f[3] (FG6X2)                                      761.92   2959.01 r
  ii06168/xy (FG6X2)                                        180.00   3139.01 r
  ii06168|xy_net (net)                                 1                      
  PCKRTINSERT_C120R80_lut_0/f[4] (FG6X2)                    545.12   3684.13 r
  PCKRTINSERT_C120R80_lut_0/xy (FG6X2)                      130.00   3814.13 r
  PCKRTINSERT_C120R80_lut_0|xy_net (net)               1                      
  u_if_t_data1_reg[5]/di (REG2CKSR)                          76.40   3890.53 r
  data arrival time                                                  3890.53  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                     10                      
  u_if_t_data1_reg[5]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3890.53  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1819.44  

#### Path 408 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06115/f[5] (LRAM64)                                     282.95   2474.04 r
  ii06115/xy (LRAM64)                                       120.00   2594.04 r
  ii06115|xy_net (net)                                 5                      
  u_if_T_S_reg_1__dup/di (REG2CKSR)                        1293.89   3887.93 r
  data arrival time                                                  3887.93  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup.lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_T_S_reg_1__dup.lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_T_S_reg_1__dup.sclk1 (net)                      2                      
  u_if_T_S_reg_1__dup/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3887.93  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1822.84  

#### Path 409 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_0__dup/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06114/f[2] (FG6X2)                                      574.82   2765.91 r
  ii06114/xy (FG6X2)                                        200.00   2965.91 r
  ii06114|xy_net (net)                                 5                      
  u_if_T_S_reg_0__dup/di (REG2CKSR)                         926.77   3892.68 r
  data arrival time                                                  3892.68  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup.lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_T_S_reg_1__dup.lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_T_S_reg_1__dup.sclk1 (net)                      2                      
  u_if_T_S_reg_0__dup/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3892.68  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1827.59  

#### Path 410 ########################################################

  Startpoint: u_if_t_data3_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[145] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data3_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data3_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data3_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[145] (ctrl_wrapper)                        1711.88   3908.97 r
  data arrival time                                                                3908.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3908.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1832.88  

#### Path 411 ########################################################

  Startpoint: u_if_t_data1_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[156] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[2]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[2]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[2]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[156] (ctrl_wrapper)                        1718.47   3915.56 r
  data arrival time                                                                3915.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3915.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1839.47  

#### Path 412 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_rst_cnt_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06148/f[5] (FG6X2)                                      817.95   3009.04 r
  ii06148/xy (FG6X2)                                        120.00   3129.04 r
  ii06148|xy_net (net)                                 2                      
  u_if_rst_cnt_reg[0].lbuf1/en (LBUF)                       438.40   3567.44 r
  data arrival time                                                  3567.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3567.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1840.35  

#### Path 413 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[26]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[216] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                             1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                             265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[26]/sclk0 (REG2CKSR)                                0.00   2060.09 r
  u_FDMA_axi_awaddr_reg[26]/qx (REG2CKSR)                                 131.00   2191.09 r
  u_FDMA_axi_awaddr_reg[26]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[216] (ctrl_wrapper)                        1728.04   3919.13 r
  data arrival time                                                                3919.13  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3919.13  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1843.04  

#### Path 414 ########################################################

  Startpoint: u_if_t_data7_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[3] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                          1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                          265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                           4                      
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                                                                             0.00   2060.09 r
  u_if_t_data7_reg[5]/qx (REG2CKSR)                                                                              131.00   2191.09 r
  u_if_t_data7_reg[5]|qx_net (net)                                                                          8                      
  C102R65emb5k_misc_1_u3_b_mux/i0 (EMBMUX5S4)                                                                   1567.16   3758.25 r
  C102R65emb5k_misc_1_u3_b_mux/o (EMBMUX5S4)                                                                     100.00   3858.25 r
  net_C102R65_c1r1_db_3 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[3] (BRAM18KV1)              0.00   3858.25 r
  data arrival time                                                                                                       3858.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                             -140.00   2014.09  
  data required time                                                                                                      2014.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2014.09  
  data arrival time                                                                                                       3858.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1844.16  

#### Path 415 ########################################################

  Startpoint: u_FDMA_axi_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_rburst_cnt_reg[6].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_wvalid_reg.lbuf1/clk (LBUF)                   1801.09   1801.09 r
  u_FDMA_axi_wvalid_reg.lbuf1/sclk (LBUF)                   265.00   2066.09 r
  u_FDMA_axi_wvalid_reg.sclk1 (net)                    2                      
  u_FDMA_axi_rstart_locked_reg/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_FDMA_axi_rstart_locked_reg/qx (REG2CKSR)                131.00   2197.09 r
  u_FDMA_axi_rstart_locked_reg|qx_net (net)           14                      
  ii06032/f[5] (FG6X2)                                      722.95   2920.04 r
  ii06032/xy (FG6X2)                                        120.00   3040.04 r
  ii06032|xy_net (net)                                 2                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/en (LBUF)                  533.40   3573.44 r
  data arrival time                                                  3573.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rburst_cnt_reg[6].lbuf0/clk (LBUF)                1795.09   1795.09 r
  library hold time                                         -74.00   1721.09  
  data required time                                                 1721.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1721.09  
  data arrival time                                                  3573.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1852.35  

#### Path 416 ########################################################

  Startpoint: u_if_t_data4_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data4_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data4_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_t_data4_reg[0]/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_t_data4_reg[0]|qx_net (net)                     9                      
  ii06192/f[1] (FG6X2)                                      572.16   2769.25 r
  ii06192/xy (FG6X2)                                        260.00   3029.25 r
  ii06192|xy_net (net)                                 1                      
  u_if_t_data4_reg[0]/di (REG2CKSR)                         900.45   3929.70 r
  data arrival time                                                  3929.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                      7                      
  u_if_t_data4_reg[0]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3929.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1858.61  

#### Path 417 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[15]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[205] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[15]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_awaddr_reg[15]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_awaddr_reg[15]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[205] (ctrl_wrapper)                        1736.88   3933.97 r
  data arrival time                                                                3933.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3933.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1857.88  

#### Path 418 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[6] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_ab[6] (BRAM18KV1)           1808.16   4005.25 r
  data arrival time                                                                                                       4005.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       4005.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1861.16  

#### Path 419 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[6] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                              1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                              265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                               8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net (net)                              5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[6] (BRAM18KV1)           1808.16   4005.25 r
  data arrival time                                                                                                       4005.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                              -10.00   2144.09  
  data required time                                                                                                      2144.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2144.09  
  data arrival time                                                                                                       4005.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1861.16  

#### Path 420 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[10] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                 Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)                               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)                               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)                                8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (REG2CKSR)                                  0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/qx (REG2CKSR)                                   131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net (net)                               5                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_ab[10] (BRAM18KV1)           1809.16   4006.25 r
  data arrival time                                                                                                        4006.25  

  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r2_clkb (BRAM18KV1)             2154.09   2154.09 r
  library hold time                                                                                               -10.00   2144.09  
  data required time                                                                                                       2144.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2144.09  
  data arrival time                                                                                                        4006.25  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              1862.16  

#### Path 421 ########################################################

  Startpoint: u_if_t_data4_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[70] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data4_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[4]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[70] (ctrl_wrapper)                         1742.16   3939.25 r
  data arrival time                                                                3939.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3939.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1863.16  

#### Path 422 ########################################################

  Startpoint: u_if_t_data5_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[63] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data5_reg[5]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[5]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[5]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[63] (ctrl_wrapper)                         1743.47   3940.56 r
  data arrival time                                                                3940.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3940.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1864.47  

#### Path 423 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[24]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[272] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                      
  u_FDMA_axi_araddr_reg[24]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[24]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[24]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[272] (ctrl_wrapper)                        1746.21   3943.30 r
  data arrival time                                                                3943.30  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3943.30  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1867.21  

#### Path 424 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                  Fanout      Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                                                         1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                                                         265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                                                          2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                                                            0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                                                             131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                                                        70                      
  ii06253/f[3] (FG6X2)                                                                             765.62   2962.71 r
  ii06253/xy (FG6X2)                                                                               180.00   3142.71 r
  ii06253|xy_net (net)                                                                        2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]/di (REG2CKSR)                797.25   3939.96 r
  data arrival time                                                                                         3939.96  

  clock sys_clk (rise edge)                                                                          0.00      0.00  
  clock source latency                                                                               0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                     0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                          159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1 (net)             5                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                  5.00   2071.09  
  data required time                                                                                        2071.09  
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        2071.09  
  data arrival time                                                                                         3939.96  
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               1868.87  

#### Path 425 ########################################################

  Startpoint: u_if_t_data7_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[4] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                                                          1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                                                          265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                                                           2                      
  u_if_t_data7_reg[6]/sclk1 (REG2CKSR)                                                                             0.00   2066.09 r
  u_if_t_data7_reg[6]/qx (REG2CKSR)                                                                              131.00   2197.09 r
  u_if_t_data7_reg[6]|qx_net (net)                                                                          7                      
  C102R65emb5k_misc_1_u4_b_mux/i0 (EMBMUX5S4)                                                                   1587.95   3785.04 r
  C102R65emb5k_misc_1_u4_b_mux/o (EMBMUX5S4)                                                                     100.00   3885.04 r
  net_C102R65_c1r1_db_4 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[4] (BRAM18KV1)              0.00   3885.04 r
  data arrival time                                                                                                       3885.04  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                             -140.00   2014.09  
  data required time                                                                                                      2014.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2014.09  
  data arrival time                                                                                                       3885.04  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1870.95  

#### Path 426 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                              Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net (net)            5                      
  carry_11_ADD_1/b (ADD_1BIT)                                                                  931.47   3128.56 r
  carry_11_ADD_1/s (ADD_1BIT)                                                                  183.00   3311.56 r
  carry_11_ADD_1|s_net (net)                                                              1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/di (REG2CKSR)                629.79   3941.35 r
  data arrival time                                                                                     3941.35  

  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                              5.00   2071.09  
  data required time                                                                                    2071.09  
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    2071.09  
  data arrival time                                                                                     3941.35  
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1870.26  

#### Path 427 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg[1]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06115/f[5] (LRAM64)                                     282.95   2474.04 r
  ii06115/xy (LRAM64)                                       120.00   2594.04 r
  ii06115|xy_net (net)                                 5                      
  u_if_T_S_reg[1]/di (REG2CKSR)                            1348.89   3942.93 r
  data arrival time                                                  3942.93  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg[0].lbuf1/clk (LBUF)                         1801.09   1801.09 r
  u_if_T_S_reg[0].lbuf1/sclk (LBUF)                         265.00   2066.09 r
  u_if_T_S_reg[0].sclk1 (net)                          2                      
  u_if_T_S_reg[1]/sclk1 (REG2CKSR)                            0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3942.93  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1871.84  

#### Path 428 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                              Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/qx (REG2CKSR)                131.00   2197.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net (net)            5                      
  carry_11_ADD_6/b (ADD_1BIT)                                                                  934.16   3131.25 r
  carry_11_ADD_6/s (ADD_1BIT)                                                                  183.00   3314.25 r
  carry_11_ADD_6|s_net (net)                                                              1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/di (REG2CKSR)                629.79   3944.04 r
  data arrival time                                                                                     3944.04  

  clock sys_clk (rise edge)                                                                      0.00      0.00  
  clock source latency                                                                           0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                 0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                      159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                              5.00   2071.09  
  data required time                                                                                    2071.09  
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    2071.09  
  data arrival time                                                                                     3944.04  
  --------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1872.95  

#### Path 429 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_1_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_T_S_reg_0__dup_1_.lbuf1/clk (LBUF)                                                              1801.09   1801.09 r
  u_if_T_S_reg_0__dup_1_.lbuf1/sclk (LBUF)                                                              265.00   2066.09 r
  u_if_T_S_reg_0__dup_1_.sclk1 (net)                                                               1                      
  u_if_T_S_reg_0__dup_1_/sclk1 (REG2CKSR)                                                                 0.00   2066.09 r
  u_if_T_S_reg_0__dup_1_/qx (REG2CKSR)                                                                  131.00   2197.09 r
  u_if_T_S_reg_0__dup_1_|qx_net (net)                                                              6                      
  ii06303/f[0] (FG6X2)                                                                                  738.95   2936.04 r
  ii06303/xy (FG6X2)                                                                                    280.00   3216.04 r
  ii06303|xy_net (net)                                                                             2                      
  ii06304/f[2] (FG6X2)                                                                                  451.92   3667.96 r
  ii06304/xy (FG6X2)                                                                                    200.00   3867.96 r
  ii06304|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]/di (REG2CKSR)                  76.40   3944.36 r
  data arrival time                                                                                              3944.36  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3944.36  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1873.27  

#### Path 430 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06188/f[5] (LRAM64)                                     785.62   2982.71 r
  ii06188/xy (LRAM64)                                       120.00   3102.71 r
  ii06188|xy_net (net)                                 1                      
  u_if_t_data3_reg[5]/di (REG2CKSR)                         841.73   3944.44 r
  data arrival time                                                  3944.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                      8                      
  u_if_t_data3_reg[5]/sclk1 (REG2CKSR)                        0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3944.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1873.35  

#### Path 431 ########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[1] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                          1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                          265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                           4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                                                                             0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                                                                              131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                                                                          8                      
  C102R65emb5k_misc_1_u1_b_mux/i0 (EMBMUX5S4)                                                                   1598.16   3789.25 r
  C102R65emb5k_misc_1_u1_b_mux/o (EMBMUX5S4)                                                                     100.00   3889.25 r
  net_C102R65_c1r1_db_1 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[1] (BRAM18KV1)              0.00   3889.25 r
  data arrival time                                                                                                       3889.25  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                             -140.00   2014.09  
  data required time                                                                                                      2014.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2014.09  
  data arrival time                                                                                                       3889.25  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1875.16  

#### Path 432 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[17]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[207] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[17]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_awaddr_reg[17]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_awaddr_reg[17]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[207] (ctrl_wrapper)                        1755.88   3952.97 r
  data arrival time                                                                3952.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3952.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1876.88  

#### Path 433 ########################################################

  Startpoint: u_if_t_data4_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[134] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data4_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[4]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[134] (ctrl_wrapper)                        1762.16   3959.25 r
  data arrival time                                                                3959.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3959.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1883.16  

#### Path 434 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data6_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06218/f[5] (FG6X2)                                      726.92   2924.01 r
  ii06218/xy (FG6X2)                                        120.00   3044.01 r
  ii06218|xy_net (net)                                 1                      
  PCKRTINSERT_C116R79_lut_0/f[4] (FG6X2)                    701.12   3745.13 r
  PCKRTINSERT_C116R79_lut_0/xy (FG6X2)                      130.00   3875.13 r
  PCKRTINSERT_C116R79_lut_0|xy_net (net)               1                      
  u_if_t_data6_reg[5]/di (REG2CKSR)                          76.40   3951.53 r
  data arrival time                                                  3951.53  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                      6                      
  u_if_t_data6_reg[5]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  3951.53  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1886.44  

#### Path 435 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[22]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[212] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[22]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_awaddr_reg[22]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_awaddr_reg[22]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[212] (ctrl_wrapper)                        1766.88   3963.97 r
  data arrival time                                                                3963.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3963.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1887.88  

#### Path 436 ########################################################

  Startpoint: u_if_t_data6_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[120] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data6_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data6_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data6_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[120] (ctrl_wrapper)                        1766.47   3963.56 r
  data arrival time                                                                3963.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3963.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1887.47  

#### Path 437 ########################################################

  Startpoint: u_if_t_data7_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_t_data7_reg[0].lbuf1/clk (LBUF)                                                                 1801.09   1801.09 r
  u_if_t_data7_reg[0].lbuf1/sclk (LBUF)                                                                 265.00   2066.09 r
  u_if_t_data7_reg[0].sclk1 (net)                                                                  1                      
  u_if_t_data7_reg[0]/sclk1 (REG2CKSR)                                                                    0.00   2066.09 r
  u_if_t_data7_reg[0]/qx (REG2CKSR)                                                                     131.00   2197.09 r
  u_if_t_data7_reg[0]|qx_net (net)                                                                11                      
  ii06307/f[1] (FG6X2)                                                                                  822.16   3019.25 r
  ii06307/xy (FG6X2)                                                                                    260.00   3279.25 r
  ii06307|xy_net (net)                                                                             2                      
  ii06308/f[4] (FG6X2)                                                                                  475.92   3755.17 r
  ii06308/xy (FG6X2)                                                                                    130.00   3885.17 r
  ii06308|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]/di (REG2CKSR)                 76.40   3961.57 r
  data arrival time                                                                                              3961.57  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1 (net)             7                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              3961.57  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1890.48  

#### Path 438 ########################################################

  Startpoint: u_if_T_S_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[1] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_T_S_reg[0].lbuf1/clk (LBUF)                                                                              1801.09   1801.09 r
  u_if_T_S_reg[0].lbuf1/sclk (LBUF)                                                                              265.00   2066.09 r
  u_if_T_S_reg[0].sclk1 (net)                                                                               2                      
  u_if_T_S_reg[1]/sclk1 (REG2CKSR)                                                                                 0.00   2066.09 r
  u_if_T_S_reg[1]/qx (REG2CKSR)                                                                                  131.00   2197.09 r
  u_if_T_S_reg[1]|qx_net (net)                                                                              2                      
  C80R65emb5k_misc_1_u1_b_mux/i0 (EMBMUX5S4)                                                                    1606.88   3803.97 r
  C80R65emb5k_misc_1_u1_b_mux/o (EMBMUX5S4)                                                                      100.00   3903.97 r
  net_C80R65_c1r1_db_1 (net)                                                                                1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_db[1] (BRAM18KV1)              0.00   3903.97 r
  data arrival time                                                                                                       3903.97  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                             -140.00   2014.09  
  data required time                                                                                                      2014.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2014.09  
  data arrival time                                                                                                       3903.97  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1889.88  

#### Path 439 ########################################################

  Startpoint: u_if_t_data6_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[54] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data6_reg[4]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data6_reg[4]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data6_reg[4]|qx_net (net)                                   5                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[54] (ctrl_wrapper)                         1772.49   3969.58 r
  data arrival time                                                                3969.58  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3969.58  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1893.49  

#### Path 440 ########################################################

  Startpoint: u_if_t_data8_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                 6                      
  u_if_t_data8_reg[6]/sclk1 (REG2CKSR)                                                                   0.00   2066.09 r
  u_if_t_data8_reg[6]/qx (REG2CKSR)                                                                    131.00   2197.09 r
  u_if_t_data8_reg[6]|qx_net (net)                                                                7                      
  ii06379/f[0] (FG6X2)                                                                                 783.42   2980.51 r
  ii06379/xy (FG6X2)                                                                                   280.00   3260.51 r
  ii06379|xy_net (net)                                                                            2                      
  ii06380/f[4] (FG6X2)                                                                                 491.92   3752.43 r
  ii06380/xy (FG6X2)                                                                                   130.00   3882.43 r
  ii06380|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]/di (REG2CKSR)                 78.40   3960.83 r
  data arrival time                                                                                             3960.83  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1 (net)             4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]/sclk0 (REG2CKSR)               0.00   2060.09 r
  library hold time                                                                                      5.00   2065.09  
  data required time                                                                                            2065.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2065.09  
  data arrival time                                                                                             3960.83  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   1895.74  

#### Path 441 ########################################################

  Startpoint: u_if_t_data1_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[97] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[97] (ctrl_wrapper)                         1775.88   3972.97 r
  data arrival time                                                                3972.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3972.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1896.88  

#### Path 442 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_wfdma_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                  7                      
  u_FDMA_wfdma_cnt_reg[4]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[4]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[4]|qx_net (net)                 5                      
  ii06104/f[5] (FG6X2)                                      682.47   2879.56 r
  ii06104/xy (FG6X2)                                        120.00   2999.56 r
  ii06104|xy_net (net)                                 1                      
  ii06105/f[1] (FG6X2)                                      632.40   3631.96 r
  ii06105/xy (FG6X2)                                        260.00   3891.96 r
  ii06105|xy_net (net)                                 1                      
  u_FDMA_wfdma_cnt_reg[5]/di (REG2CKSR)                      76.40   3968.36 r
  data arrival time                                                  3968.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[5]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3968.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1897.27  

#### Path 443 ########################################################

  Startpoint: u_if_t_data5_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[61] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data5_reg[3]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[3]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[3]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[61] (ctrl_wrapper)                         1777.87   3974.96 r
  data arrival time                                                                3974.96  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3974.96  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1898.87  

#### Path 444 ########################################################

  Startpoint: u_if_t_data8_reg[5]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                 6                      
  u_if_t_data8_reg[5]/sclk1 (REG2CKSR)                                                                   0.00   2066.09 r
  u_if_t_data8_reg[5]/qx (REG2CKSR)                                                                    131.00   2197.09 r
  u_if_t_data8_reg[5]|qx_net (net)                                                                7                      
  ii06377/f[5] (FG6X2)                                                                                 723.16   2920.25 r
  ii06377/xy (FG6X2)                                                                                   120.00   3040.25 r
  ii06377|xy_net (net)                                                                            2                      
  ii06378/f[0] (FG6X2)                                                                                 575.40   3615.65 r
  ii06378/xy (FG6X2)                                                                                   280.00   3895.65 r
  ii06378|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]/di (REG2CKSR)                 78.40   3974.05 r
  data arrival time                                                                                             3974.05  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1 (net)             6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                      5.00   2071.09  
  data required time                                                                                            2071.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2071.09  
  data arrival time                                                                                             3974.05  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   1902.96  

#### Path 445 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net (net)            3                      
  carry_8_3__ADD_4/b (ADD_1BIT)                                           652.88   2849.97 r
  carry_8_3__ADD_4/co (ADD_1BIT)                                          240.00   3089.97 r
  carry_8_3__ADD_4|co_net (net)                                      1                      
  carry_8_3__ADD_5/ci (ADD_1BIT)                                            0.00   3089.97 r
  carry_8_3__ADD_5/s (ADD_1BIT)                                           151.00   3240.97 r
  carry_8_3__ADD_5|s_net (net)                                       1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]/di (REG2CKSR)                734.79   3975.76 r
  data arrival time                                                                3975.76  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                3975.76  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1904.67  

#### Path 446 ########################################################

  Startpoint: u_if_t_data5_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[64] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data5_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[64] (ctrl_wrapper)                         1783.47   3980.56 r
  data arrival time                                                                3980.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3980.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1904.47  

#### Path 447 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[19]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[19]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[19]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[19]|qx_net (net)               7                      
  ii05860/f[3] (FG6X2)                                      893.47   3090.56 r
  ii05860/xy (FG6X2)                                        180.00   3270.56 r
  ii05860|xy_net (net)                                 1                      
  PCKRTINSERT_C100R81_lut_1/f[3] (FG6X2)                    446.40   3716.96 r
  PCKRTINSERT_C100R81_lut_1/xy (FG6X2)                      180.00   3896.96 r
  PCKRTINSERT_C100R81_lut_1|xy_net (net)               1                      
  u_FDMA_axi_awaddr_reg[19]/di (REG2CKSR)                    78.40   3975.36 r
  data arrival time                                                  3975.36  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awaddr_reg[21].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[21].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[21].sclk1 (net)                8                      
  u_FDMA_axi_awaddr_reg[19]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3975.36  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1904.27  

#### Path 448 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[17]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[17]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[17]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[17]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[17]|qx_net (net)               4                      
  ii05748/f[5] (FG6X2)                                      495.88   2692.97 r
  ii05748/xy (FG6X2)                                        120.00   2812.97 r
  ii05748|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[17]/di (REG2CKSR)                  1161.73   3974.70 r
  data arrival time                                                  3974.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                7                      
  u_FDMA_axi_araddr_reg[17]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3974.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1903.61  

#### Path 449 ########################################################

  Startpoint: u_if_t_data7_reg[2]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[0] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                Fanout      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                          1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                          265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                           4                      
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                                                                             0.00   2060.09 r
  u_if_t_data7_reg[2]/qx (REG2CKSR)                                                                              131.00   2191.09 r
  u_if_t_data7_reg[2]|qx_net (net)                                                                          9                      
  C102R65emb5k_misc_1_u0_b_mux/i0 (EMBMUX5S4)                                                                   1633.95   3825.04 r
  C102R65emb5k_misc_1_u0_b_mux/o (EMBMUX5S4)                                                                     100.00   3925.04 r
  net_C102R65_c1r1_db_0 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_db[0] (BRAM18KV1)              0.00   3925.04 r
  data arrival time                                                                                                       3925.04  

  clock sys_clk (rise edge)                                                                                        0.00      0.00  
  clock source latency                                                                                             0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                   0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                        159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core/c1r1_clkb (BRAM18KV1)            2154.09   2154.09 r
  library hold time                                                                                             -140.00   2014.09  
  data required time                                                                                                      2014.09  
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      2014.09  
  data arrival time                                                                                                       3925.04  
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             1910.95  

#### Path 450 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                                                                1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                                                                265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                                                                 2                      
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                                                                   0.00   2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                                                                    131.00   2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                                                                8                      
  ii06285/f[0] (LRAM64)                                                                               1013.95   3211.04 r
  ii06285/xy (LRAM64)                                                                                  280.00   3491.04 r
  ii06285|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]/di (REG2CKSR)                   491.73   3982.77 r
  data arrival time                                                                                             3982.77  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1 (net)             3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                                                                      5.00   2071.09  
  data required time                                                                                            2071.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2071.09  
  data arrival time                                                                                             3982.77  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   1911.68  

#### Path 451 ########################################################

  Startpoint: u_FDMA_fdma_rstart_locked_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[10] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                                 Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_FDMA_fdma_rstart_locked_reg.lbuf1/clk (LBUF)                                                                 1801.09   1801.09 r
  u_FDMA_fdma_rstart_locked_reg.lbuf1/sclk (LBUF)                                                                 265.00   2066.09 r
  u_FDMA_fdma_rstart_locked_reg.sclk1 (net)                                                                  1                      
  u_FDMA_fdma_rstart_locked_reg/sclk1 (REG2CKSR)                                                                    0.00   2066.09 r
  u_FDMA_fdma_rstart_locked_reg/qx (REG2CKSR)                                                                     131.00   2197.09 r
  u_FDMA_fdma_rstart_locked_reg|qx_net (net)                                                                13                      
  C102R69emb5k_misc_1_u10_b_mux/i0 (EMBMUX5S4)                                                                   1629.84   3826.93 r
  C102R69emb5k_misc_1_u10_b_mux/o (EMBMUX5S4)                                                                     100.00   3926.93 r
  net_C102R69_c1r1_db_10 (net)                                                                               1                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_db[10] (BRAM18KV1)              0.00   3926.93 r
  data arrival time                                                                                                        3926.93  

  clock sys_clk (rise edge)                                                                                         0.00      0.00  
  clock source latency                                                                                              0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                                    0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                         159                      
  u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core/c1r1_clkb (BRAM18KV1)             2154.09   2154.09 r
  library hold time                                                                                              -140.00   2014.09  
  data required time                                                                                                       2014.09  
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       2014.09  
  data arrival time                                                                                                        3926.93  
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              1912.84  

#### Path 452 ########################################################

  Startpoint: u_if_t_data7_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[113] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                    2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data7_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data7_reg[7]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[113] (ctrl_wrapper)                        1792.47   3989.56 r
  data arrival time                                                                3989.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3989.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1913.47  

#### Path 453 ########################################################

  Startpoint: u_if_t_data7_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[49] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data7_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data7_reg[6].sclk1 (net)                                    2                      
  u_if_t_data7_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data7_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data7_reg[7]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[49] (ctrl_wrapper)                         1797.80   3994.89 r
  data arrival time                                                                3994.89  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3994.89  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1918.80  

#### Path 454 ########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[109] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[109] (ctrl_wrapper)                        1804.49   3995.58 r
  data arrival time                                                                3995.58  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3995.58  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1919.49  

#### Path 455 ########################################################

  Startpoint: u_if_rst_cnt_reg[8]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_fdma_waddr_r_reg[21].lbuf0/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_rst_cnt_reg[8].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_rst_cnt_reg[8].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_rst_cnt_reg[8].sclk1 (net)                      1                      
  u_if_rst_cnt_reg[8]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  u_if_rst_cnt_reg[8]/qx (REG2CKSR)                         131.00   2191.09 r
  u_if_rst_cnt_reg[8]|qx_net (net)                    33                      
  ii06119/f[4] (FG6X2)                                      563.42   2754.51 r
  ii06119/xy (FG6X2)                                        130.00   2884.51 r
  ii06119|xy_net (net)                                 9                      
  u_if_fdma_waddr_r_reg[21].lbuf0/en (LBUF)                 758.12   3642.63 r
  data arrival time                                                  3642.63  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[21].lbuf0/clk (LBUF)               1795.09   1795.09 r
  library hold time                                         -74.00   1721.09  
  data required time                                                 1721.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1721.09  
  data arrival time                                                  3642.63  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1921.54  

#### Path 456 ########################################################

  Startpoint: u_if_t_data2_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[153] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data2_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data2_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data2_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[153] (ctrl_wrapper)                        1800.39   3997.48 r
  data arrival time                                                                3997.48  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                3997.48  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1921.39  

#### Path 457 ########################################################

  Startpoint: u_if_fdma_wareq_reg/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wstart_locked_reg/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                      
  u_if_fdma_wareq_reg/sclk1 (REG2CKSR)                        0.00   2066.09 r
  u_if_fdma_wareq_reg/qx (REG2CKSR)                         131.00   2197.09 r
  u_if_fdma_wareq_reg|qx_net (net)                     8                      
  ii06030/f[4] (LRAM64)                                     672.95   2870.04 r
  ii06030/xy (LRAM64)                                       130.00   3000.04 r
  ii06030|xy_net (net)                                 1                      
  u_FDMA_fdma_wstart_locked_reg/di (REG2CKSR)               995.45   3995.49 r
  data arrival time                                                  3995.49  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_wareq_reg.lbuf1/clk (LBUF)                     1801.09   1801.09 r
  u_if_fdma_wareq_reg.lbuf1/sclk (LBUF)                     265.00   2066.09 r
  u_if_fdma_wareq_reg.sclk1 (net)                      2                      
  u_FDMA_fdma_wstart_locked_reg/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3995.49  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1924.40  

#### Path 458 ########################################################

  Startpoint: u_if_t_data8_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[37] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                    6                      
  u_if_t_data8_reg[3]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data8_reg[3]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data8_reg[3]|qx_net (net)                                   9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[37] (ctrl_wrapper)                         1804.83   4001.92 r
  data arrival time                                                                4001.92  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4001.92  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1925.83  

#### Path 459 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[26]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[27]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[26]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[26]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[26]|qx_net (net)               8                      
  ii05762/f[4] (FG6X2)                                      567.95   2765.04 r
  ii05762/xy (FG6X2)                                        130.00   2895.04 r
  ii05762|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[27]/di (REG2CKSR)                  1101.73   3996.77 r
  data arrival time                                                  3996.77  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                9                      
  u_FDMA_axi_araddr_reg[27]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  3996.77  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1925.68  

#### Path 460 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[4]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[7].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[7].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[7].sclk1 (net)                   7                      
  u_FDMA_wfdma_cnt_reg[4]/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[4]/qx (REG2CKSR)                      131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[4]|qx_net (net)                  5                      
  ii06020/f[0] (FG6X2)                                       681.47   2878.56 r
  ii06020/xy (FG6X2)                                         280.00   3158.56 r
  ii06020|xy_net (net)                                  1                      
  u_FDMA_fdma_wleft_cnt_reg[4]/di (REG2CKSR)                 841.73   4000.29 r
  data arrival time                                                   4000.29  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[10].sclk1 (net)             2                      
  u_FDMA_fdma_wleft_cnt_reg[4]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   4000.29  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1929.20  

#### Path 461 ########################################################

  Startpoint: u_if_t_data6_reg[5]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[119] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                      
  u_if_t_data6_reg[5]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data6_reg[5]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data6_reg[5]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[119] (ctrl_wrapper)                        1821.47   4012.56 r
  data arrival time                                                                4012.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4012.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1936.47  

#### Path 462 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[24]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[214] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[30].lbuf0/clk (LBUF)                             1795.09   1795.09 r
  u_FDMA_axi_awaddr_reg[30].lbuf0/sclk (LBUF)                             265.00   2060.09 r
  u_FDMA_axi_awaddr_reg[30].sclk1 (net)                              8                      
  u_FDMA_axi_awaddr_reg[24]/sclk0 (REG2CKSR)                                0.00   2060.09 r
  u_FDMA_axi_awaddr_reg[24]/qx (REG2CKSR)                                 131.00   2191.09 r
  u_FDMA_axi_awaddr_reg[24]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[214] (ctrl_wrapper)                        1828.14   4019.23 r
  data arrival time                                                                4019.23  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4019.23  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1943.14  

#### Path 463 ########################################################

  Startpoint: u_if_t_data7_reg[4]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                      4                      
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                                                                        0.00   2060.09 r
  u_if_t_data7_reg[4]/qx (REG2CKSR)                                                                         131.00   2191.09 r
  u_if_t_data7_reg[4]|qx_net (net)                                                                     7                      
  ii06315/f[1] (LRAM64)                                                                                     842.16   3033.25 r
  ii06315/xy (LRAM64)                                                                                       260.00   3293.25 r
  ii06315|xy_net (net)                                                                                 2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]/di (REG2CKSR)                723.25   4016.50 r
  data arrival time                                                                                                  4016.50  

  clock sys_clk (rise edge)                                                                                   0.00      0.00  
  clock source latency                                                                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                   159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1 (net)             8                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                                                           5.00   2071.09  
  data required time                                                                                                 2071.09  
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2071.09  
  data arrival time                                                                                                  4016.50  
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1945.41  

#### Path 464 ########################################################

  Startpoint: u_if_t_data7_reg[4]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[110] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                      
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data7_reg[4]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data7_reg[4]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[110] (ctrl_wrapper)                        1829.49   4020.58 r
  data arrival time                                                                4020.58  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4020.58  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1944.49  

#### Path 465 ########################################################

  Startpoint: u_FDMA_wfdma_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_wleft_cnt_reg[13]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_wfdma_cnt_reg[6].lbuf1/clk (LBUF)                 1801.09   1801.09 r
  u_FDMA_wfdma_cnt_reg[6].lbuf1/sclk (LBUF)                 265.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[6].sclk1 (net)                  8                      
  u_FDMA_wfdma_cnt_reg[13]/sclk1 (REG2CKSR)                   0.00   2066.09 r
  u_FDMA_wfdma_cnt_reg[13]/qx (REG2CKSR)                    131.00   2197.09 r
  u_FDMA_wfdma_cnt_reg[13]|qx_net (net)                4                      
  carry_16_5__ADD_13.notinv0/i (CFG_NOTINV)                 597.20   2794.29 r
  carry_16_5__ADD_13.notinv0/o (CFG_NOTINV)                   0.00   2794.29 r
  carry_16_5__ADD_13.ainv (net)                        1                      
  carry_16_5__ADD_13/a (ADD_1BIT)                             0.00   2794.29 r
  carry_16_5__ADD_13/s (ADD_1BIT)                           187.00   2981.29 r
  carry_16_5__ADD_13|s_net (net)                       1                      
  ii06014/f[3] (FG6X2)                                      779.46   3760.75 r
  ii06014/xy (FG6X2)                                        180.00   3940.75 r
  ii06014|xy_net (net)                                 1                      
  u_FDMA_fdma_wleft_cnt_reg[13]/di (REG2CKSR)                76.40   4017.15 r
  data arrival time                                                  4017.15  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_wleft_cnt_reg[0].sclk1 (net)             4                      
  u_FDMA_fdma_wleft_cnt_reg[13]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  4017.15  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1946.06  

#### Path 466 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[19]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[267] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                              7                      
  u_FDMA_axi_araddr_reg[19]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[19]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[19]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[267] (ctrl_wrapper)                        1826.88   4023.97 r
  data arrival time                                                                4023.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4023.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1947.88  

#### Path 467 ########################################################

  Startpoint: u_if_t_data1_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[161] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[161] (ctrl_wrapper)                        1826.21   4023.30 r
  data arrival time                                                                4023.30  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4023.30  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1947.21  

#### Path 468 ########################################################

  Startpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                       Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0/clk (LBUF)            1795.09   1795.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0/sclk (LBUF)            265.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1 (net)             2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]/sclk0 (REG2CKSR)               0.00   2060.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]/qx (REG2CKSR)                131.00   2191.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net (net)            1                      
  ii06389/f[1] (LRAM64)                                                                                 490.39   2681.48 r
  ii06389/xy (LRAM64)                                                                                   260.00   2941.48 r
  ii06389|xy_net (net)                                                                             1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/di (REG2CKSR)                1080.45   4021.93 r
  data arrival time                                                                                              4021.93  

  clock sys_clk (rise edge)                                                                               0.00      0.00  
  clock source latency                                                                                    0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                          0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                               159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/clk (LBUF)             1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1/sclk (LBUF)             265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1 (net)              3                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                                                                       5.00   2071.09  
  data required time                                                                                             2071.09  
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             2071.09  
  data arrival time                                                                                              4021.93  
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    1950.84  

#### Path 469 ########################################################

  Startpoint: u_if_t_data4_reg[6]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[136] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data5_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data5_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data5_reg[6].sclk1 (net)                                    5                      
  u_if_t_data4_reg[6]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[6]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[6]|qx_net (net)                                   4                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[136] (ctrl_wrapper)                        1830.88   4027.97 r
  data arrival time                                                                4027.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4027.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1951.88  

#### Path 470 ########################################################

  Startpoint: u_if_t_data1_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[157] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data6_reg[6].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data6_reg[6].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data6_reg[6].sclk1 (net)                                   10                      
  u_if_t_data1_reg[3]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data1_reg[3]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data1_reg[3]|qx_net (net)                                   6                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[157] (ctrl_wrapper)                        1837.47   4034.56 r
  data arrival time                                                                4034.56  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4034.56  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1958.47  

#### Path 471 ########################################################

  Startpoint: u_if_t_data3_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[138] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                                    2                      
  u_if_t_data3_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data3_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data3_reg[0]|qx_net (net)                                   9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[138] (ctrl_wrapper)                        1837.42   4034.51 r
  data arrival time                                                                4034.51  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4034.51  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1958.42  

#### Path 472 ########################################################

  Startpoint: u_if_t_data4_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[73] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data4_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data4_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data4_reg[7].sclk1 (net)                                    4                      
  u_if_t_data4_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data4_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data4_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[73] (ctrl_wrapper)                         1840.88   4037.97 r
  data arrival time                                                                4037.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4037.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1961.88  

#### Path 473 ########################################################

  Startpoint: u_if_t_data3_reg[7]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[81] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[7].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[7].sclk1 (net)                                    5                      
  u_if_t_data3_reg[7]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data3_reg[7]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data3_reg[7]|qx_net (net)                                   3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[81] (ctrl_wrapper)                         1840.88   4037.97 r
  data arrival time                                                                4037.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4037.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1961.88  

#### Path 474 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net (net)            3                      
  carry_8_3__ADD_0.notinv0/i (CFG_NOTINV)                                 365.80   2562.89 r
  carry_8_3__ADD_0.notinv0/o (CFG_NOTINV)                                   0.00   2562.89 r
  carry_8_3__ADD_0.ainv (net)                                        1                      
  carry_8_3__ADD_0/a (ADD_1BIT)                                             0.00   2562.89 r
  carry_8_3__ADD_0/co (ADD_1BIT)                                          235.00   2797.89 r
  carry_8_3__ADD_0|co_net (net)                                      1                      
  carry_8_3__ADD_1/ci (ADD_1BIT)                                            0.00   2797.89 r
  carry_8_3__ADD_1/co (ADD_1BIT)                                           90.00   2887.89 r
  carry_8_3__ADD_1|co_net (net)                                      1                      
  carry_8_3__ADD_2/ci (ADD_1BIT)                                            0.00   2887.89 r
  carry_8_3__ADD_2/s (ADD_1BIT)                                           151.00   3038.89 r
  carry_8_3__ADD_2|s_net (net)                                       1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]/di (REG2CKSR)                994.79   4033.68 r
  data arrival time                                                                4033.68  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                4033.68  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1962.59  

#### Path 475 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[20]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[20]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[27].lbuf0/clk (LBUF)               1795.09   1795.09 r
  u_if_fdma_waddr_r_reg[27].lbuf0/sclk (LBUF)               265.00   2060.09 r
  u_if_fdma_waddr_r_reg[27].sclk1 (net)                3                      
  u_if_fdma_waddr_r_reg[20]/sclk0 (REG2CKSR)                  0.00   2060.09 r
  u_if_fdma_waddr_r_reg[20]/qx (REG2CKSR)                   131.00   2191.09 r
  u_if_fdma_waddr_r_reg[20]|qx_net (net)              13                      
  ii05752/f[0] (FG6X2)                                      567.16   2758.25 r
  ii05752/xy (FG6X2)                                        280.00   3038.25 r
  ii05752|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[20]/di (REG2CKSR)                   997.73   4035.98 r
  data arrival time                                                  4035.98  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[16].sclk1 (net)                7                      
  u_FDMA_axi_araddr_reg[20]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  4035.98  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1964.89  

#### Path 476 ########################################################

  Startpoint: u_if_t_data7_reg[3]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[45] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                    4                      
  u_if_t_data7_reg[3]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data7_reg[3]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data7_reg[3]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[45] (ctrl_wrapper)                         1849.16   4040.25 r
  data arrival time                                                                4040.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4040.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1964.16  

#### Path 477 ########################################################

  Startpoint: u_if_t_data3_reg[1]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[75] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                      
  u_if_t_data3_reg[1]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data3_reg[1]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data3_reg[1]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[75] (ctrl_wrapper)                         1845.88   4042.97 r
  data arrival time                                                                4042.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4042.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1966.88  

#### Path 478 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[2]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06224/f[4] (LRAM64)                                     805.62   3002.71 r
  ii06224/xy (LRAM64)                                       130.00   3132.71 r
  ii06224|xy_net (net)                                 1                      
  u_if_t_data7_reg[2]/di (REG2CKSR)                         900.45   4033.16 r
  data arrival time                                                  4033.16  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[2]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  4033.16  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1968.07  

#### Path 479 ########################################################

  Startpoint: u_if_t_data5_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[60] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data2_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data2_reg[0].sclk1 (net)                                    7                      
  u_if_t_data5_reg[2]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[2]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[2]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[60] (ctrl_wrapper)                         1847.16   4044.25 r
  data arrival time                                                                4044.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4044.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1968.16  

#### Path 480 ########################################################

  Startpoint: u_if_t_data7_reg[4]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                      Fanout      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                                                                1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                                                                265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                                                                 4                      
  u_if_t_data7_reg[4]/sclk0 (REG2CKSR)                                                                   0.00   2060.09 r
  u_if_t_data7_reg[4]/qx (REG2CKSR)                                                                    131.00   2191.09 r
  u_if_t_data7_reg[4]|qx_net (net)                                                                7                      
  ii06315/f[1] (LRAM64)                                                                                842.16   3033.25 r
  ii06315/xy (LRAM64)                                                                                  260.00   3293.25 r
  ii06315|xy_net (net)                                                                            2                      
  ii06316/f[1] (LRAM64)                                                                                411.92   3705.17 r
  ii06316/xy (LRAM64)                                                                                  260.00   3965.17 r
  ii06316|xy_net (net)                                                                            1                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]/di (REG2CKSR)                76.40   4041.57 r
  data arrival time                                                                                             4041.57  

  clock sys_clk (rise edge)                                                                              0.00      0.00  
  clock source latency                                                                                   0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                         0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                              159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1 (net)                4                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                                                                      5.00   2071.09  
  data required time                                                                                            2071.09  
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            2071.09  
  data arrival time                                                                                             4041.57  
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                   1970.48  

#### Path 481 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[14]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[262] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                      
  u_FDMA_axi_araddr_reg[14]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[14]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[14]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[262] (ctrl_wrapper)                        1851.88   4048.97 r
  data arrival time                                                                4048.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4048.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1972.88  

#### Path 482 ########################################################

  Startpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]/qx (REG2CKSR)                131.00   2197.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net (net)            3                      
  carry_8_3__ADD_3/b (ADD_1BIT)                                           676.87   2873.96 r
  carry_8_3__ADD_3/s (ADD_1BIT)                                           183.00   3056.96 r
  carry_8_3__ADD_3|s_net (net)                                       1                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]/di (REG2CKSR)                989.79   4046.75 r
  data arrival time                                                                4046.75  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/clk (LBUF)            1801.09   1801.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1/sclk (LBUF)            265.00   2066.09 r
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1 (net)             4                      
  clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                                         5.00   2071.09  
  data required time                                                               2071.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2071.09  
  data arrival time                                                                4046.75  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1975.66  

#### Path 483 ########################################################

  Startpoint: u_if_t_data6_reg[1]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[115] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data2_reg[1].lbuf0/clk (LBUF)                                   1795.09   1795.09 r
  u_if_t_data2_reg[1].lbuf0/sclk (LBUF)                                   265.00   2060.09 r
  u_if_t_data2_reg[1].sclk1 (net)                                    6                      
  u_if_t_data6_reg[1]/sclk0 (REG2CKSR)                                      0.00   2060.09 r
  u_if_t_data6_reg[1]/qx (REG2CKSR)                                       131.00   2191.09 r
  u_if_t_data6_reg[1]|qx_net (net)                                   8                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[115] (ctrl_wrapper)                        1862.95   4054.04 r
  data arrival time                                                                4054.04  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4054.04  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1977.95  

#### Path 484 ########################################################

  Startpoint: u_FDMA_axi_awaddr_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[202] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                              3                      
  u_FDMA_axi_awaddr_reg[12]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_awaddr_reg[12]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_awaddr_reg[12]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[202] (ctrl_wrapper)                        1856.88   4053.97 r
  data arrival time                                                                4053.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4053.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      1977.88  

#### Path 485 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[12]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_awaddr_reg[12]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[17].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[17].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[17].sclk1 (net)                5                      
  u_if_fdma_waddr_r_reg[12]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[12]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[12]|qx_net (net)               9                      
  ii05853/f[4] (FG6X2)                                      567.16   2764.25 r
  ii05853/xy (FG6X2)                                        130.00   2894.25 r
  ii05853|xy_net (net)                                 1                      
  u_FDMA_axi_awaddr_reg[12]/di (REG2CKSR)                  1156.45   4050.70 r
  data arrival time                                                  4050.70  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_awaddr_reg[13].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_awaddr_reg[13].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_awaddr_reg[13].sclk1 (net)                3                      
  u_FDMA_axi_awaddr_reg[12]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  4050.70  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1979.61  

#### Path 486 ########################################################

  Startpoint: u_FDMA_axi_rready_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[0].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_rready_reg.lbuf0/clk (LBUF)                   1795.09   1795.09 r
  u_FDMA_axi_rready_reg.lbuf0/sclk (LBUF)                   265.00   2060.09 r
  u_FDMA_axi_rready_reg.sclk1 (net)                    1                      
  u_FDMA_axi_rready_reg/sclk0 (REG2CKSR)                      0.00   2060.09 r
  u_FDMA_axi_rready_reg/qx (REG2CKSR)                       131.00   2191.09 r
  u_FDMA_axi_rready_reg|qx_net (net)                   7                      
  ii06162/f[4] (LRAM64)                                     987.95   3179.04 r
  ii06162/xy (LRAM64)                                       130.00   3309.04 r
  ii06162|xy_net (net)                                14                      
  u_if_t_data2_reg[0].lbuf1/en (LBUF)                       399.56   3708.60 r
  data arrival time                                                  3708.60  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[0].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3708.60  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1981.51  

#### Path 487 ########################################################

  Startpoint: u_FDMA_axi_rready_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data3_reg[2].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_rready_reg.lbuf0/clk (LBUF)                   1795.09   1795.09 r
  u_FDMA_axi_rready_reg.lbuf0/sclk (LBUF)                   265.00   2060.09 r
  u_FDMA_axi_rready_reg.sclk1 (net)                    1                      
  u_FDMA_axi_rready_reg/sclk0 (REG2CKSR)                      0.00   2060.09 r
  u_FDMA_axi_rready_reg/qx (REG2CKSR)                       131.00   2191.09 r
  u_FDMA_axi_rready_reg|qx_net (net)                   7                      
  ii06162/f[4] (LRAM64)                                     987.95   3179.04 r
  ii06162/xy (LRAM64)                                       130.00   3309.04 r
  ii06162|xy_net (net)                                14                      
  u_if_t_data3_reg[2].lbuf1/en (LBUF)                       400.56   3709.60 r
  data arrival time                                                  3709.60  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3709.60  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1982.51  

#### Path 488 ########################################################

  Startpoint: u_if_T_S_reg_0__dup_2_/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data7_reg[5]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_0__dup_0_.lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_if_T_S_reg_0__dup_0_.lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_if_T_S_reg_0__dup_0_.sclk1 (net)                   2                      
  u_if_T_S_reg_0__dup_2_/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_if_T_S_reg_0__dup_2_/qx (REG2CKSR)                      131.00   2197.09 r
  u_if_T_S_reg_0__dup_2_|qx_net (net)                 70                      
  ii06228/f[2] (FG6X2)                                      540.62   2737.71 r
  ii06228/xy (FG6X2)                                        200.00   2937.71 r
  ii06228|xy_net (net)                                 1                      
  u_if_t_data7_reg[5]/di (REG2CKSR)                        1110.73   4048.44 r
  data arrival time                                                  4048.44  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data7_reg[2].lbuf0/clk (LBUF)                     1795.09   1795.09 r
  u_if_t_data7_reg[2].lbuf0/sclk (LBUF)                     265.00   2060.09 r
  u_if_t_data7_reg[2].sclk1 (net)                      4                      
  u_if_t_data7_reg[5]/sclk0 (REG2CKSR)                        0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  4048.44  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        1983.35  

#### Path 489 ########################################################

  Startpoint: u_if_t_data8_reg[4]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                                                         Fanout      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_t_data8_reg[6].lbuf1/clk (LBUF)                                                                   1801.09   1801.09 r
  u_if_t_data8_reg[6].lbuf1/sclk (LBUF)                                                                   265.00   2066.09 r
  u_if_t_data8_reg[6].sclk1 (net)                                                                    6                      
  u_if_t_data8_reg[4]/sclk1 (REG2CKSR)                                                                      0.00   2066.09 r
  u_if_t_data8_reg[4]/qx (REG2CKSR)                                                                       131.00   2197.09 r
  u_if_t_data8_reg[4]|qx_net (net)                                                                   8                      
  ii06375/f[0] (FG6X2)                                                                                    736.47   2933.56 r
  ii06375/xy (FG6X2)                                                                                      280.00   3213.56 r
  ii06375|xy_net (net)                                                                               2                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]/di (REG2CKSR)               846.73   4060.29 r
  data arrival time                                                                                                4060.29  

  clock sys_clk (rise edge)                                                                                 0.00      0.00  
  clock source latency                                                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                                                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                                                 159                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1 (net)                6                      
  u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]/sclk1 (REG2CKSR)              0.00   2066.09 r
  library hold time                                                                                         5.00   2071.09  
  data required time                                                                                               2071.09  
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2071.09  
  data arrival time                                                                                                4060.29  
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                      1989.20  

#### Path 490 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[13]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[14]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[13]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[13]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[13]|qx_net (net)                 4                      
  carry_16_ADD_13.notinv0/i (CFG_NOTINV)                     450.17   2647.26 r
  carry_16_ADD_13.notinv0/o (CFG_NOTINV)                       0.00   2647.26 r
  carry_16_ADD_13.ainv (net)                            1                      
  carry_16_ADD_13/a (ADD_1BIT)                                 0.00   2647.26 r
  carry_16_ADD_13/co (ADD_1BIT)                              235.00   2882.26 r
  carry_16_ADD_13|co_net (net)                          1                      
  carry_16_ADD_14/ci (ADD_1BIT)                                0.00   2882.26 r
  carry_16_ADD_14/s (ADD_1BIT)                               151.00   3033.26 r
  carry_16_ADD_14|s_net (net)                           1                      
  ii05944/f[2] (LRAM64)                                      759.46   3792.72 r
  ii05944/xy (LRAM64)                                        200.00   3992.72 r
  ii05944|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[14]/di (REG2CKSR)                 76.40   4069.12 r
  data arrival time                                                   4069.12  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].sclk1 (net)             4                      
  u_FDMA_fdma_rleft_cnt_reg[14]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   4069.12  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         1998.03  

#### Path 491 ########################################################

  Startpoint: u_if_fdma_waddr_r_reg[26]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_axi_araddr_reg[26]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_fdma_waddr_r_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_if_fdma_waddr_r_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_if_fdma_waddr_r_reg[25].sclk1 (net)                2                      
  u_if_fdma_waddr_r_reg[26]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  u_if_fdma_waddr_r_reg[26]/qx (REG2CKSR)                   131.00   2197.09 r
  u_if_fdma_waddr_r_reg[26]|qx_net (net)               8                      
  ii05761/f[1] (LRAM64)                                     567.95   2765.04 r
  ii05761/xy (LRAM64)                                       260.00   3025.04 r
  ii05761|xy_net (net)                                 1                      
  u_FDMA_axi_araddr_reg[26]/di (REG2CKSR)                  1047.73   4072.77 r
  data arrival time                                                  4072.77  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)               1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)               265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                9                      
  u_FDMA_axi_araddr_reg[26]/sclk1 (REG2CKSR)                  0.00   2066.09 r
  library hold time                                           5.00   2071.09  
  data required time                                                 2071.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2071.09  
  data arrival time                                                  4072.77  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        2001.68  

#### Path 492 ########################################################

  Startpoint: u_if_t_data3_reg[2]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[140] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[2].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[2].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[2].sclk1 (net)                                    8                      
  u_if_t_data3_reg[2]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data3_reg[2]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data3_reg[2]|qx_net (net)                                   7                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[140] (ctrl_wrapper)                        1883.84   4080.93 r
  data arrival time                                                                4080.93  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4080.93  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2004.84  

#### Path 493 ########################################################

  Startpoint: u_if_t_data5_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[58] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_if_t_data3_reg[0].lbuf1/clk (LBUF)                                   1801.09   1801.09 r
  u_if_t_data3_reg[0].lbuf1/sclk (LBUF)                                   265.00   2066.09 r
  u_if_t_data3_reg[0].sclk1 (net)                                    2                      
  u_if_t_data5_reg[0]/sclk1 (REG2CKSR)                                      0.00   2066.09 r
  u_if_t_data5_reg[0]/qx (REG2CKSR)                                       131.00   2197.09 r
  u_if_t_data5_reg[0]|qx_net (net)                                   9                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[58] (ctrl_wrapper)                         1883.16   4080.25 r
  data arrival time                                                                4080.25  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4080.25  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2004.16  

#### Path 494 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[3]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[9]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[3]/sclk1 (REG2CKSR)                     0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3]/qx (REG2CKSR)                      131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[3]|qx_net (net)                  6                      
  carry_16_ADD_3.notinv0/i (CFG_NOTINV)                      637.20   2834.29 r
  carry_16_ADD_3.notinv0/o (CFG_NOTINV)                        0.00   2834.29 r
  carry_16_ADD_3.ainv (net)                             1                      
  carry_16_ADD_3/a (ADD_1BIT)                                  0.00   2834.29 r
  carry_16_ADD_3/co (ADD_1BIT)                               235.00   3069.29 r
  carry_16_ADD_3|co_net (net)                           2                      
  C68R80_csi_logic/cskip4 (CARRY_SKIP_IN)                      0.00   3069.29 r
  C68R80_csi_logic/cin (CARRY_SKIP_IN)                        47.00   3116.29 r
  C68R80_csi_logic|cin_net (net)                        1                      
  carry_16_ADD_8/ci (ADD_1BIT)                                 0.00   3116.29 r
  carry_16_ADD_8/co (ADD_1BIT)                                90.00   3206.29 r
  carry_16_ADD_8|co_net (net)                           1                      
  carry_16_ADD_9/ci (ADD_1BIT)                                 0.00   3206.29 r
  carry_16_ADD_9/s (ADD_1BIT)                                151.00   3357.29 r
  carry_16_ADD_9|s_net (net)                            1                      
  ii05954/f[0] (LRAM64)                                      363.43   3720.72 r
  ii05954/xy (LRAM64)                                        280.00   4000.72 r
  ii05954|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[9]/di (REG2CKSR)                  76.40   4077.12 r
  data arrival time                                                   4077.12  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[10].sclk1 (net)             6                      
  u_FDMA_fdma_rleft_cnt_reg[9]/sclk1 (REG2CKSR)                0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   4077.12  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         2006.03  

#### Path 495 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[12]/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[260] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[12].lbuf0/clk (LBUF)                             1795.09   1795.09 r
  u_FDMA_axi_araddr_reg[12].lbuf0/sclk (LBUF)                             265.00   2060.09 r
  u_FDMA_axi_araddr_reg[12].sclk1 (net)                              1                      
  u_FDMA_axi_araddr_reg[12]/sclk0 (REG2CKSR)                                0.00   2060.09 r
  u_FDMA_axi_araddr_reg[12]/qx (REG2CKSR)                                 131.00   2191.09 r
  u_FDMA_axi_araddr_reg[12]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[260] (ctrl_wrapper)                        1890.88   4081.97 r
  data arrival time                                                                4081.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4081.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2005.88  

#### Path 496 ########################################################

  Startpoint: u_if_T_S_reg_1__dup_5_/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_T_S_reg_1__dup_4_/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_5_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_5_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_5_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_5_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  u_if_T_S_reg_1__dup_5_/qx (REG2CKSR)                      131.00   2191.09 r
  u_if_T_S_reg_1__dup_5_|qx_net (net)                 17                      
  ii06115/f[5] (LRAM64)                                     282.95   2474.04 r
  ii06115/xy (LRAM64)                                       120.00   2594.04 r
  ii06115|xy_net (net)                                 5                      
  u_if_T_S_reg_1__dup_4_/di (REG2CKSR)                     1479.89   4073.93 r
  data arrival time                                                  4073.93  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_T_S_reg_1__dup_4_.lbuf0/clk (LBUF)                  1795.09   1795.09 r
  u_if_T_S_reg_1__dup_4_.lbuf0/sclk (LBUF)                  265.00   2060.09 r
  u_if_T_S_reg_1__dup_4_.sclk1 (net)                   1                      
  u_if_T_S_reg_1__dup_4_/sclk0 (REG2CKSR)                     0.00   2060.09 r
  library hold time                                           5.00   2065.09  
  data required time                                                 2065.09  
  ---------------------------------------------------------------------------------
  data required time                                                 2065.09  
  data arrival time                                                  4073.93  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        2008.84  

#### Path 497 ########################################################

  Startpoint: u_FDMA_rfdma_cnt_reg[15]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_FDMA_fdma_rleft_cnt_reg[15]/di (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                            Fanout      Incr      Path  
  ----------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_rfdma_cnt_reg[3].lbuf1/clk (LBUF)                  1801.09   1801.09 r
  u_FDMA_rfdma_cnt_reg[3].lbuf1/sclk (LBUF)                  265.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[3].sclk1 (net)                   8                      
  u_FDMA_rfdma_cnt_reg[15]/sclk1 (REG2CKSR)                    0.00   2066.09 r
  u_FDMA_rfdma_cnt_reg[15]/qx (REG2CKSR)                     131.00   2197.09 r
  u_FDMA_rfdma_cnt_reg[15]|qx_net (net)                 2                      
  carry_16_ADD_15.notinv0/i (CFG_NOTINV)                     450.17   2647.26 r
  carry_16_ADD_15.notinv0/o (CFG_NOTINV)                       0.00   2647.26 r
  carry_16_ADD_15.ainv (net)                            1                      
  carry_16_ADD_15/a (ADD_1BIT)                                 0.00   2647.26 r
  carry_16_ADD_15/s (ADD_1BIT)                               187.00   2834.26 r
  carry_16_ADD_15|s_net (net)                           1                      
  ii05945/f[1] (FG6X2)                                       908.43   3742.69 r
  ii05945/xy (FG6X2)                                         260.00   4002.69 r
  ii05945|xy_net (net)                                  1                      
  u_FDMA_fdma_rleft_cnt_reg[15]/di (REG2CKSR)                 78.40   4081.09 r
  data arrival time                                                   4081.09  

  clock sys_clk (rise edge)                                    0.00      0.00  
  clock source latency                                         0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)               0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/clk (LBUF)            1801.09   1801.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].lbuf1/sclk (LBUF)            265.00   2066.09 r
  u_FDMA_fdma_rleft_cnt_reg[12].sclk1 (net)             4                      
  u_FDMA_fdma_rleft_cnt_reg[15]/sclk1 (REG2CKSR)               0.00   2066.09 r
  library hold time                                            5.00   2071.09  
  data required time                                                  2071.09  
  ----------------------------------------------------------------------------------
  data required time                                                  2071.09  
  data arrival time                                                   4081.09  
  ----------------------------------------------------------------------------------
  slack (MET)                                                         2010.00  

#### Path 498 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[29]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[277] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[25].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[25].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[25].sclk1 (net)                              9                      
  u_FDMA_axi_araddr_reg[29]/sclk1 (REG2CKSR)                                0.00   2066.09 r
  u_FDMA_axi_araddr_reg[29]/qx (REG2CKSR)                                 131.00   2197.09 r
  u_FDMA_axi_araddr_reg[29]|qx_net (net)                             2                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[277] (ctrl_wrapper)                        1891.21   4088.30 r
  data arrival time                                                                4088.30  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4088.30  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2012.21  

#### Path 499 ########################################################

  Startpoint: u_FDMA_axi_rready_reg/sclk0 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_if_t_data2_reg[7].lbuf1/en (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                           Fanout      Incr      Path  
  ---------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_FDMA_axi_rready_reg.lbuf0/clk (LBUF)                   1795.09   1795.09 r
  u_FDMA_axi_rready_reg.lbuf0/sclk (LBUF)                   265.00   2060.09 r
  u_FDMA_axi_rready_reg.sclk1 (net)                    1                      
  u_FDMA_axi_rready_reg/sclk0 (REG2CKSR)                      0.00   2060.09 r
  u_FDMA_axi_rready_reg/qx (REG2CKSR)                       131.00   2191.09 r
  u_FDMA_axi_rready_reg|qx_net (net)                   7                      
  ii06162/f[4] (LRAM64)                                     987.95   3179.04 r
  ii06162/xy (LRAM64)                                       130.00   3309.04 r
  ii06162|xy_net (net)                                14                      
  u_if_t_data2_reg[7].lbuf1/en (LBUF)                       430.56   3739.60 r
  data arrival time                                                  3739.60  

  clock sys_clk (rise edge)                                   0.00      0.00  
  clock source latency                                        0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)              0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)     159                      
  u_if_t_data2_reg[7].lbuf1/clk (LBUF)                     1801.09   1801.09 r
  library hold time                                         -74.00   1727.09  
  data required time                                                 1727.09  
  ---------------------------------------------------------------------------------
  data required time                                                 1727.09  
  data arrival time                                                  3739.60  
  ---------------------------------------------------------------------------------
  slack (MET)                                                        2012.51  

#### Path 500 ########################################################

  Startpoint: u_FDMA_axi_araddr_reg[0]/sclk1 (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: u_ddr_v1_u_inst_u_ddrc/i_p1[248] (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Point                                                         Fanout      Incr      Path  
  -----------------------------------------------------------------------------------------------
  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_FDMA_axi_araddr_reg[10].lbuf1/clk (LBUF)                             1801.09   1801.09 r
  u_FDMA_axi_araddr_reg[10].lbuf1/sclk (LBUF)                             265.00   2066.09 r
  u_FDMA_axi_araddr_reg[10].sclk1 (net)                              8                      
  u_FDMA_axi_araddr_reg[0]/sclk1 (REG2CKSR)                                 0.00   2066.09 r
  u_FDMA_axi_araddr_reg[0]/qx (REG2CKSR)                                  131.00   2197.09 r
  u_FDMA_axi_araddr_reg[0]|qx_net (net)                              3                      
  u_ddr_v1_u_inst_u_ddrc/i_p1[248] (ctrl_wrapper)                        1890.88   4087.97 r
  data arrival time                                                                4087.97  

  clock sys_clk (rise edge)                                                 0.00      0.00  
  clock source latency                                                      0.00      0.00  
  clk_rst_manage_ins_pll_main_pll_u0/CO1 (PLLV1)                            0.00      0.00 r
  clk_rst_manage_ins_pll_main_pll_u0|CO1_net (net)                 159                      
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk_ug (DDR_CRG_CORE)           1899.09   1899.09 r
  u_ddr_v1_u_inst_u_ddrc_crg/axi_port02_aclk (DDR_CRG_CORE)                23.00   1922.09 r
  u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net (net)               1                      
  u_ddr_v1_u_inst_u_ddrc/axi_port02_aclk (ctrl_wrapper)                     0.00   1922.09 r
  library hold time                                                       154.00   2076.09  
  data required time                                                               2076.09  
  -----------------------------------------------------------------------------------------------
  data required time                                                               2076.09  
  data arrival time                                                                4087.97  
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                      2011.88  
1
****************************************

                  tsu                   

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr_cfg 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain sys_clk 
****************************************
1
****************************************

                  th                   

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr_cfg 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain sys_clk 
****************************************
1
****************************************

                  tco                   

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr_cfg 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain sys_clk 
****************************************
1
****************************************

                  tco min               

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr_cfg 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain sys_clk 
****************************************
1
****************************************

                  tpd                   

****************************************


315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain jtag_tck 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain clk_ddr_cfg 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain memory_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain core_clk 
****************************************

315 out of 907 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -path_type clock_expanded
	 -nworst 1 
	 -max_paths 500 
	 total paths found 0 
	 from clock domain sys_clk 
****************************************
1
****************************************

         datasheet setup               

****************************************

****************************************
	 cs_report_datasheet_timing
	 from clock domain jtag_tck 
****************************************
1
****************************************

         datasheet hold                 

****************************************

****************************************
	 cs_report_datasheet_timing
	 from clock domain jtag_tck 
****************************************
1
****************************************

         datasheet output max           

****************************************

****************************************
	 cs_report_datasheet_timing
	 from clock domain jtag_tck 
****************************************
1
****************************************

         datasheet output min           

****************************************

****************************************
	 cs_report_datasheet_timing
	 from clock domain jtag_tck 
****************************************
1
****************************************

         datasheet propagated max       

****************************************

****************************************
	 cs_report_datasheet_timing
	 from clock domain clk_ddr 
****************************************
1
****************************************

         datasheet propagated min       

****************************************

****************************************
	 cs_report_datasheet_timing
	 from clock domain clk_ddr 
****************************************
1
