//
// Milkyway Hierarchical Verilog Dump:
// Generated on 05/02/2023 at 16:32:26
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :my_lib1.mw
// Cell Name    :cic_filter
// Hierarchy delimiter:'/'
// Write Command : write_verilog -diode_ports -wire_declaration -no_physical_only_cells /home/sasasatori/experiment/icc/outputs/cic_filter_post_layout.v
//


module cic_filter_DW01_add_1 (SUM , CI , CO , B , A );
output [18:0] SUM ;
input  CI ;
output CO ;
input  [18:0] B ;
input  [18:0] A ;

/* wire declarations */

wire n36 ;
wire n52 ;
wire n35 ;
wire n51 ;
wire n33 ;
wire n50 ;
wire n31 ;
wire n49 ;
wire n29 ;
wire n40 ;
wire n26 ;
wire n39 ;
wire n24 ;
wire n54 ;
wire n22 ;
wire n53 ;
wire n20 ;
wire n44 ;
wire n19 ;
wire n43 ;
wire n16 ;
wire n42 ;
wire n15 ;
wire n41 ;
wire n13 ;
wire n38 ;
wire n10 ;
wire n46 ;
wire n9 ;
wire n45 ;
wire n55 ;
wire n6 ;
wire n48 ;
wire n4 ;
wire n47 ;
wire n56 ;
wire [18:1] carry ;
wire n1 ;

DLY4X1 U38 (.Y ( SUM[7] ) , .A ( n36 ) ) ;
CLKBUFXL U37 (.Y ( n36 ) , .A ( n52 ) ) ;
DLY4X1 U36 (.Y ( n35 ) , .A ( n51 ) ) ;
CLKBUFXL U35 (.Y ( SUM[6] ) , .A ( n35 ) ) ;
DLY4X1 U34 (.Y ( n33 ) , .A ( n50 ) ) ;
CLKBUFXL U33 (.Y ( SUM[5] ) , .A ( n33 ) ) ;
DLY4X1 U32 (.Y ( n31 ) , .A ( n49 ) ) ;
CLKBUFXL U31 (.Y ( SUM[4] ) , .A ( n31 ) ) ;
DLY4X1 U30 (.Y ( n29 ) , .A ( n40 ) ) ;
CLKBUFX1 U29 (.Y ( SUM[11] ) , .A ( n29 ) ) ;
DLY4X1 U28 (.Y ( SUM[10] ) , .A ( n26 ) ) ;
CLKBUFXL U27 (.Y ( n26 ) , .A ( n39 ) ) ;
DLY4X1 U26 (.Y ( SUM[9] ) , .A ( n24 ) ) ;
CLKBUFXL U25 (.Y ( n24 ) , .A ( n54 ) ) ;
DLY4X1 U24 (.Y ( SUM[8] ) , .A ( n22 ) ) ;
CLKBUFXL U23 (.Y ( n22 ) , .A ( n53 ) ) ;
DLY4X1 U22 (.Y ( SUM[15] ) , .A ( n20 ) ) ;
CLKBUFXL U21 (.Y ( n20 ) , .A ( n44 ) ) ;
DLY4X1 U20 (.Y ( n19 ) , .A ( n43 ) ) ;
CLKBUFXL U19 (.Y ( SUM[14] ) , .A ( n19 ) ) ;
DLY4X1 U18 (.Y ( SUM[13] ) , .A ( n16 ) ) ;
CLKBUFXL U17 (.Y ( n16 ) , .A ( n42 ) ) ;
DLY4X1 U16 (.Y ( n15 ) , .A ( n41 ) ) ;
CLKBUFXL U15 (.Y ( SUM[12] ) , .A ( n15 ) ) ;
DLY4X1 U14 (.Y ( n13 ) , .A ( n38 ) ) ;
CLKBUFXL U13 (.Y ( SUM[18] ) , .A ( n13 ) ) ;
DLY4X1 U12 (.Y ( SUM[17] ) , .A ( n10 ) ) ;
CLKBUFXL U11 (.Y ( n10 ) , .A ( n46 ) ) ;
DLY4X1 U10 (.Y ( n9 ) , .A ( n45 ) ) ;
CLKBUFXL U9 (.Y ( SUM[16] ) , .A ( n9 ) ) ;
DLY2X1 U8 (.Y ( SUM[0] ) , .A ( n55 ) ) ;
DLY4X1 U7 (.Y ( n6 ) , .A ( n48 ) ) ;
CLKBUFXL U6 (.Y ( SUM[3] ) , .A ( n6 ) ) ;
DLY4X1 U5 (.Y ( n4 ) , .A ( n47 ) ) ;
CLKBUFXL U4 (.Y ( SUM[2] ) , .A ( n4 ) ) ;
BUFXL U3 (.Y ( SUM[1] ) , .A ( n56 ) ) ;
XOR3X2 U1_18 (.Y ( n38 ) , .A ( A[18] ) , .B ( B[18] ) , .C ( carry[18] ) ) ;
ADDFX2 U1_1 (.S ( n56 ) , .A ( A[1] ) , .B ( B[1] ) , .CI ( n1 ) 
    , .CO ( carry[2] ) ) ;
ADDFX2 U1_2 (.S ( n47 ) , .A ( A[2] ) , .B ( B[2] ) , .CI ( carry[2] ) 
    , .CO ( carry[3] ) ) ;
ADDFX2 U1_3 (.S ( n48 ) , .A ( A[3] ) , .B ( B[3] ) , .CI ( carry[3] ) 
    , .CO ( carry[4] ) ) ;
ADDFX2 U1_4 (.S ( n49 ) , .A ( A[4] ) , .B ( B[4] ) , .CI ( carry[4] ) 
    , .CO ( carry[5] ) ) ;
ADDFX2 U1_5 (.S ( n50 ) , .A ( A[5] ) , .B ( B[5] ) , .CI ( carry[5] ) 
    , .CO ( carry[6] ) ) ;
ADDFX2 U1_6 (.S ( n51 ) , .A ( A[6] ) , .B ( B[6] ) , .CI ( carry[6] ) 
    , .CO ( carry[7] ) ) ;
ADDFX2 U1_7 (.S ( n52 ) , .A ( A[7] ) , .B ( B[7] ) , .CI ( carry[7] ) 
    , .CO ( carry[8] ) ) ;
ADDFX2 U1_8 (.S ( n53 ) , .A ( A[8] ) , .B ( B[8] ) , .CI ( carry[8] ) 
    , .CO ( carry[9] ) ) ;
ADDFX2 U1_9 (.S ( n54 ) , .A ( A[9] ) , .B ( B[9] ) , .CI ( carry[9] ) 
    , .CO ( carry[10] ) ) ;
ADDFX2 U1_10 (.S ( n39 ) , .A ( A[10] ) , .B ( B[10] ) , .CI ( carry[10] ) 
    , .CO ( carry[11] ) ) ;
ADDFX2 U1_11 (.S ( n40 ) , .A ( A[11] ) , .B ( B[11] ) , .CI ( carry[11] ) 
    , .CO ( carry[12] ) ) ;
ADDFX2 U1_12 (.S ( n41 ) , .A ( A[12] ) , .B ( B[12] ) , .CI ( carry[12] ) 
    , .CO ( carry[13] ) ) ;
ADDFX2 U1_13 (.S ( n42 ) , .A ( A[13] ) , .B ( B[13] ) , .CI ( carry[13] ) 
    , .CO ( carry[14] ) ) ;
ADDFX2 U1_14 (.S ( n43 ) , .A ( A[14] ) , .B ( B[14] ) , .CI ( carry[14] ) 
    , .CO ( carry[15] ) ) ;
ADDFX2 U1_15 (.S ( n44 ) , .A ( A[15] ) , .B ( B[15] ) , .CI ( carry[15] ) 
    , .CO ( carry[16] ) ) ;
ADDFX2 U1_16 (.S ( n45 ) , .A ( A[16] ) , .B ( B[16] ) , .CI ( carry[16] ) 
    , .CO ( carry[17] ) ) ;
ADDFX2 U1_17 (.S ( n46 ) , .A ( A[17] ) , .B ( B[17] ) , .CI ( carry[17] ) 
    , .CO ( carry[18] ) ) ;
AND2X2 U1 (.Y ( n1 ) , .B ( A[0] ) , .A ( B[0] ) ) ;
XOR2X1 U2 (.Y ( n55 ) , .B ( A[0] ) , .A ( B[0] ) ) ;
endmodule




module cic_filter_DW01_add_0 (SUM , CI , CO , B , A );
output [18:0] SUM ;
input  CI ;
output CO ;
input  [18:0] B ;
input  [18:0] A ;

/* wire declarations */

wire n39 ;
wire n54 ;
wire n37 ;
wire n55 ;
wire n35 ;
wire n56 ;
wire n33 ;
wire n41 ;
wire n31 ;
wire n45 ;
wire n30 ;
wire n44 ;
wire n29 ;
wire n43 ;
wire n28 ;
wire n42 ;
wire n23 ;
wire n40 ;
wire n22 ;
wire n48 ;
wire n21 ;
wire n47 ;
wire n20 ;
wire n46 ;
wire n15 ;
wire n53 ;
wire n13 ;
wire n52 ;
wire n11 ;
wire n51 ;
wire n9 ;
wire n57 ;
wire n8 ;
wire n49 ;
wire n7 ;
wire n58 ;
wire n3 ;
wire n50 ;
wire [18:1] carry ;
wire n1 ;

DLY4X1 U40 (.Y ( n39 ) , .A ( n54 ) ) ;
CLKBUFX1 U39 (.Y ( SUM[7] ) , .A ( n39 ) ) ;
DLY4X1 U38 (.Y ( n37 ) , .A ( n55 ) ) ;
CLKBUFXL U37 (.Y ( SUM[8] ) , .A ( n37 ) ) ;
DLY4X1 U36 (.Y ( n35 ) , .A ( n56 ) ) ;
CLKBUFXL U35 (.Y ( SUM[9] ) , .A ( n35 ) ) ;
DLY4X1 U34 (.Y ( n33 ) , .A ( n41 ) ) ;
CLKBUFXL U33 (.Y ( SUM[10] ) , .A ( n33 ) ) ;
DLY4X1 U32 (.Y ( n31 ) , .A ( n45 ) ) ;
DLY4X1 U31 (.Y ( n30 ) , .A ( n44 ) ) ;
DLY4X1 U30 (.Y ( n29 ) , .A ( n43 ) ) ;
DLY4X1 U29 (.Y ( n28 ) , .A ( n42 ) ) ;
CLKBUFX1 U28 (.Y ( SUM[11] ) , .A ( n28 ) ) ;
CLKBUFX1 U27 (.Y ( SUM[12] ) , .A ( n29 ) ) ;
CLKBUFXL U26 (.Y ( SUM[13] ) , .A ( n30 ) ) ;
CLKBUFXL U25 (.Y ( SUM[14] ) , .A ( n31 ) ) ;
DLY4X1 U24 (.Y ( n23 ) , .A ( n40 ) ) ;
DLY4X1 U23 (.Y ( n22 ) , .A ( n48 ) ) ;
DLY4X1 U22 (.Y ( n21 ) , .A ( n47 ) ) ;
DLY4X1 U21 (.Y ( n20 ) , .A ( n46 ) ) ;
CLKBUFXL U20 (.Y ( SUM[15] ) , .A ( n20 ) ) ;
CLKBUFXL U19 (.Y ( SUM[16] ) , .A ( n21 ) ) ;
CLKBUFXL U18 (.Y ( SUM[17] ) , .A ( n22 ) ) ;
DLY2X1 U17 (.Y ( SUM[18] ) , .A ( n23 ) ) ;
DLY4X1 U16 (.Y ( n15 ) , .A ( n53 ) ) ;
CLKBUFX1 U15 (.Y ( SUM[6] ) , .A ( n15 ) ) ;
DLY4X1 U14 (.Y ( n13 ) , .A ( n52 ) ) ;
CLKBUFXL U13 (.Y ( SUM[5] ) , .A ( n13 ) ) ;
DLY4X1 U12 (.Y ( n11 ) , .A ( n51 ) ) ;
CLKBUFXL U11 (.Y ( SUM[4] ) , .A ( n11 ) ) ;
DLY4X1 U10 (.Y ( n9 ) , .A ( n57 ) ) ;
DLY4X1 U9 (.Y ( n8 ) , .A ( n49 ) ) ;
DLY4X1 U8 (.Y ( n7 ) , .A ( n58 ) ) ;
DLY2X1 U7 (.Y ( SUM[0] ) , .A ( n9 ) ) ;
CLKBUFXL U6 (.Y ( SUM[1] ) , .A ( n7 ) ) ;
CLKBUFXL U5 (.Y ( SUM[2] ) , .A ( n8 ) ) ;
DLY4X1 U4 (.Y ( n3 ) , .A ( n50 ) ) ;
DLY2X1 U3 (.Y ( SUM[3] ) , .A ( n3 ) ) ;
ADDFX2 U1_7 (.S ( n54 ) , .A ( A[7] ) , .B ( B[7] ) , .CI ( carry[7] ) 
    , .CO ( carry[8] ) ) ;
ADDFX2 U1_8 (.S ( n55 ) , .A ( A[8] ) , .B ( B[8] ) , .CI ( carry[8] ) 
    , .CO ( carry[9] ) ) ;
ADDFX2 U1_9 (.S ( n56 ) , .A ( A[9] ) , .B ( B[9] ) , .CI ( carry[9] ) 
    , .CO ( carry[10] ) ) ;
ADDFX2 U1_10 (.S ( n41 ) , .A ( A[10] ) , .B ( B[10] ) , .CI ( carry[10] ) 
    , .CO ( carry[11] ) ) ;
ADDFX2 U1_11 (.S ( n42 ) , .A ( A[11] ) , .B ( B[11] ) , .CI ( carry[11] ) 
    , .CO ( carry[12] ) ) ;
ADDFX2 U1_12 (.S ( n43 ) , .A ( A[12] ) , .B ( B[12] ) , .CI ( carry[12] ) 
    , .CO ( carry[13] ) ) ;
ADDFX2 U1_13 (.S ( n44 ) , .A ( A[13] ) , .B ( B[13] ) , .CI ( carry[13] ) 
    , .CO ( carry[14] ) ) ;
ADDFX2 U1_14 (.S ( n45 ) , .A ( A[14] ) , .B ( B[14] ) , .CI ( carry[14] ) 
    , .CO ( carry[15] ) ) ;
ADDFX2 U1_15 (.S ( n46 ) , .A ( A[15] ) , .B ( B[15] ) , .CI ( carry[15] ) 
    , .CO ( carry[16] ) ) ;
ADDFX2 U1_16 (.S ( n47 ) , .A ( A[16] ) , .B ( B[16] ) , .CI ( carry[16] ) 
    , .CO ( carry[17] ) ) ;
ADDFX2 U1_1 (.S ( n58 ) , .A ( A[1] ) , .B ( B[1] ) , .CI ( n1 ) 
    , .CO ( carry[2] ) ) ;
ADDFX2 U1_2 (.S ( n49 ) , .A ( A[2] ) , .B ( B[2] ) , .CI ( carry[2] ) 
    , .CO ( carry[3] ) ) ;
ADDFX2 U1_3 (.S ( n50 ) , .A ( A[3] ) , .B ( B[3] ) , .CI ( carry[3] ) 
    , .CO ( carry[4] ) ) ;
ADDFX2 U1_4 (.S ( n51 ) , .A ( A[4] ) , .B ( B[4] ) , .CI ( carry[4] ) 
    , .CO ( carry[5] ) ) ;
ADDFX2 U1_5 (.S ( n52 ) , .A ( A[5] ) , .B ( B[5] ) , .CI ( carry[5] ) 
    , .CO ( carry[6] ) ) ;
ADDFX2 U1_6 (.S ( n53 ) , .A ( A[6] ) , .B ( B[6] ) , .CI ( carry[6] ) 
    , .CO ( carry[7] ) ) ;
ADDFX2 U1_17 (.S ( n48 ) , .A ( A[17] ) , .B ( B[17] ) , .CI ( carry[17] ) 
    , .CO ( carry[18] ) ) ;
XOR3X2 U1_18 (.Y ( n40 ) , .A ( A[18] ) , .B ( B[18] ) , .C ( carry[18] ) ) ;
AND2X2 U1 (.Y ( n1 ) , .B ( A[0] ) , .A ( B[0] ) ) ;
XOR2X1 U2 (.Y ( n57 ) , .B ( A[0] ) , .A ( B[0] ) ) ;
endmodule




module cic_filter_DW01_sub_2 (DIFF , CI , CO , B , A );
output [18:0] DIFF ;
input  CI ;
output CO ;
input  [18:0] B ;
input  [18:0] A ;

/* wire declarations */

wire n42 ;
wire n58 ;
wire n64 ;
wire n56 ;
wire n63 ;
wire n54 ;
wire n62 ;
wire n52 ;
wire n61 ;
wire n50 ;
wire n59 ;
wire n48 ;
wire n67 ;
wire n46 ;
wire n66 ;
wire n44 ;
wire n65 ;
wire n76 ;
wire n40 ;
wire n68 ;
wire n38 ;
wire n77 ;
wire n36 ;
wire n72 ;
wire n34 ;
wire n71 ;
wire n32 ;
wire n70 ;
wire n30 ;
wire n69 ;
wire n28 ;
wire n60 ;
wire n26 ;
wire n75 ;
wire n24 ;
wire n74 ;
wire n22 ;
wire n73 ;
wire n2 ;
wire [19:0] carry ;
wire n19 ;
wire n1 ;
wire n18 ;
wire n17 ;
wire n16 ;
wire n15 ;
wire n14 ;
wire n13 ;
wire n12 ;
wire n11 ;
wire n10 ;
wire n9 ;
wire n8 ;
wire n7 ;
wire n6 ;
wire n5 ;
wire n4 ;
wire n3 ;
wire n20 ;

BUFX3 U42 (.Y ( DIFF[0] ) , .A ( n42 ) ) ;
DLY4X1 U59 (.Y ( n58 ) , .A ( n64 ) ) ;
CLKBUFX1 U58 (.Y ( DIFF[14] ) , .A ( n58 ) ) ;
DLY4X1 U57 (.Y ( n56 ) , .A ( n63 ) ) ;
CLKBUFX1 U56 (.Y ( DIFF[13] ) , .A ( n56 ) ) ;
DLY4X1 U55 (.Y ( n54 ) , .A ( n62 ) ) ;
CLKBUFX1 U54 (.Y ( DIFF[12] ) , .A ( n54 ) ) ;
DLY4X1 U53 (.Y ( n52 ) , .A ( n61 ) ) ;
CLKBUFX1 U52 (.Y ( DIFF[11] ) , .A ( n52 ) ) ;
DLY4X1 U51 (.Y ( n50 ) , .A ( n59 ) ) ;
CLKBUFXL U50 (.Y ( DIFF[18] ) , .A ( n50 ) ) ;
DLY4X1 U49 (.Y ( n48 ) , .A ( n67 ) ) ;
CLKBUFX1 U48 (.Y ( DIFF[17] ) , .A ( n48 ) ) ;
DLY4X1 U47 (.Y ( n46 ) , .A ( n66 ) ) ;
CLKBUFX1 U46 (.Y ( DIFF[16] ) , .A ( n46 ) ) ;
DLY4X1 U45 (.Y ( n44 ) , .A ( n65 ) ) ;
CLKBUFX1 U44 (.Y ( DIFF[15] ) , .A ( n44 ) ) ;
DLY4X1 U43 (.Y ( n42 ) , .A ( n76 ) ) ;
DLY4X1 U41 (.Y ( n40 ) , .A ( n68 ) ) ;
CLKBUFX1 U40 (.Y ( DIFF[2] ) , .A ( n40 ) ) ;
DLY4X1 U39 (.Y ( n38 ) , .A ( n77 ) ) ;
CLKBUFX1 U38 (.Y ( DIFF[1] ) , .A ( n38 ) ) ;
DLY4X1 U37 (.Y ( n36 ) , .A ( n72 ) ) ;
CLKBUFX1 U36 (.Y ( DIFF[6] ) , .A ( n36 ) ) ;
DLY4X1 U35 (.Y ( n34 ) , .A ( n71 ) ) ;
CLKBUFX1 U34 (.Y ( DIFF[5] ) , .A ( n34 ) ) ;
DLY4X1 U33 (.Y ( n32 ) , .A ( n70 ) ) ;
CLKBUFX1 U32 (.Y ( DIFF[4] ) , .A ( n32 ) ) ;
DLY4X1 U31 (.Y ( n30 ) , .A ( n69 ) ) ;
CLKBUFX1 U30 (.Y ( DIFF[3] ) , .A ( n30 ) ) ;
DLY4X1 U29 (.Y ( n28 ) , .A ( n60 ) ) ;
CLKBUFX1 U28 (.Y ( DIFF[10] ) , .A ( n28 ) ) ;
DLY4X1 U27 (.Y ( n26 ) , .A ( n75 ) ) ;
CLKBUFX1 U26 (.Y ( DIFF[9] ) , .A ( n26 ) ) ;
DLY4X1 U25 (.Y ( n24 ) , .A ( n74 ) ) ;
CLKBUFX1 U24 (.Y ( DIFF[8] ) , .A ( n24 ) ) ;
DLY4X1 U23 (.Y ( n22 ) , .A ( n73 ) ) ;
CLKBUFX1 U22 (.Y ( DIFF[7] ) , .A ( n22 ) ) ;
XOR3X2 U2_18 (.Y ( n59 ) , .A ( A[18] ) , .B ( n2 ) , .C ( carry[18] ) ) ;
ADDFX2 U2_1 (.S ( n77 ) , .A ( A[1] ) , .B ( n19 ) , .CI ( n1 ) 
    , .CO ( carry[2] ) ) ;
ADDFX2 U2_2 (.S ( n68 ) , .A ( A[2] ) , .B ( n18 ) , .CI ( carry[2] ) 
    , .CO ( carry[3] ) ) ;
ADDFX2 U2_3 (.S ( n69 ) , .A ( A[3] ) , .B ( n17 ) , .CI ( carry[3] ) 
    , .CO ( carry[4] ) ) ;
ADDFX2 U2_4 (.S ( n70 ) , .A ( A[4] ) , .B ( n16 ) , .CI ( carry[4] ) 
    , .CO ( carry[5] ) ) ;
ADDFX2 U2_5 (.S ( n71 ) , .A ( A[5] ) , .B ( n15 ) , .CI ( carry[5] ) 
    , .CO ( carry[6] ) ) ;
ADDFX2 U2_6 (.S ( n72 ) , .A ( A[6] ) , .B ( n14 ) , .CI ( carry[6] ) 
    , .CO ( carry[7] ) ) ;
ADDFX2 U2_7 (.S ( n73 ) , .A ( A[7] ) , .B ( n13 ) , .CI ( carry[7] ) 
    , .CO ( carry[8] ) ) ;
ADDFX2 U2_8 (.S ( n74 ) , .A ( A[8] ) , .B ( n12 ) , .CI ( carry[8] ) 
    , .CO ( carry[9] ) ) ;
ADDFX2 U2_9 (.S ( n75 ) , .A ( A[9] ) , .B ( n11 ) , .CI ( carry[9] ) 
    , .CO ( carry[10] ) ) ;
ADDFX2 U2_10 (.S ( n60 ) , .A ( A[10] ) , .B ( n10 ) , .CI ( carry[10] ) 
    , .CO ( carry[11] ) ) ;
ADDFX2 U2_11 (.S ( n61 ) , .A ( A[11] ) , .B ( n9 ) , .CI ( carry[11] ) 
    , .CO ( carry[12] ) ) ;
ADDFX2 U2_12 (.S ( n62 ) , .A ( A[12] ) , .B ( n8 ) , .CI ( carry[12] ) 
    , .CO ( carry[13] ) ) ;
ADDFX2 U2_13 (.S ( n63 ) , .A ( A[13] ) , .B ( n7 ) , .CI ( carry[13] ) 
    , .CO ( carry[14] ) ) ;
ADDFX2 U2_14 (.S ( n64 ) , .A ( A[14] ) , .B ( n6 ) , .CI ( carry[14] ) 
    , .CO ( carry[15] ) ) ;
ADDFX2 U2_15 (.S ( n65 ) , .A ( A[15] ) , .B ( n5 ) , .CI ( carry[15] ) 
    , .CO ( carry[16] ) ) ;
ADDFX2 U2_16 (.S ( n66 ) , .A ( A[16] ) , .B ( n4 ) , .CI ( carry[16] ) 
    , .CO ( carry[17] ) ) ;
ADDFX2 U2_17 (.S ( n67 ) , .A ( A[17] ) , .B ( n3 ) , .CI ( carry[17] ) 
    , .CO ( carry[18] ) ) ;
OR2X2 U1 (.Y ( n1 ) , .A ( A[0] ) , .B ( n20 ) ) ;
XNOR2X1 U2 (.Y ( n76 ) , .B ( A[0] ) , .A ( n20 ) ) ;
INVX1 U3 (.Y ( n3 ) , .A ( B[17] ) ) ;
INVX1 U4 (.Y ( n4 ) , .A ( B[16] ) ) ;
INVX1 U5 (.Y ( n5 ) , .A ( B[15] ) ) ;
INVX1 U6 (.Y ( n6 ) , .A ( B[14] ) ) ;
INVX1 U7 (.Y ( n7 ) , .A ( B[13] ) ) ;
INVX1 U8 (.Y ( n8 ) , .A ( B[12] ) ) ;
INVX1 U9 (.Y ( n9 ) , .A ( B[11] ) ) ;
INVX1 U10 (.Y ( n10 ) , .A ( B[10] ) ) ;
INVX1 U11 (.Y ( n11 ) , .A ( B[9] ) ) ;
INVX1 U12 (.Y ( n12 ) , .A ( B[8] ) ) ;
INVX1 U13 (.Y ( n13 ) , .A ( B[7] ) ) ;
INVX1 U14 (.Y ( n14 ) , .A ( B[6] ) ) ;
INVX1 U15 (.Y ( n15 ) , .A ( B[5] ) ) ;
INVX1 U16 (.Y ( n16 ) , .A ( B[4] ) ) ;
INVX1 U17 (.Y ( n17 ) , .A ( B[3] ) ) ;
INVX1 U18 (.Y ( n18 ) , .A ( B[2] ) ) ;
INVX1 U19 (.Y ( n19 ) , .A ( B[1] ) ) ;
INVX1 U20 (.Y ( n2 ) , .A ( B[18] ) ) ;
INVX1 U21 (.Y ( n20 ) , .A ( B[0] ) ) ;
endmodule




module cic_filter_DW01_sub_1 (DIFF , CI , CO , B , A );
output [18:0] DIFF ;
input  CI ;
output CO ;
input  [18:0] B ;
input  [18:0] A ;

/* wire declarations */

wire n58 ;
wire n64 ;
wire n56 ;
wire n63 ;
wire n54 ;
wire n62 ;
wire n52 ;
wire n61 ;
wire n50 ;
wire n59 ;
wire n48 ;
wire n67 ;
wire n46 ;
wire n66 ;
wire n44 ;
wire n65 ;
wire n42 ;
wire n76 ;
wire n40 ;
wire n68 ;
wire n38 ;
wire n77 ;
wire n36 ;
wire n72 ;
wire n34 ;
wire n71 ;
wire n32 ;
wire n70 ;
wire n30 ;
wire n69 ;
wire n28 ;
wire n60 ;
wire n26 ;
wire n75 ;
wire n24 ;
wire n74 ;
wire n22 ;
wire n73 ;
wire n14 ;
wire n13 ;
wire n12 ;
wire n11 ;
wire n10 ;
wire n9 ;
wire n8 ;
wire n7 ;
wire n6 ;
wire n5 ;
wire n4 ;
wire n20 ;
wire n3 ;
wire n2 ;
wire n1 ;
wire [19:0] carry ;
wire n15 ;
wire n16 ;
wire n17 ;
wire n18 ;
wire n19 ;

DLY4X1 U59 (.Y ( n58 ) , .A ( n64 ) ) ;
CLKBUFX1 U58 (.Y ( DIFF[14] ) , .A ( n58 ) ) ;
DLY4X1 U57 (.Y ( n56 ) , .A ( n63 ) ) ;
CLKBUFX1 U56 (.Y ( DIFF[13] ) , .A ( n56 ) ) ;
DLY4X1 U55 (.Y ( n54 ) , .A ( n62 ) ) ;
CLKBUFX1 U54 (.Y ( DIFF[12] ) , .A ( n54 ) ) ;
DLY4X1 U53 (.Y ( n52 ) , .A ( n61 ) ) ;
CLKBUFX1 U52 (.Y ( DIFF[11] ) , .A ( n52 ) ) ;
DLY4X1 U51 (.Y ( n50 ) , .A ( n59 ) ) ;
CLKBUFX1 U50 (.Y ( DIFF[18] ) , .A ( n50 ) ) ;
DLY4X1 U49 (.Y ( n48 ) , .A ( n67 ) ) ;
CLKBUFX1 U48 (.Y ( DIFF[17] ) , .A ( n48 ) ) ;
DLY4X1 U47 (.Y ( n46 ) , .A ( n66 ) ) ;
CLKBUFX1 U46 (.Y ( DIFF[16] ) , .A ( n46 ) ) ;
DLY4X1 U45 (.Y ( n44 ) , .A ( n65 ) ) ;
CLKBUFX1 U44 (.Y ( DIFF[15] ) , .A ( n44 ) ) ;
DLY4X1 U43 (.Y ( n42 ) , .A ( n76 ) ) ;
DLY2X1 U42 (.Y ( DIFF[0] ) , .A ( n42 ) ) ;
DLY4X1 U41 (.Y ( n40 ) , .A ( n68 ) ) ;
CLKBUFX1 U40 (.Y ( DIFF[2] ) , .A ( n40 ) ) ;
DLY4X1 U39 (.Y ( n38 ) , .A ( n77 ) ) ;
CLKBUFX1 U38 (.Y ( DIFF[1] ) , .A ( n38 ) ) ;
DLY4X1 U37 (.Y ( n36 ) , .A ( n72 ) ) ;
CLKBUFX1 U36 (.Y ( DIFF[6] ) , .A ( n36 ) ) ;
DLY4X1 U35 (.Y ( n34 ) , .A ( n71 ) ) ;
CLKBUFX1 U34 (.Y ( DIFF[5] ) , .A ( n34 ) ) ;
DLY4X1 U33 (.Y ( n32 ) , .A ( n70 ) ) ;
CLKBUFX1 U32 (.Y ( DIFF[4] ) , .A ( n32 ) ) ;
DLY4X1 U31 (.Y ( n30 ) , .A ( n69 ) ) ;
CLKBUFX1 U30 (.Y ( DIFF[3] ) , .A ( n30 ) ) ;
DLY4X1 U29 (.Y ( n28 ) , .A ( n60 ) ) ;
CLKBUFX1 U28 (.Y ( DIFF[10] ) , .A ( n28 ) ) ;
DLY4X1 U27 (.Y ( n26 ) , .A ( n75 ) ) ;
CLKBUFX1 U26 (.Y ( DIFF[9] ) , .A ( n26 ) ) ;
DLY4X1 U25 (.Y ( n24 ) , .A ( n74 ) ) ;
CLKBUFX1 U24 (.Y ( DIFF[8] ) , .A ( n24 ) ) ;
DLY4X1 U23 (.Y ( n22 ) , .A ( n73 ) ) ;
CLKBUFX1 U22 (.Y ( DIFF[7] ) , .A ( n22 ) ) ;
INVX1 U8 (.Y ( n14 ) , .A ( B[12] ) ) ;
INVX1 U9 (.Y ( n13 ) , .A ( B[11] ) ) ;
INVX1 U10 (.Y ( n12 ) , .A ( B[10] ) ) ;
INVX1 U11 (.Y ( n11 ) , .A ( B[9] ) ) ;
INVX1 U12 (.Y ( n10 ) , .A ( B[8] ) ) ;
INVX1 U13 (.Y ( n9 ) , .A ( B[7] ) ) ;
INVX1 U14 (.Y ( n8 ) , .A ( B[6] ) ) ;
INVX1 U15 (.Y ( n7 ) , .A ( B[5] ) ) ;
INVX1 U16 (.Y ( n6 ) , .A ( B[4] ) ) ;
INVX1 U17 (.Y ( n5 ) , .A ( B[3] ) ) ;
INVX1 U18 (.Y ( n4 ) , .A ( B[2] ) ) ;
INVX1 U19 (.Y ( n20 ) , .A ( B[18] ) ) ;
INVX1 U20 (.Y ( n3 ) , .A ( B[1] ) ) ;
XNOR2X1 U21 (.Y ( n76 ) , .B ( A[0] ) , .A ( n2 ) ) ;
ADDFX2 U2_1 (.S ( n77 ) , .A ( A[1] ) , .B ( n3 ) , .CI ( n1 ) , .CO ( carry[2] ) ) ;
XOR3X2 U2_18 (.Y ( n59 ) , .A ( A[18] ) , .B ( n20 ) , .C ( carry[18] ) ) ;
ADDFX2 U2_2 (.S ( n68 ) , .A ( A[2] ) , .B ( n4 ) , .CI ( carry[2] ) 
    , .CO ( carry[3] ) ) ;
ADDFX2 U2_3 (.S ( n69 ) , .A ( A[3] ) , .B ( n5 ) , .CI ( carry[3] ) 
    , .CO ( carry[4] ) ) ;
ADDFX2 U2_4 (.S ( n70 ) , .A ( A[4] ) , .B ( n6 ) , .CI ( carry[4] ) 
    , .CO ( carry[5] ) ) ;
ADDFX2 U2_5 (.S ( n71 ) , .A ( A[5] ) , .B ( n7 ) , .CI ( carry[5] ) 
    , .CO ( carry[6] ) ) ;
ADDFX2 U2_6 (.S ( n72 ) , .A ( A[6] ) , .B ( n8 ) , .CI ( carry[6] ) 
    , .CO ( carry[7] ) ) ;
ADDFX2 U2_7 (.S ( n73 ) , .A ( A[7] ) , .B ( n9 ) , .CI ( carry[7] ) 
    , .CO ( carry[8] ) ) ;
ADDFX2 U2_8 (.S ( n74 ) , .A ( A[8] ) , .B ( n10 ) , .CI ( carry[8] ) 
    , .CO ( carry[9] ) ) ;
ADDFX2 U2_9 (.S ( n75 ) , .A ( A[9] ) , .B ( n11 ) , .CI ( carry[9] ) 
    , .CO ( carry[10] ) ) ;
ADDFX2 U2_10 (.S ( n60 ) , .A ( A[10] ) , .B ( n12 ) , .CI ( carry[10] ) 
    , .CO ( carry[11] ) ) ;
ADDFX2 U2_11 (.S ( n61 ) , .A ( A[11] ) , .B ( n13 ) , .CI ( carry[11] ) 
    , .CO ( carry[12] ) ) ;
ADDFX2 U2_12 (.S ( n62 ) , .A ( A[12] ) , .B ( n14 ) , .CI ( carry[12] ) 
    , .CO ( carry[13] ) ) ;
ADDFX2 U2_13 (.S ( n63 ) , .A ( A[13] ) , .B ( n15 ) , .CI ( carry[13] ) 
    , .CO ( carry[14] ) ) ;
ADDFX2 U2_14 (.S ( n64 ) , .A ( A[14] ) , .B ( n16 ) , .CI ( carry[14] ) 
    , .CO ( carry[15] ) ) ;
ADDFX2 U2_15 (.S ( n65 ) , .A ( A[15] ) , .B ( n17 ) , .CI ( carry[15] ) 
    , .CO ( carry[16] ) ) ;
ADDFX2 U2_16 (.S ( n66 ) , .A ( A[16] ) , .B ( n18 ) , .CI ( carry[16] ) 
    , .CO ( carry[17] ) ) ;
ADDFX2 U2_17 (.S ( n67 ) , .A ( A[17] ) , .B ( n19 ) , .CI ( carry[17] ) 
    , .CO ( carry[18] ) ) ;
OR2X2 U1 (.Y ( n1 ) , .A ( A[0] ) , .B ( n2 ) ) ;
INVX1 U2 (.Y ( n2 ) , .A ( B[0] ) ) ;
INVX1 U3 (.Y ( n19 ) , .A ( B[17] ) ) ;
INVX1 U4 (.Y ( n18 ) , .A ( B[16] ) ) ;
INVX1 U5 (.Y ( n17 ) , .A ( B[15] ) ) ;
INVX1 U6 (.Y ( n16 ) , .A ( B[14] ) ) ;
INVX1 U7 (.Y ( n15 ) , .A ( B[13] ) ) ;
endmodule




module cic_filter_DW01_sub_0 (DIFF , CI , CO , B , A );
output [18:0] DIFF ;
input  CI ;
output CO ;
input  [18:0] B ;
input  [18:0] A ;

/* wire declarations */

wire n55 ;
wire n56 ;
wire n53 ;
wire n64 ;
wire n51 ;
wire n63 ;
wire n49 ;
wire n62 ;
wire n61 ;
wire n60 ;
wire n45 ;
wire n59 ;
wire n43 ;
wire n58 ;
wire n41 ;
wire n57 ;
wire n39 ;
wire n72 ;
wire n37 ;
wire n71 ;
wire n35 ;
wire n70 ;
wire n33 ;
wire n69 ;
wire n31 ;
wire n68 ;
wire n29 ;
wire n67 ;
wire n27 ;
wire n66 ;
wire n25 ;
wire n65 ;
wire n23 ;
wire n2 ;
wire n22 ;
wire n3 ;
wire n73 ;
wire n1 ;
wire [19:0] carry ;
wire n20 ;
wire n4 ;
wire n5 ;
wire n6 ;
wire n7 ;
wire n8 ;
wire n9 ;
wire n10 ;
wire n11 ;
wire n12 ;
wire n13 ;
wire n14 ;
wire n15 ;
wire n16 ;
wire n17 ;
wire n18 ;
wire n19 ;

DLY4X1 U56 (.Y ( n55 ) , .A ( n56 ) ) ;
CLKBUFXL U55 (.Y ( DIFF[18] ) , .A ( n55 ) ) ;
DLY4X1 U54 (.Y ( n53 ) , .A ( n64 ) ) ;
CLKBUFX1 U53 (.Y ( DIFF[17] ) , .A ( n53 ) ) ;
DLY4X1 U52 (.Y ( n51 ) , .A ( n63 ) ) ;
CLKBUFX1 U51 (.Y ( DIFF[16] ) , .A ( n51 ) ) ;
DLY4X1 U50 (.Y ( n49 ) , .A ( n62 ) ) ;
CLKBUFX1 U49 (.Y ( DIFF[15] ) , .A ( n49 ) ) ;
DLY4X1 U48 (.Y ( DIFF[14] ) , .A ( n61 ) ) ;
DLY4X1 U47 (.Y ( DIFF[13] ) , .A ( n60 ) ) ;
DLY4X1 U46 (.Y ( n45 ) , .A ( n59 ) ) ;
CLKBUFX1 U45 (.Y ( DIFF[12] ) , .A ( n45 ) ) ;
DLY4X1 U44 (.Y ( n43 ) , .A ( n58 ) ) ;
CLKBUFX1 U43 (.Y ( DIFF[11] ) , .A ( n43 ) ) ;
DLY4X1 U42 (.Y ( n41 ) , .A ( n57 ) ) ;
CLKBUFX1 U41 (.Y ( DIFF[10] ) , .A ( n41 ) ) ;
DLY4X1 U40 (.Y ( n39 ) , .A ( n72 ) ) ;
CLKBUFX1 U39 (.Y ( DIFF[9] ) , .A ( n39 ) ) ;
DLY4X1 U38 (.Y ( n37 ) , .A ( n71 ) ) ;
CLKBUFX1 U37 (.Y ( DIFF[8] ) , .A ( n37 ) ) ;
DLY4X1 U36 (.Y ( n35 ) , .A ( n70 ) ) ;
CLKBUFX1 U35 (.Y ( DIFF[7] ) , .A ( n35 ) ) ;
DLY4X1 U34 (.Y ( n33 ) , .A ( n69 ) ) ;
CLKBUFX1 U33 (.Y ( DIFF[6] ) , .A ( n33 ) ) ;
DLY4X1 U32 (.Y ( n31 ) , .A ( n68 ) ) ;
CLKBUFX1 U31 (.Y ( DIFF[5] ) , .A ( n31 ) ) ;
DLY4X1 U30 (.Y ( n29 ) , .A ( n67 ) ) ;
CLKBUFX1 U29 (.Y ( DIFF[4] ) , .A ( n29 ) ) ;
DLY4X1 U28 (.Y ( n27 ) , .A ( n66 ) ) ;
CLKBUFX1 U27 (.Y ( DIFF[3] ) , .A ( n27 ) ) ;
DLY4X1 U26 (.Y ( n25 ) , .A ( n65 ) ) ;
CLKBUFX1 U25 (.Y ( DIFF[2] ) , .A ( n25 ) ) ;
DLY4X1 U24 (.Y ( n23 ) , .A ( n2 ) ) ;
DLY4X1 U23 (.Y ( n22 ) , .A ( n3 ) ) ;
DLY2X1 U22 (.Y ( DIFF[0] ) , .A ( n73 ) ) ;
ADDFX2 U2_1 (.S ( DIFF[1] ) , .A ( A[1] ) , .B ( n22 ) , .CI ( n1 ) 
    , .CO ( carry[2] ) ) ;
XOR3X2 U2_18 (.Y ( n56 ) , .A ( A[18] ) , .B ( n20 ) , .C ( carry[18] ) ) ;
ADDFX2 U2_2 (.S ( n65 ) , .A ( A[2] ) , .B ( n4 ) , .CI ( carry[2] ) 
    , .CO ( carry[3] ) ) ;
ADDFX2 U2_3 (.S ( n66 ) , .A ( A[3] ) , .B ( n5 ) , .CI ( carry[3] ) 
    , .CO ( carry[4] ) ) ;
ADDFX2 U2_4 (.S ( n67 ) , .A ( A[4] ) , .B ( n6 ) , .CI ( carry[4] ) 
    , .CO ( carry[5] ) ) ;
ADDFX2 U2_5 (.S ( n68 ) , .A ( A[5] ) , .B ( n7 ) , .CI ( carry[5] ) 
    , .CO ( carry[6] ) ) ;
ADDFX2 U2_6 (.S ( n69 ) , .A ( A[6] ) , .B ( n8 ) , .CI ( carry[6] ) 
    , .CO ( carry[7] ) ) ;
ADDFX2 U2_7 (.S ( n70 ) , .A ( A[7] ) , .B ( n9 ) , .CI ( carry[7] ) 
    , .CO ( carry[8] ) ) ;
ADDFX2 U2_8 (.S ( n71 ) , .A ( A[8] ) , .B ( n10 ) , .CI ( carry[8] ) 
    , .CO ( carry[9] ) ) ;
ADDFX2 U2_9 (.S ( n72 ) , .A ( A[9] ) , .B ( n11 ) , .CI ( carry[9] ) 
    , .CO ( carry[10] ) ) ;
ADDFX2 U2_10 (.S ( n57 ) , .A ( A[10] ) , .B ( n12 ) , .CI ( carry[10] ) 
    , .CO ( carry[11] ) ) ;
ADDFX2 U2_11 (.S ( n58 ) , .A ( A[11] ) , .B ( n13 ) , .CI ( carry[11] ) 
    , .CO ( carry[12] ) ) ;
ADDFX2 U2_12 (.S ( n59 ) , .A ( A[12] ) , .B ( n14 ) , .CI ( carry[12] ) 
    , .CO ( carry[13] ) ) ;
ADDFX2 U2_13 (.S ( n60 ) , .A ( A[13] ) , .B ( n15 ) , .CI ( carry[13] ) 
    , .CO ( carry[14] ) ) ;
ADDFX2 U2_14 (.S ( n61 ) , .A ( A[14] ) , .B ( n16 ) , .CI ( carry[14] ) 
    , .CO ( carry[15] ) ) ;
ADDFX2 U2_15 (.S ( n62 ) , .A ( A[15] ) , .B ( n17 ) , .CI ( carry[15] ) 
    , .CO ( carry[16] ) ) ;
ADDFX2 U2_16 (.S ( n63 ) , .A ( A[16] ) , .B ( n18 ) , .CI ( carry[16] ) 
    , .CO ( carry[17] ) ) ;
ADDFX2 U2_17 (.S ( n64 ) , .A ( A[17] ) , .B ( n19 ) , .CI ( carry[17] ) 
    , .CO ( carry[18] ) ) ;
OR2X2 U1 (.Y ( n1 ) , .A ( A[0] ) , .B ( n23 ) ) ;
INVX1 U2 (.Y ( n2 ) , .A ( B[0] ) ) ;
INVX1 U3 (.Y ( n19 ) , .A ( B[17] ) ) ;
INVX1 U4 (.Y ( n18 ) , .A ( B[16] ) ) ;
INVX1 U5 (.Y ( n17 ) , .A ( B[15] ) ) ;
INVX1 U6 (.Y ( n16 ) , .A ( B[14] ) ) ;
INVX1 U7 (.Y ( n15 ) , .A ( B[13] ) ) ;
INVX1 U8 (.Y ( n14 ) , .A ( B[12] ) ) ;
INVX1 U9 (.Y ( n13 ) , .A ( B[11] ) ) ;
INVX1 U10 (.Y ( n12 ) , .A ( B[10] ) ) ;
INVX1 U11 (.Y ( n11 ) , .A ( B[9] ) ) ;
INVX1 U12 (.Y ( n10 ) , .A ( B[8] ) ) ;
INVX1 U13 (.Y ( n9 ) , .A ( B[7] ) ) ;
INVX1 U14 (.Y ( n8 ) , .A ( B[6] ) ) ;
INVX1 U15 (.Y ( n7 ) , .A ( B[5] ) ) ;
INVX1 U16 (.Y ( n6 ) , .A ( B[4] ) ) ;
INVX1 U17 (.Y ( n5 ) , .A ( B[3] ) ) ;
INVX1 U18 (.Y ( n4 ) , .A ( B[2] ) ) ;
INVX1 U19 (.Y ( n20 ) , .A ( B[18] ) ) ;
INVX1 U20 (.Y ( n3 ) , .A ( B[1] ) ) ;
XNOR2X1 U21 (.Y ( n73 ) , .B ( A[0] ) , .A ( n23 ) ) ;
endmodule




module divider (clk , rst_n , clk_div , IN0 , clk_cts_0 );
input  clk ;
input  rst_n ;
output clk_div ;
input  IN0 ;
input  clk_cts_0 ;

/* wire declarations */

wire n25 ;
wire clk_div_G2IP ;
wire n24 ;
wire n1 ;
wire n23 ;
wire n22 ;
wire [4:0] count ;
wire n21 ;
wire N18 ;
wire n20 ;
wire n19 ;
wire n18 ;
wire N16 ;
wire n17 ;
wire N19 ;
wire n16 ;
wire n15 ;
wire n14 ;
wire N17 ;
wire n13 ;
wire clk_div_G2B1I1 ;
wire N15 ;
wire N2 ;
wire \r57/carry[2] ;
wire \r57/carry[3] ;
wire \r57/carry[4] ;
wire n2 ;

DLY4X1 U20 (.Y ( n25 ) , .A ( clk_div_G2IP ) ) ;
DLY2X1 U19 (.Y ( n24 ) , .A ( n1 ) ) ;
DLY4X1 U18 (.Y ( n23 ) , .A ( n22 ) ) ;
DLY2X1 U17 (.Y ( n22 ) , .A ( count[0] ) ) ;
DLY4X1 U16 (.Y ( n21 ) , .A ( N18 ) ) ;
DLY2X1 U15 (.Y ( n20 ) , .A ( n21 ) ) ;
DLY4X1 U14 (.Y ( n19 ) , .A ( count[1] ) ) ;
DLY2X1 U13 (.Y ( n18 ) , .A ( N16 ) ) ;
DLY4X1 U12 (.Y ( n17 ) , .A ( N19 ) ) ;
DLY2X1 U11 (.Y ( n16 ) , .A ( n17 ) ) ;
DLY4X1 U2 (.Y ( n15 ) , .A ( count[2] ) ) ;
DLY2X1 U1 (.Y ( n14 ) , .A ( N17 ) ) ;
BUFX3 CLKBUFX16_G2IP (.Y ( clk_div_G2IP ) , .A ( n13 ) ) ;
INVX4 INVX8_G2B1I1 (.Y ( clk_div_G2B1I1 ) , .A ( n13 ) ) ;
INVX20 INVX20_G2B1I1 (.Y ( clk_div ) , .A ( clk_div_G2B1I1 ) ) ;
DFFRHQX4 clk_div_reg (.Q ( n13 ) , .RN ( IN0 ) , .D ( n24 ) , .CK ( clk ) ) ;
DFFRHQX1 \count_reg[2] (.Q ( count[2] ) , .RN ( IN0 ) , .D ( n14 ) 
    , .CK ( clk_cts_0 ) ) ;
DFFRHQX1 \count_reg[4] (.Q ( count[4] ) , .RN ( IN0 ) , .D ( n16 ) 
    , .CK ( clk_cts_0 ) ) ;
DFFRHQX1 \count_reg[1] (.Q ( count[1] ) , .RN ( rst_n ) , .D ( n18 ) 
    , .CK ( clk_cts_0 ) ) ;
DFFRHQX1 \count_reg[3] (.Q ( count[3] ) , .RN ( IN0 ) , .D ( n20 ) 
    , .CK ( clk_cts_0 ) ) ;
DFFRHQX1 \count_reg[0] (.Q ( count[0] ) , .RN ( rst_n ) , .D ( N15 ) 
    , .CK ( clk_cts_0 ) ) ;
XNOR2X1 U3 (.Y ( n1 ) , .B ( N2 ) , .A ( n25 ) ) ;
ADDHXL U4 (.S ( N16 ) , .B ( n23 ) , .A ( n19 ) , .CO ( \r57/carry[2] ) ) ;
ADDHXL U5 (.S ( N17 ) , .B ( \r57/carry[2] ) , .A ( n15 ) , .CO ( \r57/carry[3] ) ) ;
ADDHXL U6 (.S ( N18 ) , .B ( \r57/carry[3] ) , .A ( count[3] ) 
    , .CO ( \r57/carry[4] ) ) ;
INVX1 U7 (.Y ( N15 ) , .A ( n23 ) ) ;
XOR2X1 U8 (.Y ( N19 ) , .B ( count[4] ) , .A ( \r57/carry[4] ) ) ;
NAND2X1 U9 (.Y ( n2 ) , .B ( count[3] ) , .A ( count[4] ) ) ;
NAND4BXL U10 (.Y ( N2 ) , .C ( count[2] ) , .AN ( n2 ) , .B ( count[0] ) 
    , .D ( count[1] ) ) ;
endmodule




module cic_filter (out , in , rst_n , clk );
output [18:0] out ;
input  in ;
input  rst_n ;
input  clk ;

/* wire declarations */
wire [18:0] sum2_nxt ;
wire [18:0] sum1 ;
wire n171 ;
wire [18:0] sum2 ;
wire n79 ;
wire n77 ;
wire n72 ;
wire n75 ;
wire n70 ;
wire [18:0] sum3_nxt ;
wire [18:0] sum3 ;
wire N19 ;
wire N11 ;
wire N12 ;
wire N13 ;
wire N14 ;
wire N15 ;
wire N16 ;
wire N17 ;
wire N18 ;
wire N3 ;
wire N4 ;
wire N5 ;
wire N6 ;
wire N7 ;
wire N8 ;
wire N9 ;
wire N10 ;
wire [18:0] sub1 ;
wire N1 ;
wire N2 ;
wire N38 ;
wire N30 ;
wire N31 ;
wire N32 ;
wire N33 ;
wire N34 ;
wire N35 ;
wire N36 ;
wire N37 ;
wire N22 ;
wire N23 ;
wire N24 ;
wire N25 ;
wire N26 ;
wire N27 ;
wire N28 ;
wire N29 ;
wire [18:0] sub2 ;
wire N20 ;
wire N21 ;
wire n206 ;
wire n207 ;
wire n208 ;
wire [18:0] sub1_nxt ;
wire n132 ;
wire n224 ;
wire n225 ;
wire n213 ;
wire n226 ;
wire n205 ;
wire n150 ;
wire n160 ;
wire n161 ;
wire n146 ;
wire n147 ;
wire n136 ;
wire n148 ;
wire n227 ;
wire N57 ;
wire N49 ;
wire N50 ;
wire N51 ;
wire N52 ;
wire N53 ;
wire N54 ;
wire N55 ;
wire N56 ;
wire N41 ;
wire N42 ;
wire N43 ;
wire N44 ;
wire N45 ;
wire N46 ;
wire N47 ;
wire N48 ;
wire [18:0] sub3 ;
wire N39 ;
wire N40 ;
wire n198 ;
wire n200 ;
wire n204 ;
wire n126 ;
wire n128 ;
wire n130 ;
wire n217 ;
wire n218 ;
wire n221 ;
wire n223 ;
wire n196 ;
wire n154 ;
wire n157 ;
wire n158 ;
wire n138 ;
wire n140 ;
wire n142 ;
wire n144 ;
wire n124 ;
wire n3 ;
wire clk_div ;
wire n2 ;
wire clk_G1B3I1 ;

wire n89 ;
wire [18:0] sub3_nxt ;
wire n113 ;
wire n114 ;
wire n133 ;
wire n228 ;
wire n222 ;
wire [18:0] sub2_nxt ;
wire n220 ;
wire n219 ;
wire n216 ;
wire n215 ;
wire n214 ;
wire n212 ;
wire n211 ;
wire n210 ;
wire n209 ;
wire n194 ;
wire n192 ;
wire n203 ;
wire n202 ;
wire n201 ;
wire n199 ;
wire n197 ;
wire n195 ;
wire n193 ;
wire n191 ;
wire n190 ;
wire n189 ;
wire [18:0] sum1_nxt ;
wire n188 ;
wire n187 ;
wire n186 ;
wire n185 ;
wire n184 ;
wire n183 ;
wire n182 ;
wire n181 ;
wire n180 ;
wire n179 ;
wire n178 ;
wire n177 ;
wire n176 ;
wire n175 ;
wire n174 ;
wire n173 ;
wire n172 ;
wire n170 ;
wire n169 ;
wire n168 ;
wire n167 ;
wire n166 ;
wire n165 ;
wire n164 ;
wire n163 ;
wire n162 ;
wire n159 ;
wire n156 ;
wire n155 ;
wire n153 ;
wire n152 ;
wire n151 ;
wire n149 ;
wire n145 ;
wire n143 ;
wire n141 ;
wire n139 ;
wire n137 ;
wire n135 ;
wire n134 ;
wire n131 ;
wire n129 ;
wire n127 ;
wire n125 ;
wire n123 ;
wire n122 ;
wire n121 ;
wire n120 ;
wire n119 ;
wire n118 ;
wire n117 ;
wire n116 ;
wire n115 ;
wire n112 ;
wire n111 ;
wire n110 ;
wire n109 ;
wire n108 ;
wire n107 ;
wire n106 ;
wire n105 ;
wire n104 ;
wire n103 ;
wire n102 ;
wire n101 ;
wire n100 ;
wire n99 ;
wire n98 ;
wire n97 ;
wire n96 ;
wire n95 ;
wire n94 ;
wire n93 ;
wire n92 ;
wire n91 ;
wire n90 ;
wire n88 ;
wire n87 ;
wire n86 ;
wire n85 ;
wire n84 ;
wire n83 ;
wire n82 ;
wire n81 ;
wire n80 ;
wire n78 ;
wire n76 ;
wire n74 ;
wire n73 ;
wire n71 ;
wire n69 ;
wire n68 ;
wire n67 ;
wire n66 ;
wire n1 ;
wire n4 ;
wire CTS_clk_CTO_delay101 ;
wire clk_G1B3I2 ;
wire clk_G1B2I1 ;
wire CTS_clk_CTO_delay111 ;
wire CTS_clk_CTO_delay91 ;
wire clk_G1B3I3 ;
wire clk_div_G3B4I6 ;
wire clk_div_G3B1I1 ;
wire clk_div_G3B4I5 ;
wire clk_div_G3B4I3 ;
wire clk_div_G3B4I2 ;
wire clk_div_G3B4I4 ;
wire clk_div_G3B4I1 ;
wire clk_div_G3B4I7 ;
wire [18:1] \add_12/carry ;
wire n44 ;
wire n43 ;
wire n42 ;
wire n41 ;
wire n40 ;
wire n39 ;
wire n38 ;
wire n37 ;
wire n36 ;
wire n35 ;
wire n34 ;
wire n33 ;
wire n32 ;
wire n31 ;
wire n30 ;
wire n29 ;
wire n28 ;
wire n27 ;
wire n26 ;


cic_filter_DW01_add_1 add_13 (.SUM ( sum2_nxt ) , .CI ( 1'b0 ), 
    .B ( {n171 , sum1[17] , sum1[16] , sum1[15] , sum1[14] , sum1[13] , 
	sum1[12] , sum1[11] , sum1[10] , sum1[9] , sum1[8] , sum1[7] , 
	sum1[6] , sum1[5] , sum1[4] , sum1[3] , n72 , n77 , n79 } ) , 
    .A ( {sum2[18] , sum2[17] , sum2[16] , sum2[15] , sum2[14] , sum2[13] , 
	sum2[12] , sum2[11] , sum2[10] , sum2[9] , sum2[8] , sum2[7] , 
	sum2[6] , sum2[5] , sum2[4] , sum2[3] , sum2[2] , n70 , n75 } ) ) ;


cic_filter_DW01_add_0 add_14 (.SUM ( sum3_nxt ) , .CI ( 1'b0 ), .B ( sum2 ) , 
    .A ( sum3 ) ) ;


cic_filter_DW01_sub_2 sub_45 (
    .DIFF ( {N19 , N18 , N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 , 
	N9 , N8 , N7 , N6 , N5 , N4 , N3 , N2 , N1 } ) , 
    .CI ( 1'b0 ), .B ( sub1 ) , .A ( sum3_nxt ) ) ;


cic_filter_DW01_sub_1 sub_46 (
    .DIFF ( {N38 , N37 , N36 , N35 , N34 , N33 , N32 , N31 , N30 , N29 , 
	N28 , N27 , N26 , N25 , N24 , N23 , N22 , N21 , N20 } ) , 
    .CI ( 1'b0 ), .B ( sub2 ) , 
    .A ( {n208 , n207 , n206 , n205 , n226 , n213 , n225 , n224 , n132 , 
	sub1_nxt[9] , sub1_nxt[8] , n227 , n148 , n136 , n147 , n146 , 
	n161 , n160 , n150 } ) ) ;


cic_filter_DW01_sub_0 sub_47 (
    .DIFF ( {N57 , N56 , N55 , N54 , N53 , N52 , N51 , N50 , N49 , N48 , 
	N47 , N46 , N45 , N44 , N43 , N42 , N41 , N40 , N39 } ) , 
    .CI ( 1'b0 ), .B ( sub3 ) , 
    .A ( {n204 , n200 , n198 , n196 , n223 , n221 , n218 , n217 , n130 , 
	n128 , n126 , n124 , n144 , n142 , n140 , n138 , n158 , n157 , 
	n154 } ) ) ;


divider div (.clk ( clk ) , .rst_n ( n3 ) , .clk_div ( clk_div ) , .IN0 ( n2 ) , 
    .clk_cts_0 ( clk_G1B3I1 ) ) ;

DLY2X1 U84 (.Y ( n89 ) , .A ( sub3_nxt[4] ) ) ;
DLY2X1 U108 (.Y ( n113 ) , .A ( n114 ) ) ;
BUFX1 U128 (.Y ( n133 ) , .A ( n146 ) ) ;
DLY4X1 U223 (.Y ( n228 ) , .A ( sub1_nxt[7] ) ) ;
DLY4X1 U222 (.Y ( n227 ) , .A ( n228 ) ) ;
DLY4X1 U221 (.Y ( n226 ) , .A ( sub1_nxt[14] ) ) ;
DLY4X1 U220 (.Y ( n225 ) , .A ( sub1_nxt[12] ) ) ;
DLY4X1 U219 (.Y ( n224 ) , .A ( sub1_nxt[11] ) ) ;
DLY4X1 U218 (.Y ( n223 ) , .A ( n222 ) ) ;
DLY2X1 U217 (.Y ( n222 ) , .A ( sub2_nxt[14] ) ) ;
DLY4X1 U216 (.Y ( n221 ) , .A ( n220 ) ) ;
DLY2X1 U215 (.Y ( n220 ) , .A ( sub2_nxt[13] ) ) ;
DLY4X1 U214 (.Y ( n219 ) , .A ( sub2_nxt[12] ) ) ;
DLY4X1 U213 (.Y ( n218 ) , .A ( n219 ) ) ;
DLY4X1 U212 (.Y ( n217 ) , .A ( n216 ) ) ;
DLY2X1 U211 (.Y ( n216 ) , .A ( sub2_nxt[11] ) ) ;
CLKBUFX1 U210 (.Y ( n215 ) , .A ( n217 ) ) ;
DLY2X1 U209 (.Y ( n214 ) , .A ( n226 ) ) ;
DLY4X1 U208 (.Y ( n213 ) , .A ( sub1_nxt[13] ) ) ;
DLY2X1 U207 (.Y ( n212 ) , .A ( n213 ) ) ;
DLY2X1 U206 (.Y ( n211 ) , .A ( n225 ) ) ;
CLKBUFX1 U205 (.Y ( n210 ) , .A ( n211 ) ) ;
DLY2X1 U204 (.Y ( n209 ) , .A ( n224 ) ) ;
DLY4X1 U203 (.Y ( n208 ) , .A ( sub1_nxt[18] ) ) ;
DLY4X1 U202 (.Y ( n207 ) , .A ( n194 ) ) ;
DLY4X1 U201 (.Y ( n206 ) , .A ( n192 ) ) ;
DLY4X1 U200 (.Y ( n205 ) , .A ( sub1_nxt[15] ) ) ;
DLY4X1 U199 (.Y ( n204 ) , .A ( n203 ) ) ;
DLY2X1 U198 (.Y ( n203 ) , .A ( sub2_nxt[18] ) ) ;
CLKBUFX1 U197 (.Y ( n202 ) , .A ( n204 ) ) ;
DLY4X1 U196 (.Y ( n201 ) , .A ( sub2_nxt[17] ) ) ;
DLY4X1 U195 (.Y ( n200 ) , .A ( n201 ) ) ;
DLY4X1 U194 (.Y ( n199 ) , .A ( sub2_nxt[16] ) ) ;
DLY2X1 U193 (.Y ( n198 ) , .A ( n199 ) ) ;
DLY4X1 U192 (.Y ( n197 ) , .A ( sub2_nxt[15] ) ) ;
DLY2X1 U191 (.Y ( n196 ) , .A ( n197 ) ) ;
DLY2X1 U190 (.Y ( n195 ) , .A ( n208 ) ) ;
DLY2X1 U189 (.Y ( n194 ) , .A ( sub1_nxt[17] ) ) ;
CLKBUFX1 U188 (.Y ( n193 ) , .A ( n207 ) ) ;
DLY2X1 U187 (.Y ( n192 ) , .A ( sub1_nxt[16] ) ) ;
CLKBUFX1 U186 (.Y ( n191 ) , .A ( n206 ) ) ;
DLY2X1 U185 (.Y ( n190 ) , .A ( n205 ) ) ;
DLY4X1 U184 (.Y ( n189 ) , .A ( sum1_nxt[4] ) ) ;
DLY2X1 U183 (.Y ( n188 ) , .A ( n189 ) ) ;
DLY4X1 U182 (.Y ( n187 ) , .A ( sum1_nxt[9] ) ) ;
DLY2X1 U181 (.Y ( n186 ) , .A ( n187 ) ) ;
DLY4X1 U180 (.Y ( n185 ) , .A ( sum1_nxt[8] ) ) ;
DLY2X1 U179 (.Y ( n184 ) , .A ( n185 ) ) ;
DLY4X1 U178 (.Y ( n183 ) , .A ( sum1_nxt[7] ) ) ;
DLY2X1 U177 (.Y ( n182 ) , .A ( n183 ) ) ;
DLY4X1 U176 (.Y ( n181 ) , .A ( sum1_nxt[11] ) ) ;
DLY2X1 U175 (.Y ( n180 ) , .A ( n181 ) ) ;
DLY4X1 U174 (.Y ( n179 ) , .A ( sum1_nxt[10] ) ) ;
DLY2X1 U173 (.Y ( n178 ) , .A ( n179 ) ) ;
DLY4X1 U172 (.Y ( n177 ) , .A ( sum1_nxt[14] ) ) ;
DLY2X1 U171 (.Y ( n176 ) , .A ( n177 ) ) ;
DLY4X1 U170 (.Y ( n175 ) , .A ( sum1_nxt[13] ) ) ;
DLY2X1 U169 (.Y ( n174 ) , .A ( n175 ) ) ;
DLY4X1 U168 (.Y ( n173 ) , .A ( sum1_nxt[12] ) ) ;
DLY2X1 U167 (.Y ( n172 ) , .A ( n173 ) ) ;
CLKBUFXL U166 (.Y ( n171 ) , .A ( sum1[18] ) ) ;
DLY4X1 U165 (.Y ( n170 ) , .A ( sum1_nxt[16] ) ) ;
DLY2X1 U164 (.Y ( n169 ) , .A ( n170 ) ) ;
DLY4X1 U163 (.Y ( n168 ) , .A ( sum1_nxt[15] ) ) ;
DLY2X1 U162 (.Y ( n167 ) , .A ( n168 ) ) ;
DLY4X1 U161 (.Y ( n166 ) , .A ( sum1_nxt[17] ) ) ;
DLY2X1 U160 (.Y ( n165 ) , .A ( n166 ) ) ;
DLY4X1 U159 (.Y ( n164 ) , .A ( n163 ) ) ;
BUFXL U158 (.Y ( n163 ) , .A ( sum1_nxt[18] ) ) ;
CLKBUFX1 U157 (.Y ( n162 ) , .A ( n164 ) ) ;
DLY4X1 U156 (.Y ( n161 ) , .A ( sub1_nxt[2] ) ) ;
DLY4X1 U155 (.Y ( n160 ) , .A ( sub1_nxt[1] ) ) ;
DLY4X1 U154 (.Y ( n159 ) , .A ( sub2_nxt[2] ) ) ;
DLY4X1 U153 (.Y ( n158 ) , .A ( n159 ) ) ;
DLY4X1 U152 (.Y ( n157 ) , .A ( n156 ) ) ;
DLY2X1 U151 (.Y ( n156 ) , .A ( sub2_nxt[1] ) ) ;
CLKBUFX1 U150 (.Y ( n155 ) , .A ( n157 ) ) ;
DLY4X1 U149 (.Y ( n154 ) , .A ( n153 ) ) ;
DLY2X1 U148 (.Y ( n153 ) , .A ( sub2_nxt[0] ) ) ;
DLY2X1 U147 (.Y ( n152 ) , .A ( n161 ) ) ;
DLY2X1 U146 (.Y ( n151 ) , .A ( n160 ) ) ;
DLY4X1 U145 (.Y ( n150 ) , .A ( sub1_nxt[0] ) ) ;
DLY2X1 U144 (.Y ( n149 ) , .A ( n150 ) ) ;
DLY4X1 U143 (.Y ( n148 ) , .A ( sub1_nxt[6] ) ) ;
DLY4X1 U142 (.Y ( n147 ) , .A ( sub1_nxt[4] ) ) ;
DLY4X1 U141 (.Y ( n146 ) , .A ( sub1_nxt[3] ) ) ;
DLY4X1 U140 (.Y ( n145 ) , .A ( sub2_nxt[6] ) ) ;
DLY4X1 U139 (.Y ( n144 ) , .A ( n145 ) ) ;
DLY4X1 U138 (.Y ( n143 ) , .A ( sub2_nxt[5] ) ) ;
DLY4X1 U137 (.Y ( n142 ) , .A ( n143 ) ) ;
DLY4X1 U136 (.Y ( n141 ) , .A ( sub2_nxt[4] ) ) ;
DLY4X1 U135 (.Y ( n140 ) , .A ( n141 ) ) ;
DLY4X1 U134 (.Y ( n139 ) , .A ( sub2_nxt[3] ) ) ;
DLY4X1 U133 (.Y ( n138 ) , .A ( n139 ) ) ;
DLY4X1 U132 (.Y ( n137 ) , .A ( n148 ) ) ;
DLY4X1 U131 (.Y ( n136 ) , .A ( sub1_nxt[5] ) ) ;
DLY2X1 U130 (.Y ( n135 ) , .A ( n136 ) ) ;
DLY2X1 U129 (.Y ( n134 ) , .A ( n147 ) ) ;
DLY4X1 U127 (.Y ( n132 ) , .A ( sub1_nxt[10] ) ) ;
DLY4X1 U126 (.Y ( n131 ) , .A ( sub2_nxt[10] ) ) ;
DLY4X1 U125 (.Y ( n130 ) , .A ( n131 ) ) ;
DLY4X1 U124 (.Y ( n129 ) , .A ( sub2_nxt[9] ) ) ;
DLY4X1 U123 (.Y ( n128 ) , .A ( n129 ) ) ;
DLY4X1 U122 (.Y ( n127 ) , .A ( sub2_nxt[8] ) ) ;
DLY4X1 U121 (.Y ( n126 ) , .A ( n127 ) ) ;
DLY4X1 U120 (.Y ( n125 ) , .A ( sub2_nxt[7] ) ) ;
DLY4X1 U119 (.Y ( n124 ) , .A ( n125 ) ) ;
DLY4X1 U118 (.Y ( n123 ) , .A ( n132 ) ) ;
DLY4X1 U117 (.Y ( n122 ) , .A ( sub1_nxt[9] ) ) ;
DLY2X1 U116 (.Y ( n121 ) , .A ( n122 ) ) ;
DLY4X1 U115 (.Y ( n120 ) , .A ( sub1_nxt[8] ) ) ;
DLY2X1 U114 (.Y ( n119 ) , .A ( n120 ) ) ;
DLY4X1 U113 (.Y ( n118 ) , .A ( sub3_nxt[18] ) ) ;
DLY4X1 U112 (.Y ( n117 ) , .A ( n118 ) ) ;
DLY4X1 U111 (.Y ( n116 ) , .A ( sub3_nxt[17] ) ) ;
DLY4X1 U110 (.Y ( n115 ) , .A ( n116 ) ) ;
DLY4X1 U109 (.Y ( n114 ) , .A ( sub3_nxt[16] ) ) ;
DLY4X1 U107 (.Y ( n112 ) , .A ( sub3_nxt[15] ) ) ;
DLY4X1 U106 (.Y ( n111 ) , .A ( n112 ) ) ;
DLY4X1 U105 (.Y ( n110 ) , .A ( sub3_nxt[14] ) ) ;
DLY4X1 U104 (.Y ( n109 ) , .A ( n110 ) ) ;
DLY4X1 U103 (.Y ( n108 ) , .A ( sub3_nxt[13] ) ) ;
DLY4X1 U102 (.Y ( n107 ) , .A ( n108 ) ) ;
DLY4X1 U101 (.Y ( n106 ) , .A ( sub3_nxt[12] ) ) ;
DLY4X1 U100 (.Y ( n105 ) , .A ( n106 ) ) ;
DLY4X1 U99 (.Y ( n104 ) , .A ( sub3_nxt[11] ) ) ;
DLY2X1 U98 (.Y ( n103 ) , .A ( n104 ) ) ;
DLY4X1 U97 (.Y ( n102 ) , .A ( sub3_nxt[10] ) ) ;
DLY4X1 U96 (.Y ( n101 ) , .A ( n102 ) ) ;
DLY4X1 U95 (.Y ( n100 ) , .A ( sub3_nxt[9] ) ) ;
DLY4X1 U94 (.Y ( n99 ) , .A ( n100 ) ) ;
DLY4X1 U93 (.Y ( n98 ) , .A ( sub3_nxt[8] ) ) ;
DLY4X1 U92 (.Y ( n97 ) , .A ( n98 ) ) ;
DLY4X1 U91 (.Y ( n96 ) , .A ( sub3_nxt[7] ) ) ;
DLY4X1 U90 (.Y ( n95 ) , .A ( n96 ) ) ;
DLY4X1 U89 (.Y ( n94 ) , .A ( n93 ) ) ;
DLY2X1 U88 (.Y ( n93 ) , .A ( sub3_nxt[6] ) ) ;
CLKBUFX1 U87 (.Y ( n92 ) , .A ( n94 ) ) ;
DLY4X1 U86 (.Y ( n91 ) , .A ( sub3_nxt[5] ) ) ;
DLY4X1 U85 (.Y ( n90 ) , .A ( n91 ) ) ;
DLY4X1 U83 (.Y ( n88 ) , .A ( n89 ) ) ;
DLY4X1 U82 (.Y ( n87 ) , .A ( sub3_nxt[3] ) ) ;
DLY4X1 U81 (.Y ( n86 ) , .A ( n87 ) ) ;
DLY4X1 U80 (.Y ( n85 ) , .A ( sub3_nxt[2] ) ) ;
DLY4X1 U79 (.Y ( n84 ) , .A ( n85 ) ) ;
DLY4X1 U78 (.Y ( n83 ) , .A ( sub3_nxt[1] ) ) ;
DLY4X1 U77 (.Y ( n82 ) , .A ( n83 ) ) ;
DLY4X1 U76 (.Y ( n81 ) , .A ( sub3_nxt[0] ) ) ;
DLY4X1 U75 (.Y ( n80 ) , .A ( n81 ) ) ;
DLY4X1 U74 (.Y ( n79 ) , .A ( sum1[0] ) ) ;
DLY2X1 U73 (.Y ( n78 ) , .A ( sum1_nxt[0] ) ) ;
DLY4X1 U72 (.Y ( n77 ) , .A ( sum1[1] ) ) ;
DLY2X1 U71 (.Y ( n76 ) , .A ( sum1_nxt[1] ) ) ;
DLY4X1 U70 (.Y ( n75 ) , .A ( sum2[0] ) ) ;
DLY4X1 U69 (.Y ( n74 ) , .A ( sum1_nxt[3] ) ) ;
DLY2X1 U68 (.Y ( n73 ) , .A ( n74 ) ) ;
DLY4X1 U67 (.Y ( n72 ) , .A ( sum1[2] ) ) ;
DLY2X1 U66 (.Y ( n71 ) , .A ( sum1_nxt[2] ) ) ;
DLY4X1 U65 (.Y ( n70 ) , .A ( sum2[1] ) ) ;
DLY4X1 U8 (.Y ( n69 ) , .A ( sum1_nxt[6] ) ) ;
DLY2X1 U7 (.Y ( n68 ) , .A ( n69 ) ) ;
DLY4X1 U6 (.Y ( n67 ) , .A ( sum1_nxt[5] ) ) ;
DLY2X1 U5 (.Y ( n66 ) , .A ( n67 ) ) ;
BUFX3 U3 (.Y ( n3 ) , .A ( rst_n ) ) ;
BUFX3 U2 (.Y ( n2 ) , .A ( rst_n ) ) ;
BUFX3 U1 (.Y ( n1 ) , .A ( rst_n ) ) ;
BUFX3 U4 (.Y ( n4 ) , .A ( rst_n ) ) ;
CLKBUFX8 CTS_clk_CTO_delay10 (.Y ( CTS_clk_CTO_delay101 ) , .A ( clk ) ) ;
INVX4 CLKINVX4_G1B1I2 (.Y ( clk_G1B3I2 ) , .A ( clk_G1B2I1 ) ) ;
BUFX2 CTS_clk_CTO_delay11 (.Y ( CTS_clk_CTO_delay111 ) 
    , .A ( CTS_clk_CTO_delay101 ) ) ;
BUFX20 CTS_clk_CTO_delay9 (.Y ( CTS_clk_CTO_delay91 ) 
    , .A ( CTS_clk_CTO_delay111 ) ) ;
CLKINVX4 CLKINVX4_G1B1I3 (.Y ( clk_G1B3I3 ) , .A ( clk_G1B2I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I6 (.Y ( clk_div_G3B4I6 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I5 (.Y ( clk_div_G3B4I5 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I3 (.Y ( clk_div_G3B4I3 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I2 (.Y ( clk_div_G3B4I2 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I4 (.Y ( clk_div_G3B4I4 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I1 (.Y ( clk_div_G3B4I1 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX8 CLKINVX3_G3B1I7 (.Y ( clk_div_G3B4I7 ) , .A ( clk_div_G3B1I1 ) ) ;
CLKINVX3 CLKINVX3_G1B2I1 (.Y ( clk_G1B2I1 ) , .A ( CTS_clk_CTO_delay91 ) ) ;
CLKINVX3 CLKINVX3_G1B1I1 (.Y ( clk_G1B3I1 ) , .A ( clk_G1B2I1 ) ) ;
INVX8 INVX8_G3B3I1 (.Y ( clk_div_G3B1I1 ) , .A ( clk_div ) ) ;
XOR2X1 U50 (.Y ( sum1_nxt[7] ) , .B ( \add_12/carry [7] ) , .A ( sum1[7] ) ) ;
AND2X1 U51 (.Y ( \add_12/carry [7] ) , .B ( \add_12/carry [6] ) , .A ( sum1[6] ) ) ;
XOR2X1 U52 (.Y ( sum1_nxt[6] ) , .B ( \add_12/carry [6] ) , .A ( sum1[6] ) ) ;
AND2X1 U53 (.Y ( \add_12/carry [6] ) , .B ( \add_12/carry [5] ) , .A ( sum1[5] ) ) ;
XOR2X1 U54 (.Y ( sum1_nxt[5] ) , .B ( \add_12/carry [5] ) , .A ( sum1[5] ) ) ;
AND2X1 U55 (.Y ( \add_12/carry [5] ) , .B ( \add_12/carry [4] ) , .A ( sum1[4] ) ) ;
XOR2X1 U56 (.Y ( sum1_nxt[4] ) , .B ( \add_12/carry [4] ) , .A ( sum1[4] ) ) ;
AND2X1 U57 (.Y ( \add_12/carry [4] ) , .B ( \add_12/carry [3] ) , .A ( sum1[3] ) ) ;
XOR2X1 U58 (.Y ( sum1_nxt[3] ) , .B ( \add_12/carry [3] ) , .A ( sum1[3] ) ) ;
AND2X1 U59 (.Y ( \add_12/carry [3] ) , .B ( \add_12/carry [2] ) , .A ( n72 ) ) ;
XOR2X1 U60 (.Y ( sum1_nxt[2] ) , .B ( \add_12/carry [2] ) , .A ( n72 ) ) ;
AND2X1 U61 (.Y ( \add_12/carry [2] ) , .B ( \add_12/carry [1] ) , .A ( n77 ) ) ;
XOR2X1 U62 (.Y ( sum1_nxt[1] ) , .B ( \add_12/carry [1] ) , .A ( n77 ) ) ;
AND2X1 U63 (.Y ( \add_12/carry [1] ) , .B ( n79 ) , .A ( in ) ) ;
XOR2X1 U64 (.Y ( sum1_nxt[0] ) , .B ( n79 ) , .A ( in ) ) ;
DFFRHQX1 \sum1_reg[5] (.Q ( sum1[5] ) , .RN ( n3 ) , .D ( n66 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum1_reg[6] (.Q ( sum1[6] ) , .RN ( n3 ) , .D ( n68 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[1] (.Q ( sum3[1] ) , .RN ( n4 ) , .D ( sum3_nxt[1] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[2] (.Q ( sum3[2] ) , .RN ( n4 ) , .D ( sum3_nxt[2] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[3] (.Q ( sum3[3] ) , .RN ( n3 ) , .D ( sum3_nxt[3] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[1] (.Q ( sum2[1] ) , .RN ( n4 ) , .D ( sum2_nxt[1] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[2] (.Q ( sum2[2] ) , .RN ( n4 ) , .D ( sum2_nxt[2] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[3] (.Q ( sum2[3] ) , .RN ( n3 ) , .D ( sum2_nxt[3] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[0] (.Q ( sum3[0] ) , .RN ( n4 ) , .D ( sum3_nxt[0] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[2] (.Q ( sum1[2] ) , .RN ( n4 ) , .D ( n71 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum1_reg[3] (.Q ( sum1[3] ) , .RN ( n3 ) , .D ( n73 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[0] (.Q ( sum2[0] ) , .RN ( n4 ) , .D ( sum2_nxt[0] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[1] (.Q ( sum1[1] ) , .RN ( n4 ) , .D ( n76 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[0] (.Q ( sum1[0] ) , .RN ( n4 ) , .D ( n78 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQXL \sub3_nxt_reg[0] (.Q ( sub3_nxt[0] ) , .RN ( n1 ) , .D ( N39 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_nxt_reg[1] (.Q ( sub3_nxt[1] ) , .RN ( n1 ) , .D ( N40 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_nxt_reg[2] (.Q ( sub3_nxt[2] ) , .RN ( n1 ) , .D ( N41 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_nxt_reg[3] (.Q ( sub3_nxt[3] ) , .RN ( n1 ) , .D ( N42 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_nxt_reg[4] (.Q ( sub3_nxt[4] ) , .RN ( n1 ) , .D ( N43 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub3_nxt_reg[5] (.Q ( sub3_nxt[5] ) , .RN ( n1 ) , .D ( N44 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_nxt_reg[6] (.Q ( sub3_nxt[6] ) , .RN ( n2 ) , .D ( N45 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_nxt_reg[7] (.Q ( sub3_nxt[7] ) , .RN ( n2 ) , .D ( N46 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_nxt_reg[8] (.Q ( sub3_nxt[8] ) , .RN ( n1 ) , .D ( N47 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_nxt_reg[9] (.Q ( sub3_nxt[9] ) , .RN ( n1 ) , .D ( N48 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_nxt_reg[10] (.Q ( sub3_nxt[10] ) , .RN ( n1 ) , .D ( N49 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_nxt_reg[11] (.Q ( sub3_nxt[11] ) , .RN ( n2 ) , .D ( N50 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_nxt_reg[12] (.Q ( sub3_nxt[12] ) , .RN ( n2 ) , .D ( N51 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_nxt_reg[13] (.Q ( sub3_nxt[13] ) , .RN ( n2 ) , .D ( N52 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_nxt_reg[14] (.Q ( sub3_nxt[14] ) , .RN ( n2 ) , .D ( N53 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_nxt_reg[15] (.Q ( sub3_nxt[15] ) , .RN ( n2 ) , .D ( N54 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_nxt_reg[16] (.Q ( sub3_nxt[16] ) , .RN ( n2 ) , .D ( N55 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_nxt_reg[17] (.Q ( sub3_nxt[17] ) , .RN ( n3 ) , .D ( N56 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub3_nxt_reg[18] (.Q ( sub3_nxt[18] ) , .RN ( n3 ) , .D ( N57 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \out_reg_reg[0] (.Q ( n44 ) , .RN ( n1 ) , .D ( n80 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \out_reg_reg[1] (.Q ( n43 ) , .RN ( n1 ) , .D ( n82 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \out_reg_reg[2] (.Q ( n42 ) , .RN ( n1 ) , .D ( n84 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \out_reg_reg[3] (.Q ( n41 ) , .RN ( n1 ) , .D ( n86 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \out_reg_reg[4] (.Q ( n40 ) , .RN ( n1 ) , .D ( n88 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \out_reg_reg[5] (.Q ( n39 ) , .RN ( n1 ) , .D ( n90 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \out_reg_reg[6] (.Q ( n38 ) , .RN ( n2 ) , .D ( n92 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[7] (.Q ( n37 ) , .RN ( n2 ) , .D ( n95 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[8] (.Q ( n36 ) , .RN ( n2 ) , .D ( n97 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \out_reg_reg[9] (.Q ( n35 ) , .RN ( n1 ) , .D ( n99 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \out_reg_reg[10] (.Q ( n34 ) , .RN ( n1 ) , .D ( n101 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \out_reg_reg[11] (.Q ( n33 ) , .RN ( n2 ) , .D ( n103 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[12] (.Q ( n32 ) , .RN ( n2 ) , .D ( n105 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[13] (.Q ( n31 ) , .RN ( n2 ) , .D ( n107 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[14] (.Q ( n30 ) , .RN ( n2 ) , .D ( n109 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[15] (.Q ( n29 ) , .RN ( n2 ) , .D ( n111 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \out_reg_reg[16] (.Q ( n28 ) , .RN ( n3 ) , .D ( n113 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \out_reg_reg[17] (.Q ( n27 ) , .RN ( n3 ) , .D ( n115 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \out_reg_reg[18] (.Q ( n26 ) , .RN ( n3 ) , .D ( n117 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
CLKBUFX8 U9 (.Y ( out[18] ) , .A ( n26 ) ) ;
CLKBUFX8 U10 (.Y ( out[17] ) , .A ( n27 ) ) ;
CLKBUFX8 U11 (.Y ( out[16] ) , .A ( n28 ) ) ;
CLKBUFX8 U12 (.Y ( out[15] ) , .A ( n29 ) ) ;
CLKBUFX8 U13 (.Y ( out[14] ) , .A ( n30 ) ) ;
CLKBUFX8 U14 (.Y ( out[13] ) , .A ( n31 ) ) ;
CLKBUFX8 U15 (.Y ( out[12] ) , .A ( n32 ) ) ;
CLKBUFX8 U16 (.Y ( out[11] ) , .A ( n33 ) ) ;
CLKBUFX8 U17 (.Y ( out[10] ) , .A ( n34 ) ) ;
CLKBUFX8 U18 (.Y ( out[9] ) , .A ( n35 ) ) ;
CLKBUFX8 U19 (.Y ( out[8] ) , .A ( n36 ) ) ;
CLKBUFX8 U20 (.Y ( out[7] ) , .A ( n37 ) ) ;
CLKBUFX8 U21 (.Y ( out[6] ) , .A ( n38 ) ) ;
CLKBUFX8 U22 (.Y ( out[5] ) , .A ( n39 ) ) ;
CLKBUFX8 U23 (.Y ( out[4] ) , .A ( n40 ) ) ;
CLKBUFX8 U24 (.Y ( out[3] ) , .A ( n41 ) ) ;
CLKBUFX8 U25 (.Y ( out[2] ) , .A ( n42 ) ) ;
CLKBUFX8 U26 (.Y ( out[1] ) , .A ( n43 ) ) ;
CLKBUFX8 U27 (.Y ( out[0] ) , .A ( n44 ) ) ;
XOR2X1 U28 (.Y ( sum1_nxt[18] ) , .B ( \add_12/carry [18] ) , .A ( n171 ) ) ;
AND2X1 U29 (.Y ( \add_12/carry [18] ) , .B ( \add_12/carry [17] ) 
    , .A ( sum1[17] ) ) ;
XOR2X1 U30 (.Y ( sum1_nxt[17] ) , .B ( \add_12/carry [17] ) , .A ( sum1[17] ) ) ;
AND2X1 U31 (.Y ( \add_12/carry [17] ) , .B ( \add_12/carry [16] ) 
    , .A ( sum1[16] ) ) ;
XOR2X1 U32 (.Y ( sum1_nxt[16] ) , .B ( \add_12/carry [16] ) , .A ( sum1[16] ) ) ;
AND2X1 U33 (.Y ( \add_12/carry [16] ) , .B ( \add_12/carry [15] ) 
    , .A ( sum1[15] ) ) ;
XOR2X1 U34 (.Y ( sum1_nxt[15] ) , .B ( \add_12/carry [15] ) , .A ( sum1[15] ) ) ;
AND2X1 U35 (.Y ( \add_12/carry [15] ) , .B ( \add_12/carry [14] ) 
    , .A ( sum1[14] ) ) ;
XOR2X1 U36 (.Y ( sum1_nxt[14] ) , .B ( \add_12/carry [14] ) , .A ( sum1[14] ) ) ;
AND2X1 U37 (.Y ( \add_12/carry [14] ) , .B ( \add_12/carry [13] ) 
    , .A ( sum1[13] ) ) ;
XOR2X1 U38 (.Y ( sum1_nxt[13] ) , .B ( \add_12/carry [13] ) , .A ( sum1[13] ) ) ;
AND2X1 U39 (.Y ( \add_12/carry [13] ) , .B ( \add_12/carry [12] ) 
    , .A ( sum1[12] ) ) ;
XOR2X1 U40 (.Y ( sum1_nxt[12] ) , .B ( \add_12/carry [12] ) , .A ( sum1[12] ) ) ;
AND2X1 U41 (.Y ( \add_12/carry [12] ) , .B ( \add_12/carry [11] ) 
    , .A ( sum1[11] ) ) ;
XOR2X1 U42 (.Y ( sum1_nxt[11] ) , .B ( \add_12/carry [11] ) , .A ( sum1[11] ) ) ;
AND2X1 U43 (.Y ( \add_12/carry [11] ) , .B ( \add_12/carry [10] ) 
    , .A ( sum1[10] ) ) ;
XOR2X1 U44 (.Y ( sum1_nxt[10] ) , .B ( \add_12/carry [10] ) , .A ( sum1[10] ) ) ;
AND2X1 U45 (.Y ( \add_12/carry [10] ) , .B ( \add_12/carry [9] ) , .A ( sum1[9] ) ) ;
XOR2X1 U46 (.Y ( sum1_nxt[9] ) , .B ( \add_12/carry [9] ) , .A ( sum1[9] ) ) ;
AND2X1 U47 (.Y ( \add_12/carry [9] ) , .B ( \add_12/carry [8] ) , .A ( sum1[8] ) ) ;
XOR2X1 U48 (.Y ( sum1_nxt[8] ) , .B ( \add_12/carry [8] ) , .A ( sum1[8] ) ) ;
AND2X1 U49 (.Y ( \add_12/carry [8] ) , .B ( \add_12/carry [7] ) , .A ( sum1[7] ) ) ;
DFFRHQXL \sub2_reg[8] (.Q ( sub2[8] ) , .RN ( n2 ) , .D ( n119 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_reg[9] (.Q ( sub2[9] ) , .RN ( n1 ) , .D ( n121 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_reg[10] (.Q ( sub2[10] ) , .RN ( n1 ) , .D ( n123 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub3_reg[7] (.Q ( sub3[7] ) , .RN ( n2 ) , .D ( n124 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_reg[8] (.Q ( sub3[8] ) , .RN ( n1 ) , .D ( n126 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[9] (.Q ( sub3[9] ) , .RN ( n1 ) , .D ( n128 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[10] (.Q ( sub3[10] ) , .RN ( n1 ) , .D ( n130 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub1_nxt_reg[7] (.Q ( sub1_nxt[7] ) , .RN ( n2 ) , .D ( N8 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_nxt_reg[8] (.Q ( sub1_nxt[8] ) , .RN ( n2 ) , .D ( N9 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[9] (.Q ( sub1_nxt[9] ) , .RN ( n2 ) , .D ( N10 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[10] (.Q ( sub1_nxt[10] ) , .RN ( n1 ) , .D ( N11 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub2_nxt_reg[7] (.Q ( sub2_nxt[7] ) , .RN ( n2 ) , .D ( N27 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_nxt_reg[8] (.Q ( sub2_nxt[8] ) , .RN ( n2 ) , .D ( N28 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_nxt_reg[9] (.Q ( sub2_nxt[9] ) , .RN ( n1 ) , .D ( N29 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_nxt_reg[10] (.Q ( sub2_nxt[10] ) , .RN ( n1 ) , .D ( N30 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub1_reg[6] (.Q ( sub1[6] ) , .RN ( n3 ) , .D ( sum3_nxt[6] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[5] (.Q ( sub1[5] ) , .RN ( n3 ) , .D ( sum3_nxt[5] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[4] (.Q ( sub1[4] ) , .RN ( n3 ) , .D ( sum3_nxt[4] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[3] (.Q ( sub1[3] ) , .RN ( n4 ) , .D ( sum3_nxt[3] ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[3] (.Q ( sub2[3] ) , .RN ( n4 ) , .D ( n133 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[4] (.Q ( sub2[4] ) , .RN ( n4 ) , .D ( n134 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[5] (.Q ( sub2[5] ) , .RN ( n4 ) , .D ( n135 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[6] (.Q ( sub2[6] ) , .RN ( n2 ) , .D ( n137 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_reg[3] (.Q ( sub3[3] ) , .RN ( n1 ) , .D ( n138 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub3_reg[4] (.Q ( sub3[4] ) , .RN ( n1 ) , .D ( n140 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub3_reg[5] (.Q ( sub3[5] ) , .RN ( n1 ) , .D ( n142 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[6] (.Q ( sub3[6] ) , .RN ( n2 ) , .D ( n144 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_nxt_reg[3] (.Q ( sub1_nxt[3] ) , .RN ( n4 ) , .D ( N4 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[4] (.Q ( sub1_nxt[4] ) , .RN ( n4 ) , .D ( N5 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[5] (.Q ( sub1_nxt[5] ) , .RN ( n3 ) , .D ( N6 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[6] (.Q ( sub1_nxt[6] ) , .RN ( n2 ) , .D ( N7 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub2_nxt_reg[3] (.Q ( sub2_nxt[3] ) , .RN ( n1 ) , .D ( N23 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub2_nxt_reg[4] (.Q ( sub2_nxt[4] ) , .RN ( n1 ) , .D ( N24 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub2_nxt_reg[5] (.Q ( sub2_nxt[5] ) , .RN ( n1 ) , .D ( N25 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_nxt_reg[6] (.Q ( sub2_nxt[6] ) , .RN ( n2 ) , .D ( N26 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_reg[2] (.Q ( sub1[2] ) , .RN ( n4 ) , .D ( sum3_nxt[2] ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_reg[1] (.Q ( sub1[1] ) , .RN ( n4 ) , .D ( sum3_nxt[1] ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_reg[0] (.Q ( sub1[0] ) , .RN ( n4 ) , .D ( sum3_nxt[0] ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[0] (.Q ( sub2[0] ) , .RN ( n1 ) , .D ( n149 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[1] (.Q ( sub2[1] ) , .RN ( n4 ) , .D ( n151 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[2] (.Q ( sub2[2] ) , .RN ( n4 ) , .D ( n152 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub3_reg[0] (.Q ( sub3[0] ) , .RN ( n1 ) , .D ( n154 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[1] (.Q ( sub3[1] ) , .RN ( n1 ) , .D ( n155 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[2] (.Q ( sub3[2] ) , .RN ( n1 ) , .D ( n158 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_nxt_reg[1] (.Q ( sub1_nxt[1] ) , .RN ( n4 ) , .D ( N2 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[2] (.Q ( sub1_nxt[2] ) , .RN ( n4 ) , .D ( N3 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_nxt_reg[1] (.Q ( sub2_nxt[1] ) , .RN ( n1 ) , .D ( N21 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_nxt_reg[2] (.Q ( sub2_nxt[2] ) , .RN ( n1 ) , .D ( N22 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_nxt_reg[0] (.Q ( sub1_nxt[0] ) , .RN ( n4 ) , .D ( N1 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_nxt_reg[0] (.Q ( sub2_nxt[0] ) , .RN ( n1 ) , .D ( N20 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQX1 \sum1_reg[18] (.Q ( sum1[18] ) , .RN ( n3 ) , .D ( n162 ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum1_reg[17] (.Q ( sum1[17] ) , .RN ( n3 ) , .D ( n165 ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum1_reg[15] (.Q ( sum1[15] ) , .RN ( n4 ) , .D ( n167 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[16] (.Q ( sum1[16] ) , .RN ( n3 ) , .D ( n169 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[16] (.Q ( sum3[16] ) , .RN ( n2 ) , .D ( sum3_nxt[16] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum3_reg[17] (.Q ( sum3[17] ) , .RN ( n3 ) , .D ( sum3_nxt[17] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum3_reg[18] (.Q ( sum3[18] ) , .RN ( n3 ) , .D ( sum3_nxt[18] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum2_reg[16] (.Q ( sum2[16] ) , .RN ( n3 ) , .D ( sum2_nxt[16] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum2_reg[17] (.Q ( sum2[17] ) , .RN ( n3 ) , .D ( sum2_nxt[17] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum2_reg[18] (.Q ( sum2[18] ) , .RN ( n3 ) , .D ( sum2_nxt[18] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum1_reg[12] (.Q ( sum1[12] ) , .RN ( n4 ) , .D ( n172 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[13] (.Q ( sum1[13] ) , .RN ( n4 ) , .D ( n174 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[14] (.Q ( sum1[14] ) , .RN ( n4 ) , .D ( n176 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[12] (.Q ( sum3[12] ) , .RN ( n4 ) , .D ( sum3_nxt[12] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[13] (.Q ( sum3[13] ) , .RN ( n4 ) , .D ( sum3_nxt[13] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[14] (.Q ( sum3[14] ) , .RN ( n4 ) , .D ( sum3_nxt[14] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[15] (.Q ( sum3[15] ) , .RN ( n4 ) , .D ( sum3_nxt[15] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[12] (.Q ( sum2[12] ) , .RN ( n4 ) , .D ( sum2_nxt[12] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[13] (.Q ( sum2[13] ) , .RN ( n4 ) , .D ( sum2_nxt[13] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[14] (.Q ( sum2[14] ) , .RN ( n4 ) , .D ( sum2_nxt[14] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[15] (.Q ( sum2[15] ) , .RN ( n4 ) , .D ( sum2_nxt[15] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[10] (.Q ( sum1[10] ) , .RN ( n4 ) , .D ( n178 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[11] (.Q ( sum1[11] ) , .RN ( n4 ) , .D ( n180 ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[8] (.Q ( sum3[8] ) , .RN ( n3 ) , .D ( sum3_nxt[8] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[9] (.Q ( sum3[9] ) , .RN ( n4 ) , .D ( sum3_nxt[9] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum3_reg[10] (.Q ( sum3[10] ) , .RN ( n4 ) , .D ( sum3_nxt[10] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum3_reg[11] (.Q ( sum3[11] ) , .RN ( n4 ) , .D ( sum3_nxt[11] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[8] (.Q ( sum2[8] ) , .RN ( n3 ) , .D ( sum2_nxt[8] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[9] (.Q ( sum2[9] ) , .RN ( n4 ) , .D ( sum2_nxt[9] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[10] (.Q ( sum2[10] ) , .RN ( n4 ) , .D ( sum2_nxt[10] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum2_reg[11] (.Q ( sum2[11] ) , .RN ( n4 ) , .D ( sum2_nxt[11] ) 
    , .CK ( clk_G1B3I3 ) ) ;
DFFRHQX1 \sum1_reg[7] (.Q ( sum1[7] ) , .RN ( n3 ) , .D ( n182 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum1_reg[8] (.Q ( sum1[8] ) , .RN ( n3 ) , .D ( n184 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum1_reg[9] (.Q ( sum1[9] ) , .RN ( n4 ) , .D ( n186 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[4] (.Q ( sum3[4] ) , .RN ( n3 ) , .D ( sum3_nxt[4] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[5] (.Q ( sum3[5] ) , .RN ( n3 ) , .D ( sum3_nxt[5] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum3_reg[6] (.Q ( sum3[6] ) , .RN ( n3 ) , .D ( sum3_nxt[6] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum3_reg[7] (.Q ( sum3[7] ) , .RN ( n3 ) , .D ( sum3_nxt[7] ) 
    , .CK ( clk_G1B3I1 ) ) ;
DFFRHQX1 \sum2_reg[4] (.Q ( sum2[4] ) , .RN ( n3 ) , .D ( sum2_nxt[4] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[5] (.Q ( sum2[5] ) , .RN ( n3 ) , .D ( sum2_nxt[5] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[6] (.Q ( sum2[6] ) , .RN ( n3 ) , .D ( sum2_nxt[6] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum2_reg[7] (.Q ( sum2[7] ) , .RN ( n3 ) , .D ( sum2_nxt[7] ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQX1 \sum1_reg[4] (.Q ( sum1[4] ) , .RN ( n3 ) , .D ( n188 ) 
    , .CK ( clk_G1B3I2 ) ) ;
DFFRHQXL \sub1_reg[18] (.Q ( sub1[18] ) , .RN ( n3 ) , .D ( sum3_nxt[18] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[17] (.Q ( sub1[17] ) , .RN ( n2 ) , .D ( sum3_nxt[17] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[16] (.Q ( sub1[16] ) , .RN ( n2 ) , .D ( sum3_nxt[16] ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_reg[15] (.Q ( sub1[15] ) , .RN ( n4 ) , .D ( sum3_nxt[15] ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub2_reg[15] (.Q ( sub2[15] ) , .RN ( n2 ) , .D ( n190 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub2_reg[16] (.Q ( sub2[16] ) , .RN ( n2 ) , .D ( n191 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_reg[17] (.Q ( sub2[17] ) , .RN ( n2 ) , .D ( n193 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_reg[18] (.Q ( sub2[18] ) , .RN ( n2 ) , .D ( n195 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_reg[15] (.Q ( sub3[15] ) , .RN ( n2 ) , .D ( n196 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_reg[16] (.Q ( sub3[16] ) , .RN ( n2 ) , .D ( n198 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_reg[17] (.Q ( sub3[17] ) , .RN ( n2 ) , .D ( n200 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub3_reg[18] (.Q ( sub3[18] ) , .RN ( n3 ) , .D ( n202 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_nxt_reg[15] (.Q ( sub1_nxt[15] ) , .RN ( n1 ) , .D ( N16 ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_nxt_reg[16] (.Q ( sub1_nxt[16] ) , .RN ( n2 ) , .D ( N17 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_nxt_reg[17] (.Q ( sub1_nxt[17] ) , .RN ( n2 ) , .D ( N18 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_nxt_reg[18] (.Q ( sub1_nxt[18] ) , .RN ( n2 ) , .D ( N19 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub2_nxt_reg[15] (.Q ( sub2_nxt[15] ) , .RN ( n2 ) , .D ( N35 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_nxt_reg[16] (.Q ( sub2_nxt[16] ) , .RN ( n2 ) , .D ( N36 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_nxt_reg[17] (.Q ( sub2_nxt[17] ) , .RN ( n2 ) , .D ( N37 ) 
    , .CK ( clk_div_G3B4I6 ) ) ;
DFFRHQXL \sub2_nxt_reg[18] (.Q ( sub2_nxt[18] ) , .RN ( n3 ) , .D ( N38 ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[14] (.Q ( sub1[14] ) , .RN ( n4 ) , .D ( sum3_nxt[14] ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_reg[13] (.Q ( sub1[13] ) , .RN ( n4 ) , .D ( sum3_nxt[13] ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_reg[12] (.Q ( sub1[12] ) , .RN ( n4 ) , .D ( sum3_nxt[12] ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_reg[11] (.Q ( sub1[11] ) , .RN ( n4 ) , .D ( sum3_nxt[11] ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub2_reg[11] (.Q ( sub2[11] ) , .RN ( n1 ) , .D ( n209 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub2_reg[12] (.Q ( sub2[12] ) , .RN ( n1 ) , .D ( n210 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_reg[13] (.Q ( sub2[13] ) , .RN ( n1 ) , .D ( n212 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_reg[14] (.Q ( sub2[14] ) , .RN ( n1 ) , .D ( n214 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[11] (.Q ( sub3[11] ) , .RN ( n1 ) , .D ( n215 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub3_reg[12] (.Q ( sub3[12] ) , .RN ( n2 ) , .D ( n218 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_reg[13] (.Q ( sub3[13] ) , .RN ( n2 ) , .D ( n221 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub3_reg[14] (.Q ( sub3[14] ) , .RN ( n2 ) , .D ( n223 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_nxt_reg[11] (.Q ( sub1_nxt[11] ) , .RN ( n1 ) , .D ( N12 ) 
    , .CK ( clk_div_G3B4I5 ) ) ;
DFFRHQXL \sub1_nxt_reg[12] (.Q ( sub1_nxt[12] ) , .RN ( n1 ) , .D ( N13 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_nxt_reg[13] (.Q ( sub1_nxt[13] ) , .RN ( n1 ) , .D ( N14 ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_nxt_reg[14] (.Q ( sub1_nxt[14] ) , .RN ( n1 ) , .D ( N15 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_nxt_reg[11] (.Q ( sub2_nxt[11] ) , .RN ( n1 ) , .D ( N31 ) 
    , .CK ( clk_div_G3B4I2 ) ) ;
DFFRHQXL \sub2_nxt_reg[12] (.Q ( sub2_nxt[12] ) , .RN ( n2 ) , .D ( N32 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_nxt_reg[13] (.Q ( sub2_nxt[13] ) , .RN ( n2 ) , .D ( N33 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub2_nxt_reg[14] (.Q ( sub2_nxt[14] ) , .RN ( n2 ) , .D ( N34 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
DFFRHQXL \sub1_reg[10] (.Q ( sub1[10] ) , .RN ( n4 ) , .D ( sum3_nxt[10] ) 
    , .CK ( clk_div_G3B4I3 ) ) ;
DFFRHQXL \sub1_reg[9] (.Q ( sub1[9] ) , .RN ( n4 ) , .D ( sum3_nxt[9] ) 
    , .CK ( clk_div_G3B4I4 ) ) ;
DFFRHQXL \sub1_reg[8] (.Q ( sub1[8] ) , .RN ( n3 ) , .D ( sum3_nxt[8] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub1_reg[7] (.Q ( sub1[7] ) , .RN ( n3 ) , .D ( sum3_nxt[7] ) 
    , .CK ( clk_div_G3B4I7 ) ) ;
DFFRHQXL \sub2_reg[7] (.Q ( sub2[7] ) , .RN ( n2 ) , .D ( n227 ) 
    , .CK ( clk_div_G3B4I1 ) ) ;
endmodule


