<stg><name>add_patch.214</name>


<trans_list>

<trans id="1012" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="1" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln318" val="0"/>
</and_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="6" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
<literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_patches_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %patches_parameters_5_addr = getelementptr i64 %patches_parameters_5, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %patches_parameters_6_addr = getelementptr i64 %patches_parameters_6, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_7_addr = getelementptr i64 %patches_parameters_7, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_parameters_8_addr = getelementptr i64 %patches_parameters_8, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %patches_parameters_9_addr = getelementptr i64 %patches_parameters_9, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %patches_parameters_10_addr = getelementptr i64 %patches_parameters_10, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_parameters_11_addr = getelementptr i64 %patches_parameters_11, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_parameters_12_addr = getelementptr i64 %patches_parameters_12, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_parameters_13_addr = getelementptr i64 %patches_parameters_13, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_parameters_14_addr = getelementptr i64 %patches_parameters_14, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %patches_parameters_15_addr = getelementptr i64 %patches_parameters_15, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_parameters_16_addr = getelementptr i64 %patches_parameters_16, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %patches_parameters_17_addr = getelementptr i64 %patches_parameters_17, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %patches_parameters_18_addr = getelementptr i64 %patches_parameters_18, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %patches_parameters_19_addr = getelementptr i64 %patches_parameters_19, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %patches_parameters_20_addr = getelementptr i64 %patches_parameters_20, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_parameters_21_addr = getelementptr i64 %patches_parameters_21, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %patches_parameters_22_addr = getelementptr i64 %patches_parameters_22, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %patches_parameters_23_addr = getelementptr i64 %patches_parameters_23, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %patches_parameters_24_addr = getelementptr i64 %patches_parameters_24, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %patches_parameters_25_addr = getelementptr i64 %patches_parameters_25, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %patches_parameters_26_addr = getelementptr i64 %patches_parameters_26, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %patches_parameters_27_addr = getelementptr i64 %patches_parameters_27, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %patches_parameters_28_addr = getelementptr i64 %patches_parameters_28, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %patches_parameters_29_addr = getelementptr i64 %patches_parameters_29, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %patches_parameters_30_addr = getelementptr i64 %patches_parameters_30, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %patches_parameters_31_addr = getelementptr i64 %patches_parameters_31, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %wp_superpoints_addr_1 = getelementptr i64 %wp_superpoints, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %wp_superpoints_addr_2 = getelementptr i64 %wp_superpoints, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %wp_superpoints1_addr_1 = getelementptr i64 %wp_superpoints1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %wp_superpoints1_addr_2 = getelementptr i64 %wp_superpoints1, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %wp_superpoints2_addr_1 = getelementptr i64 %wp_superpoints2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %wp_superpoints2_addr_2 = getelementptr i64 %wp_superpoints2, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %wp_superpoints3_addr_1 = getelementptr i64 %wp_superpoints3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %wp_superpoints3_addr_2 = getelementptr i64 %wp_superpoints3, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %wp_superpoints4_addr_1 = getelementptr i64 %wp_superpoints4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %wp_superpoints4_addr_2 = getelementptr i64 %wp_superpoints4, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107 %icmp_ln279 = icmp_eq  i32 %n_patches_read_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln279"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:108 %br_ln279 = br i1 %icmp_ln279, void, void %arrayidx1433.case.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln0 = switch i32 %n_patches_read_7, void %arrayidx433.case.0, i32 32, void %arrayidx433.case.31, i32 2, void %arrayidx433.case.1, i32 3, void %arrayidx433.case.2, i32 4, void %arrayidx433.case.3, i32 5, void %arrayidx433.case.4, i32 6, void %arrayidx433.case.5, i32 7, void %arrayidx433.case.6, i32 8, void %arrayidx433.case.7, i32 9, void %arrayidx433.case.8, i32 10, void %arrayidx433.case.9, i32 11, void %arrayidx433.case.10, i32 12, void %arrayidx433.case.11, i32 13, void %arrayidx433.case.12, i32 14, void %arrayidx433.case.13, i32 15, void %arrayidx433.case.14, i32 16, void %arrayidx433.case.15, i32 17, void %arrayidx433.case.16, i32 18, void %arrayidx433.case.17, i32 19, void %arrayidx433.case.18, i32 20, void %arrayidx433.case.19, i32 21, void %arrayidx433.case.20, i32 22, void %arrayidx433.case.21, i32 23, void %arrayidx433.case.22, i32 24, void %arrayidx433.case.23, i32 25, void %arrayidx433.case.24, i32 26, void %arrayidx433.case.25, i32 27, void %arrayidx433.case.26, i32 28, void %arrayidx433.case.27, i32 29, void %arrayidx433.case.28, i32 30, void %arrayidx433.case.29, i32 31, void %arrayidx433.case.30

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.31:0 %patches_parameters_31_load = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.0:0 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1433.case.0.preheader:0 %br_ln282 = br void %arrayidx1433.case.0

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.30:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.29:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.28:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.27:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.26:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.25:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.24:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.23:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.22:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.21:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.20:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.19:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.18:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.17:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.16:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.15:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.14:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.13:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.12:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.11:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.10:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.9:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.8:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.7:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.6:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.5:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.4:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.3:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.2:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.1:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.31:0 %patches_parameters_31_load = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.31:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="7">
<![CDATA[
arrayidx433.case.0:0 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
arrayidx433.case.0:1 %br_ln0 = br void %arrayidx433.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx433.exit:0 %conv_in_in = phi i64 %patches_parameters_0_load, void %arrayidx433.case.0, i64 %patches_parameters_1_load, void %arrayidx433.case.1, i64 %patches_parameters_2_load, void %arrayidx433.case.2, i64 %patches_parameters_3_load, void %arrayidx433.case.3, i64 %patches_parameters_4_load, void %arrayidx433.case.4, i64 %patches_parameters_5_load, void %arrayidx433.case.5, i64 %patches_parameters_6_load, void %arrayidx433.case.6, i64 %patches_parameters_7_load, void %arrayidx433.case.7, i64 %patches_parameters_8_load, void %arrayidx433.case.8, i64 %patches_parameters_9_load, void %arrayidx433.case.9, i64 %patches_parameters_10_load, void %arrayidx433.case.10, i64 %patches_parameters_11_load, void %arrayidx433.case.11, i64 %patches_parameters_12_load, void %arrayidx433.case.12, i64 %patches_parameters_13_load, void %arrayidx433.case.13, i64 %patches_parameters_14_load, void %arrayidx433.case.14, i64 %patches_parameters_15_load, void %arrayidx433.case.15, i64 %patches_parameters_16_load, void %arrayidx433.case.16, i64 %patches_parameters_17_load, void %arrayidx433.case.17, i64 %patches_parameters_18_load, void %arrayidx433.case.18, i64 %patches_parameters_19_load, void %arrayidx433.case.19, i64 %patches_parameters_20_load, void %arrayidx433.case.20, i64 %patches_parameters_21_load, void %arrayidx433.case.21, i64 %patches_parameters_22_load, void %arrayidx433.case.22, i64 %patches_parameters_23_load, void %arrayidx433.case.23, i64 %patches_parameters_24_load, void %arrayidx433.case.24, i64 %patches_parameters_25_load, void %arrayidx433.case.25, i64 %patches_parameters_26_load, void %arrayidx433.case.26, i64 %patches_parameters_27_load, void %arrayidx433.case.27, i64 %patches_parameters_28_load, void %arrayidx433.case.28, i64 %patches_parameters_29_load, void %arrayidx433.case.29, i64 %patches_parameters_30_load, void %arrayidx433.case.30, i64 %patches_parameters_31_load, void %arrayidx433.case.31

]]></Node>
<StgValue><ssdm name="conv_in_in"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="64">
<![CDATA[
arrayidx433.exit:1 %empty_149 = trunc i64 %conv_in_in

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx433.exit:2 %icmp_ln315 = icmp_sgt  i32 %empty_149, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx433.exit:3 %br_ln315 = br i1 %icmp_ln315, void %.loopexit, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:0 %wp_superpoints_load_1 = load i6 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:1 %wp_superpoints1_load_1 = load i6 %wp_superpoints1_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:2 %wp_superpoints2_load_1 = load i6 %wp_superpoints2_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:3 %wp_superpoints3_load_1 = load i6 %wp_superpoints3_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:4 %wp_superpoints4_load_1 = load i6 %wp_superpoints4_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:5 %wp_superpoints_load_2 = load i6 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:6 %wp_superpoints1_load_2 = load i6 %wp_superpoints1_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_2"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:7 %wp_superpoints2_load_2 = load i6 %wp_superpoints2_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_2"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:8 %wp_superpoints3_load_2 = load i6 %wp_superpoints3_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_2"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:9 %wp_superpoints4_load_2 = load i6 %wp_superpoints4_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:0 %wp_superpoints_load_1 = load i6 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:1 %wp_superpoints1_load_1 = load i6 %wp_superpoints1_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:2 %wp_superpoints2_load_1 = load i6 %wp_superpoints2_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_1"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:3 %wp_superpoints3_load_1 = load i6 %wp_superpoints3_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:4 %wp_superpoints4_load_1 = load i6 %wp_superpoints4_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:5 %wp_superpoints_load_2 = load i6 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:6 %wp_superpoints1_load_2 = load i6 %wp_superpoints1_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:7 %wp_superpoints2_load_2 = load i6 %wp_superpoints2_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:8 %wp_superpoints3_load_2 = load i6 %wp_superpoints3_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.preheader:9 %wp_superpoints4_load_2 = load i6 %wp_superpoints4_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_2"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:10 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i31 %add_ln315, void, i31 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph:1 %i_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln315_1 = icmp_slt  i32 %i_cast, i32 %empty_149

]]></Node>
<StgValue><ssdm name="icmp_ln315_1"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:4 %add_ln315 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln315 = br i1 %icmp_ln315_1, void %.loopexit.loopexit, void %.split220

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="31">
<![CDATA[
.split220:0 %trunc_ln317 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln317"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
.split220:1 %tmp_149 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="31">
<![CDATA[
.split220:2 %trunc_ln317_3 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln317_3"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split220:3 %tmp_221_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln317_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split220:4 %tmp_220_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln317, i4 0

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split220:5 %sub_ln317 = sub i8 %tmp_221_cast, i8 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="sub_ln317"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split220:6 %or_ln317 = or i8 %sub_ln317, i8 2

]]></Node>
<StgValue><ssdm name="or_ln317"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
.split220:7 %zext_ln317 = zext i8 %or_ln317

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:8 %patches_superpoints_0_addr_4 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_4"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split220:9 %or_ln318 = or i35 %tmp_149, i35 15

]]></Node>
<StgValue><ssdm name="or_ln318"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="35">
<![CDATA[
.split220:10 %trunc_ln318 = trunc i35 %or_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln318"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="35">
<![CDATA[
.split220:11 %trunc_ln318_2 = trunc i35 %or_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln318_2"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split220:12 %p_shl6_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln318_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split220:13 %sub_ln318 = sub i8 %p_shl6_cast, i8 %trunc_ln318

]]></Node>
<StgValue><ssdm name="sub_ln318"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split220:14 %add_ln318 = add i8 %sub_ln318, i8 2

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="8">
<![CDATA[
.split220:15 %zext_ln318 = zext i8 %add_ln318

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:16 %patches_superpoints_0_addr_5 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_5"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:17 %patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:18 %patches_superpoints_1_addr_6 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:19 %patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:20 %patches_superpoints_2_addr_6 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:21 %patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:22 %patches_superpoints_3_addr_6 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:23 %patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:24 %patches_superpoints_4_addr_6 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:25 %patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:26 %patches_superpoints_5_addr_6 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:27 %patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:28 %patches_superpoints_6_addr_6 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_6"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:29 %patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:30 %patches_superpoints_7_addr_6 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_6"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:31 %patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:32 %patches_superpoints_8_addr_6 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_6"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:33 %patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:34 %patches_superpoints_9_addr_6 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:35 %patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:36 %patches_superpoints_10_addr_6 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_6"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:37 %patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:38 %patches_superpoints_11_addr_6 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:39 %patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:40 %patches_superpoints_12_addr_6 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:41 %patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:42 %patches_superpoints_13_addr_6 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_6"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:43 %patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:44 %patches_superpoints_14_addr_6 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:45 %patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:46 %patches_superpoints_15_addr_6 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_6"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:47 %patches_superpoints_16_addr = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:48 %patches_superpoints_16_addr_6 = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:49 %patches_superpoints_17_addr = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:50 %patches_superpoints_17_addr_6 = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_6"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:51 %patches_superpoints_18_addr = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:52 %patches_superpoints_18_addr_6 = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_6"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:53 %patches_superpoints_19_addr = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:54 %patches_superpoints_19_addr_6 = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_6"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:55 %patches_superpoints_20_addr = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:56 %patches_superpoints_20_addr_6 = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_6"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:57 %patches_superpoints_21_addr = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:58 %patches_superpoints_21_addr_6 = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_6"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:59 %patches_superpoints_22_addr = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:60 %patches_superpoints_22_addr_6 = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_6"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:61 %patches_superpoints_23_addr = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:62 %patches_superpoints_23_addr_6 = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_6"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:63 %patches_superpoints_24_addr = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:64 %patches_superpoints_24_addr_6 = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_6"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:65 %patches_superpoints_25_addr = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:66 %patches_superpoints_25_addr_6 = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_6"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:67 %patches_superpoints_26_addr = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:68 %patches_superpoints_26_addr_6 = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_6"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:69 %patches_superpoints_27_addr = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:70 %patches_superpoints_27_addr_6 = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:71 %patches_superpoints_28_addr = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:72 %patches_superpoints_28_addr_6 = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_6"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:73 %patches_superpoints_29_addr = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:74 %patches_superpoints_29_addr_6 = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_6"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:75 %patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:76 %patches_superpoints_30_addr_7 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_7"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:77 %patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split220:78 %patches_superpoints_31_addr_11 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_11"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split220:79 %specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln315"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.split220:80 %switch_ln317 = switch i32 %n_patches_read_7, void %arrayidx5116.case.0, i32 32, void %arrayidx5116.case.31, i32 2, void %arrayidx5116.case.1, i32 3, void %arrayidx5116.case.2, i32 4, void %arrayidx5116.case.3, i32 5, void %arrayidx5116.case.4, i32 6, void %arrayidx5116.case.5, i32 7, void %arrayidx5116.case.6, i32 8, void %arrayidx5116.case.7, i32 9, void %arrayidx5116.case.8, i32 10, void %arrayidx5116.case.9, i32 11, void %arrayidx5116.case.10, i32 12, void %arrayidx5116.case.11, i32 13, void %arrayidx5116.case.12, i32 14, void %arrayidx5116.case.13, i32 15, void %arrayidx5116.case.14, i32 16, void %arrayidx5116.case.15, i32 17, void %arrayidx5116.case.16, i32 18, void %arrayidx5116.case.17, i32 19, void %arrayidx5116.case.18, i32 20, void %arrayidx5116.case.19, i32 21, void %arrayidx5116.case.20, i32 22, void %arrayidx5116.case.21, i32 23, void %arrayidx5116.case.22, i32 24, void %arrayidx5116.case.23, i32 25, void %arrayidx5116.case.24, i32 26, void %arrayidx5116.case.25, i32 27, void %arrayidx5116.case.26, i32 28, void %arrayidx5116.case.27, i32 29, void %arrayidx5116.case.28, i32 30, void %arrayidx5116.case.29, i32 31, void %arrayidx5116.case.30

]]></Node>
<StgValue><ssdm name="switch_ln317"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.30:0 %patches_superpoints_30_load = load i8 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.29:0 %patches_superpoints_29_load = load i8 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.28:0 %patches_superpoints_28_load = load i8 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.27:0 %patches_superpoints_27_load = load i8 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.26:0 %patches_superpoints_26_load = load i8 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.25:0 %patches_superpoints_25_load = load i8 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.24:0 %patches_superpoints_24_load = load i8 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.23:0 %patches_superpoints_23_load = load i8 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.22:0 %patches_superpoints_22_load = load i8 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.21:0 %patches_superpoints_21_load = load i8 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.20:0 %patches_superpoints_20_load = load i8 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.19:0 %patches_superpoints_19_load = load i8 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.18:0 %patches_superpoints_18_load = load i8 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.17:0 %patches_superpoints_17_load = load i8 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.16:0 %patches_superpoints_16_load = load i8 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.15:0 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.14:0 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.13:0 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.12:0 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.11:0 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.10:0 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.9:0 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.8:0 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.7:0 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.6:0 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.5:0 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.4:0 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.3:0 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.2:0 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.1:0 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.31:0 %patches_superpoints_31_load = load i8 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.0:0 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="372" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.30:0 %patches_superpoints_30_load = load i8 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.30:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.29:0 %patches_superpoints_29_load = load i8 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.29:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.28:0 %patches_superpoints_28_load = load i8 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.28:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.27:0 %patches_superpoints_27_load = load i8 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.27:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.26:0 %patches_superpoints_26_load = load i8 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.26:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.25:0 %patches_superpoints_25_load = load i8 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.25:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.24:0 %patches_superpoints_24_load = load i8 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.24:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.23:0 %patches_superpoints_23_load = load i8 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.23:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.22:0 %patches_superpoints_22_load = load i8 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.22:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.21:0 %patches_superpoints_21_load = load i8 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.21:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.20:0 %patches_superpoints_20_load = load i8 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.20:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.19:0 %patches_superpoints_19_load = load i8 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.19:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.18:0 %patches_superpoints_18_load = load i8 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.18:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.17:0 %patches_superpoints_17_load = load i8 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.17:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.16:0 %patches_superpoints_16_load = load i8 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.16:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.15:0 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.15:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.14:0 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.14:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.13:0 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.13:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.12:0 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.12:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.11:0 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.11:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.10:0 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.10:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.9:0 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.9:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.8:0 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.8:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.7:0 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.7:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.6:0 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.6:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.5:0 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.5:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.4:0 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.4:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.3:0 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.3:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.2:0 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.2:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.1:0 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.1:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.31:0 %patches_superpoints_31_load = load i8 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.31:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="8">
<![CDATA[
arrayidx5116.case.0:0 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5116.case.0:1 %br_ln317 = br void %arrayidx5116.exit

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx5116.exit:0 %empty_150 = phi i64 %patches_superpoints_0_load, void %arrayidx5116.case.0, i64 %patches_superpoints_1_load, void %arrayidx5116.case.1, i64 %patches_superpoints_2_load, void %arrayidx5116.case.2, i64 %patches_superpoints_3_load, void %arrayidx5116.case.3, i64 %patches_superpoints_4_load, void %arrayidx5116.case.4, i64 %patches_superpoints_5_load, void %arrayidx5116.case.5, i64 %patches_superpoints_6_load, void %arrayidx5116.case.6, i64 %patches_superpoints_7_load, void %arrayidx5116.case.7, i64 %patches_superpoints_8_load, void %arrayidx5116.case.8, i64 %patches_superpoints_9_load, void %arrayidx5116.case.9, i64 %patches_superpoints_10_load, void %arrayidx5116.case.10, i64 %patches_superpoints_11_load, void %arrayidx5116.case.11, i64 %patches_superpoints_12_load, void %arrayidx5116.case.12, i64 %patches_superpoints_13_load, void %arrayidx5116.case.13, i64 %patches_superpoints_14_load, void %arrayidx5116.case.14, i64 %patches_superpoints_15_load, void %arrayidx5116.case.15, i64 %patches_superpoints_16_load, void %arrayidx5116.case.16, i64 %patches_superpoints_17_load, void %arrayidx5116.case.17, i64 %patches_superpoints_18_load, void %arrayidx5116.case.18, i64 %patches_superpoints_19_load, void %arrayidx5116.case.19, i64 %patches_superpoints_20_load, void %arrayidx5116.case.20, i64 %patches_superpoints_21_load, void %arrayidx5116.case.21, i64 %patches_superpoints_22_load, void %arrayidx5116.case.22, i64 %patches_superpoints_23_load, void %arrayidx5116.case.23, i64 %patches_superpoints_24_load, void %arrayidx5116.case.24, i64 %patches_superpoints_25_load, void %arrayidx5116.case.25, i64 %patches_superpoints_26_load, void %arrayidx5116.case.26, i64 %patches_superpoints_27_load, void %arrayidx5116.case.27, i64 %patches_superpoints_28_load, void %arrayidx5116.case.28, i64 %patches_superpoints_29_load, void %arrayidx5116.case.29, i64 %patches_superpoints_30_load, void %arrayidx5116.case.30, i64 %patches_superpoints_31_load, void %arrayidx5116.case.31

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="31">
<![CDATA[
arrayidx5116.exit:1 %trunc_ln317_4 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln317_4"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
arrayidx5116.exit:2 %tmp_150 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load_1, i64 %wp_superpoints1_load_1, i64 %wp_superpoints2_load_1, i64 %wp_superpoints3_load_1, i64 %wp_superpoints4_load_1, i3 %trunc_ln317_4

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5116.exit:3 %icmp_ln317 = icmp_eq  i64 %empty_150, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5116.exit:4 %br_ln317 = br i1 %icmp_ln317, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln318 = switch i32 %n_patches_read_7, void %arrayidx6321.case.0, i32 32, void %arrayidx6321.case.31, i32 2, void %arrayidx6321.case.1, i32 3, void %arrayidx6321.case.2, i32 4, void %arrayidx6321.case.3, i32 5, void %arrayidx6321.case.4, i32 6, void %arrayidx6321.case.5, i32 7, void %arrayidx6321.case.6, i32 8, void %arrayidx6321.case.7, i32 9, void %arrayidx6321.case.8, i32 10, void %arrayidx6321.case.9, i32 11, void %arrayidx6321.case.10, i32 12, void %arrayidx6321.case.11, i32 13, void %arrayidx6321.case.12, i32 14, void %arrayidx6321.case.13, i32 15, void %arrayidx6321.case.14, i32 16, void %arrayidx6321.case.15, i32 17, void %arrayidx6321.case.16, i32 18, void %arrayidx6321.case.17, i32 19, void %arrayidx6321.case.18, i32 20, void %arrayidx6321.case.19, i32 21, void %arrayidx6321.case.20, i32 22, void %arrayidx6321.case.21, i32 23, void %arrayidx6321.case.22, i32 24, void %arrayidx6321.case.23, i32 25, void %arrayidx6321.case.24, i32 26, void %arrayidx6321.case.25, i32 27, void %arrayidx6321.case.26, i32 28, void %arrayidx6321.case.27, i32 29, void %arrayidx6321.case.28, i32 30, void %arrayidx6321.case.29, i32 31, void %arrayidx6321.case.30

]]></Node>
<StgValue><ssdm name="switch_ln318"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.30:0 %patches_superpoints_30_load_3 = load i8 %patches_superpoints_30_addr_7

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_3"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.29:0 %patches_superpoints_29_load_2 = load i8 %patches_superpoints_29_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_2"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.28:0 %patches_superpoints_28_load_2 = load i8 %patches_superpoints_28_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_2"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.27:0 %patches_superpoints_27_load_2 = load i8 %patches_superpoints_27_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_2"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.26:0 %patches_superpoints_26_load_2 = load i8 %patches_superpoints_26_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_2"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.25:0 %patches_superpoints_25_load_2 = load i8 %patches_superpoints_25_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_2"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.24:0 %patches_superpoints_24_load_2 = load i8 %patches_superpoints_24_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_2"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.23:0 %patches_superpoints_23_load_2 = load i8 %patches_superpoints_23_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_2"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.22:0 %patches_superpoints_22_load_2 = load i8 %patches_superpoints_22_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_2"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.21:0 %patches_superpoints_21_load_2 = load i8 %patches_superpoints_21_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_2"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.20:0 %patches_superpoints_20_load_2 = load i8 %patches_superpoints_20_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_2"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.19:0 %patches_superpoints_19_load_2 = load i8 %patches_superpoints_19_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_2"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.18:0 %patches_superpoints_18_load_2 = load i8 %patches_superpoints_18_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_2"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.17:0 %patches_superpoints_17_load_2 = load i8 %patches_superpoints_17_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_2"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.16:0 %patches_superpoints_16_load_2 = load i8 %patches_superpoints_16_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_2"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.15:0 %patches_superpoints_15_load_2 = load i8 %patches_superpoints_15_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_2"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.14:0 %patches_superpoints_14_load_2 = load i8 %patches_superpoints_14_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_2"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.13:0 %patches_superpoints_13_load_2 = load i8 %patches_superpoints_13_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_2"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.12:0 %patches_superpoints_12_load_2 = load i8 %patches_superpoints_12_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_2"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.11:0 %patches_superpoints_11_load_2 = load i8 %patches_superpoints_11_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_2"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.10:0 %patches_superpoints_10_load_2 = load i8 %patches_superpoints_10_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_2"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.9:0 %patches_superpoints_9_load_2 = load i8 %patches_superpoints_9_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_2"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.8:0 %patches_superpoints_8_load_2 = load i8 %patches_superpoints_8_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_2"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.7:0 %patches_superpoints_7_load_2 = load i8 %patches_superpoints_7_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_2"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.6:0 %patches_superpoints_6_load_2 = load i8 %patches_superpoints_6_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_2"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.5:0 %patches_superpoints_5_load_2 = load i8 %patches_superpoints_5_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_2"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.4:0 %patches_superpoints_4_load_2 = load i8 %patches_superpoints_4_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_2"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.3:0 %patches_superpoints_3_load_2 = load i8 %patches_superpoints_3_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_2"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.2:0 %patches_superpoints_2_load_2 = load i8 %patches_superpoints_2_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_2"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.1:0 %patches_superpoints_1_load_2 = load i8 %patches_superpoints_1_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_2"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.31:0 %patches_superpoints_31_load_6 = load i8 %patches_superpoints_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_6"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.0:0 %patches_superpoints_0_load_2 = load i8 %patches_superpoints_0_addr_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="474" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.30:0 %patches_superpoints_30_load_3 = load i8 %patches_superpoints_30_addr_7

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_3"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.30:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.29:0 %patches_superpoints_29_load_2 = load i8 %patches_superpoints_29_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_2"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.29:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.28:0 %patches_superpoints_28_load_2 = load i8 %patches_superpoints_28_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_2"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.28:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.27:0 %patches_superpoints_27_load_2 = load i8 %patches_superpoints_27_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_2"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.27:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.26:0 %patches_superpoints_26_load_2 = load i8 %patches_superpoints_26_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_2"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.26:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.25:0 %patches_superpoints_25_load_2 = load i8 %patches_superpoints_25_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_2"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.25:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.24:0 %patches_superpoints_24_load_2 = load i8 %patches_superpoints_24_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_2"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.24:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.23:0 %patches_superpoints_23_load_2 = load i8 %patches_superpoints_23_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_2"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.23:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.22:0 %patches_superpoints_22_load_2 = load i8 %patches_superpoints_22_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_2"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.22:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.21:0 %patches_superpoints_21_load_2 = load i8 %patches_superpoints_21_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_2"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.21:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.20:0 %patches_superpoints_20_load_2 = load i8 %patches_superpoints_20_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_2"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.20:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.19:0 %patches_superpoints_19_load_2 = load i8 %patches_superpoints_19_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_2"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.19:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.18:0 %patches_superpoints_18_load_2 = load i8 %patches_superpoints_18_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_2"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.18:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.17:0 %patches_superpoints_17_load_2 = load i8 %patches_superpoints_17_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_2"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.17:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.16:0 %patches_superpoints_16_load_2 = load i8 %patches_superpoints_16_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_2"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.16:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.15:0 %patches_superpoints_15_load_2 = load i8 %patches_superpoints_15_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_2"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.15:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.14:0 %patches_superpoints_14_load_2 = load i8 %patches_superpoints_14_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_2"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.14:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.13:0 %patches_superpoints_13_load_2 = load i8 %patches_superpoints_13_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_2"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.13:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.12:0 %patches_superpoints_12_load_2 = load i8 %patches_superpoints_12_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_2"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.12:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.11:0 %patches_superpoints_11_load_2 = load i8 %patches_superpoints_11_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_2"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.11:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.10:0 %patches_superpoints_10_load_2 = load i8 %patches_superpoints_10_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_2"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.10:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.9:0 %patches_superpoints_9_load_2 = load i8 %patches_superpoints_9_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_2"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.9:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.8:0 %patches_superpoints_8_load_2 = load i8 %patches_superpoints_8_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_2"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.8:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.7:0 %patches_superpoints_7_load_2 = load i8 %patches_superpoints_7_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_2"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.7:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.6:0 %patches_superpoints_6_load_2 = load i8 %patches_superpoints_6_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_2"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.6:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.5:0 %patches_superpoints_5_load_2 = load i8 %patches_superpoints_5_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_2"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.5:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.4:0 %patches_superpoints_4_load_2 = load i8 %patches_superpoints_4_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_2"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.4:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.3:0 %patches_superpoints_3_load_2 = load i8 %patches_superpoints_3_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_2"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.3:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.2:0 %patches_superpoints_2_load_2 = load i8 %patches_superpoints_2_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_2"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.2:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.1:0 %patches_superpoints_1_load_2 = load i8 %patches_superpoints_1_addr_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_2"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.1:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.31:0 %patches_superpoints_31_load_6 = load i8 %patches_superpoints_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_6"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="32"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.31:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="8">
<![CDATA[
arrayidx6321.case.0:0 %patches_superpoints_0_load_2 = load i8 %patches_superpoints_0_addr_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_2"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!32"/>
<literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6321.case.0:1 %br_ln318 = br void %arrayidx6321.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx6321.exit:0 %empty_151 = phi i64 %patches_superpoints_0_load_2, void %arrayidx6321.case.0, i64 %patches_superpoints_1_load_2, void %arrayidx6321.case.1, i64 %patches_superpoints_2_load_2, void %arrayidx6321.case.2, i64 %patches_superpoints_3_load_2, void %arrayidx6321.case.3, i64 %patches_superpoints_4_load_2, void %arrayidx6321.case.4, i64 %patches_superpoints_5_load_2, void %arrayidx6321.case.5, i64 %patches_superpoints_6_load_2, void %arrayidx6321.case.6, i64 %patches_superpoints_7_load_2, void %arrayidx6321.case.7, i64 %patches_superpoints_8_load_2, void %arrayidx6321.case.8, i64 %patches_superpoints_9_load_2, void %arrayidx6321.case.9, i64 %patches_superpoints_10_load_2, void %arrayidx6321.case.10, i64 %patches_superpoints_11_load_2, void %arrayidx6321.case.11, i64 %patches_superpoints_12_load_2, void %arrayidx6321.case.12, i64 %patches_superpoints_13_load_2, void %arrayidx6321.case.13, i64 %patches_superpoints_14_load_2, void %arrayidx6321.case.14, i64 %patches_superpoints_15_load_2, void %arrayidx6321.case.15, i64 %patches_superpoints_16_load_2, void %arrayidx6321.case.16, i64 %patches_superpoints_17_load_2, void %arrayidx6321.case.17, i64 %patches_superpoints_18_load_2, void %arrayidx6321.case.18, i64 %patches_superpoints_19_load_2, void %arrayidx6321.case.19, i64 %patches_superpoints_20_load_2, void %arrayidx6321.case.20, i64 %patches_superpoints_21_load_2, void %arrayidx6321.case.21, i64 %patches_superpoints_22_load_2, void %arrayidx6321.case.22, i64 %patches_superpoints_23_load_2, void %arrayidx6321.case.23, i64 %patches_superpoints_24_load_2, void %arrayidx6321.case.24, i64 %patches_superpoints_25_load_2, void %arrayidx6321.case.25, i64 %patches_superpoints_26_load_2, void %arrayidx6321.case.26, i64 %patches_superpoints_27_load_2, void %arrayidx6321.case.27, i64 %patches_superpoints_28_load_2, void %arrayidx6321.case.28, i64 %patches_superpoints_29_load_2, void %arrayidx6321.case.29, i64 %patches_superpoints_30_load_3, void %arrayidx6321.case.30, i64 %patches_superpoints_31_load_6, void %arrayidx6321.case.31

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
arrayidx6321.exit:1 %tmp_151 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load_2, i64 %wp_superpoints1_load_2, i64 %wp_superpoints2_load_2, i64 %wp_superpoints3_load_2, i64 %wp_superpoints4_load_2, i3 %trunc_ln317_4

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6321.exit:2 %icmp_ln318 = icmp_eq  i64 %empty_151, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6321.exit:3 %br_ln317 = br i1 %icmp_ln318, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln317" val="1"/>
<literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_214 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %n_patches_read_7, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.critedge:1 %icmp_ln328 = icmp_slt  i27 %tmp_214, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln328 = br i1 %icmp_ln328, void %.loopexit, void %.preheader57.preheader

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:0 %br_ln330 = br void %.preheader57

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader57:0 %indvar_flatten55 = phi i8 %add_ln330_2, void %arrayidx9013.exit, i8 0, void %.preheader57.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader57:1 %a_13 = phi i3 %select_ln330_2, void %arrayidx9013.exit, i3 0, void %.preheader57.preheader

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader57:2 %indvar_flatten41 = phi i7 %select_ln332_4, void %arrayidx9013.exit, i7 0, void %.preheader57.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader57:3 %b_16 = phi i5 %select_ln332_3, void %arrayidx9013.exit, i5 0, void %.preheader57.preheader

]]></Node>
<StgValue><ssdm name="b_16"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader57:4 %c_13 = phi i2 %add_ln334, void %arrayidx9013.exit, i2 0, void %.preheader57.preheader

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader57:5 %add_ln330_2 = add i8 %indvar_flatten55, i8 1

]]></Node>
<StgValue><ssdm name="add_ln330_2"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader57:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader57:7 %icmp_ln330 = icmp_eq  i8 %indvar_flatten55, i8 240

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:8 %br_ln330 = br i1 %icmp_ln330, void %.split218, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split218:0 %add_ln330 = add i3 %a_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split218:3 %icmp_ln332 = icmp_eq  i7 %indvar_flatten41, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split218:4 %select_ln330 = select i1 %icmp_ln332, i5 0, i5 %b_16

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split218:5 %select_ln330_2 = select i1 %icmp_ln332, i3 %add_ln330, i3 %a_13

]]></Node>
<StgValue><ssdm name="select_ln330_2"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split218:9 %xor_ln330 = xor i1 %icmp_ln332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split218:10 %icmp_ln334 = icmp_eq  i2 %c_13, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split218:11 %and_ln330 = and i1 %icmp_ln334, i1 %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split218:12 %add_ln332 = add i5 %select_ln330, i5 1

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split218:14 %or_ln332 = or i1 %and_ln330, i1 %icmp_ln332

]]></Node>
<StgValue><ssdm name="or_ln332"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split218:15 %select_ln332 = select i1 %or_ln332, i2 0, i2 %c_13

]]></Node>
<StgValue><ssdm name="select_ln332"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split218:16 %select_ln332_3 = select i1 %and_ln330, i5 %add_ln332, i5 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln332_3"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="5">
<![CDATA[
.split218:17 %zext_ln336 = zext i5 %select_ln332_3

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="5">
<![CDATA[
.split218:22 %trunc_ln336 = trunc i5 %select_ln332_3

]]></Node>
<StgValue><ssdm name="trunc_ln336"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.split218:23 %p_shl9_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln336, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split218:24 %sub_ln336_2 = sub i6 %p_shl9_cast, i6 %zext_ln336

]]></Node>
<StgValue><ssdm name="sub_ln336_2"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="2">
<![CDATA[
.split218:26 %zext_ln336_7 = zext i2 %select_ln332

]]></Node>
<StgValue><ssdm name="zext_ln336_7"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split218:62 %add_ln336_4 = add i6 %sub_ln336_2, i6 %zext_ln336_7

]]></Node>
<StgValue><ssdm name="add_ln336_4"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="6">
<![CDATA[
.split218:63 %zext_ln336_10 = zext i6 %add_ln336_4

]]></Node>
<StgValue><ssdm name="zext_ln336_10"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:64 %wp_superpoints_addr_3 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln336_10

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_3"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:65 %wp_superpoints1_addr_3 = getelementptr i64 %wp_superpoints1, i64 0, i64 %zext_ln336_10

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_3"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:66 %wp_superpoints2_addr_3 = getelementptr i64 %wp_superpoints2, i64 0, i64 %zext_ln336_10

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_3"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:67 %wp_superpoints3_addr_3 = getelementptr i64 %wp_superpoints3, i64 0, i64 %zext_ln336_10

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_3"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:68 %wp_superpoints4_addr_3 = getelementptr i64 %wp_superpoints4, i64 0, i64 %zext_ln336_10

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_3"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="6">
<![CDATA[
.split218:70 %wp_superpoints_load_3 = load i6 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="6">
<![CDATA[
.split218:71 %wp_superpoints1_load_3 = load i6 %wp_superpoints1_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_3"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="6">
<![CDATA[
.split218:72 %wp_superpoints2_load_3 = load i6 %wp_superpoints2_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_3"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="6">
<![CDATA[
.split218:73 %wp_superpoints3_load_3 = load i6 %wp_superpoints3_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_3"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="6">
<![CDATA[
.split218:74 %wp_superpoints4_load_3 = load i6 %wp_superpoints4_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_3"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.split218:76 %switch_ln336 = switch i32 %n_patches_read_7, void %arrayidx9013.case.0, i32 31, void %arrayidx9013.case.31, i32 1, void %arrayidx9013.case.1, i32 2, void %arrayidx9013.case.2, i32 3, void %arrayidx9013.case.3, i32 4, void %arrayidx9013.case.4, i32 5, void %arrayidx9013.case.5, i32 6, void %arrayidx9013.case.6, i32 7, void %arrayidx9013.case.7, i32 8, void %arrayidx9013.case.8, i32 9, void %arrayidx9013.case.9, i32 10, void %arrayidx9013.case.10, i32 11, void %arrayidx9013.case.11, i32 12, void %arrayidx9013.case.12, i32 13, void %arrayidx9013.case.13, i32 14, void %arrayidx9013.case.14, i32 15, void %arrayidx9013.case.15, i32 16, void %arrayidx9013.case.16, i32 17, void %arrayidx9013.case.17, i32 18, void %arrayidx9013.case.18, i32 19, void %arrayidx9013.case.19, i32 20, void %arrayidx9013.case.20, i32 21, void %arrayidx9013.case.21, i32 22, void %arrayidx9013.case.22, i32 23, void %arrayidx9013.case.23, i32 24, void %arrayidx9013.case.24, i32 25, void %arrayidx9013.case.25, i32 26, void %arrayidx9013.case.26, i32 27, void %arrayidx9013.case.27, i32 28, void %arrayidx9013.case.28, i32 29, void %arrayidx9013.case.29, i32 30, void %arrayidx9013.case.30

]]></Node>
<StgValue><ssdm name="switch_ln336"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx9013.exit:0 %add_ln334 = add i2 %select_ln332, i2 1

]]></Node>
<StgValue><ssdm name="add_ln334"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx9013.exit:1 %add_ln332_2 = add i7 %indvar_flatten41, i7 1

]]></Node>
<StgValue><ssdm name="add_ln332_2"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayidx9013.exit:2 %select_ln332_4 = select i1 %icmp_ln332, i7 1, i7 %add_ln332_2

]]></Node>
<StgValue><ssdm name="select_ln332_4"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.exit:3 %br_ln0 = br void %.preheader57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split218:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_330_8_VITIS_LOOP_332_9_VITIS_LOOP_334_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split218:2 %empty_152 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split218:6 %tmp_154 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln330_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="7">
<![CDATA[
.split218:7 %zext_ln332 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split218:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split218:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_332_9_VITIS_LOOP_334_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="5">
<![CDATA[
.split218:18 %zext_ln336_6 = zext i5 %select_ln332_3

]]></Node>
<StgValue><ssdm name="zext_ln336_6"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split218:19 %add_ln336 = add i8 %zext_ln332, i8 %zext_ln336_6

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split218:20 %shl_ln336 = shl i8 %add_ln336, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln336"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split218:21 %sub_ln336 = sub i8 %shl_ln336, i8 %add_ln336

]]></Node>
<StgValue><ssdm name="sub_ln336"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split218:25 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="2">
<![CDATA[
.split218:27 %zext_ln336_8 = zext i2 %select_ln332

]]></Node>
<StgValue><ssdm name="zext_ln336_8"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split218:28 %add_ln336_3 = add i8 %sub_ln336, i8 %zext_ln336_8

]]></Node>
<StgValue><ssdm name="add_ln336_3"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="8">
<![CDATA[
.split218:29 %zext_ln336_9 = zext i8 %add_ln336_3

]]></Node>
<StgValue><ssdm name="zext_ln336_9"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:30 %patches_superpoints_0_addr_6 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_6"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:31 %patches_superpoints_1_addr_7 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_7"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:32 %patches_superpoints_2_addr_7 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_7"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:33 %patches_superpoints_3_addr_7 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_7"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:34 %patches_superpoints_4_addr_7 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_7"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:35 %patches_superpoints_5_addr_7 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_7"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:36 %patches_superpoints_6_addr_7 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_7"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:37 %patches_superpoints_7_addr_7 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_7"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:38 %patches_superpoints_8_addr_7 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_7"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:39 %patches_superpoints_9_addr_7 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_7"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:40 %patches_superpoints_10_addr_7 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_7"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:41 %patches_superpoints_11_addr_7 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_7"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:42 %patches_superpoints_12_addr_7 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_7"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:43 %patches_superpoints_13_addr_7 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_7"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:44 %patches_superpoints_14_addr_7 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_7"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:45 %patches_superpoints_15_addr_7 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_7"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:46 %patches_superpoints_16_addr_7 = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_7"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:47 %patches_superpoints_17_addr_7 = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_7"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:48 %patches_superpoints_18_addr_7 = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_7"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:49 %patches_superpoints_19_addr_7 = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_7"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:50 %patches_superpoints_20_addr_7 = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_7"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:51 %patches_superpoints_21_addr_7 = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_7"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:52 %patches_superpoints_22_addr_7 = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_7"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:53 %patches_superpoints_23_addr_7 = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_7"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:54 %patches_superpoints_24_addr_7 = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_7"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:55 %patches_superpoints_25_addr_7 = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_7"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:56 %patches_superpoints_26_addr_7 = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_7"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:57 %patches_superpoints_27_addr_7 = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_7"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:58 %patches_superpoints_28_addr_7 = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_7"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:59 %patches_superpoints_29_addr_7 = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_7"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:60 %patches_superpoints_30_addr_8 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_8"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split218:61 %patches_superpoints_31_addr_12 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln336_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_12"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split218:69 %specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln334"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="6">
<![CDATA[
.split218:70 %wp_superpoints_load_3 = load i6 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="6">
<![CDATA[
.split218:71 %wp_superpoints1_load_3 = load i6 %wp_superpoints1_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_3"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="6">
<![CDATA[
.split218:72 %wp_superpoints2_load_3 = load i6 %wp_superpoints2_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_3"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="6">
<![CDATA[
.split218:73 %wp_superpoints3_load_3 = load i6 %wp_superpoints3_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_3"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="6">
<![CDATA[
.split218:74 %wp_superpoints4_load_3 = load i6 %wp_superpoints4_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_3"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.split218:75 %tmp_152 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load_3, i64 %wp_superpoints1_load_3, i64 %wp_superpoints2_load_3, i64 %wp_superpoints3_load_3, i64 %wp_superpoints4_load_3, i3 %select_ln330_2

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.30:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_30_addr_8

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.30:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.29:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_29_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.29:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.28:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_28_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.28:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.27:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_27_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.27:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.26:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_26_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.26:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.25:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_25_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.25:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.24:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_24_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.24:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.23:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_23_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.23:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.22:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_22_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.22:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.21:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_21_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.21:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.20:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_20_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.20:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.19:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_19_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.19:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.18:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_18_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.18:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.17:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_17_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.17:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.16:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_16_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.16:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.15:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_15_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.15:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.14:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_14_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.14:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.13:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_13_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.13:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.12:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_12_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.12:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.11:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_11_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.11:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.10:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_10_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.10:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.9:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_9_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.9:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.8:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_8_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.8:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.7:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.7:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.6:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.6:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.5:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.5:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.4:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.4:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.3:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.3:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.2:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.2:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.1:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.1:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.31:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_31_addr_12

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.31:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="n_patches_read_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx9013.case.0:0 %store_ln336 = store i64 %tmp_152, i8 %patches_superpoints_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="n_patches_read_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9013.case.0:1 %br_ln336 = br void %arrayidx9013.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="706" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln341 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="707" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten77 = phi i7 %add_ln341_4, void %arrayidx1138.exit, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten77"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_14 = phi i3 %select_ln341_2, void %arrayidx1138.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten63 = phi i6 %select_ln343_4, void %arrayidx1138.exit, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten63"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_17 = phi i3 %select_ln343_3, void %arrayidx1138.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_17"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_14 = phi i3 %add_ln345, void %arrayidx1138.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln341_4 = add i7 %indvar_flatten77, i7 1

]]></Node>
<StgValue><ssdm name="add_ln341_4"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln341 = icmp_eq  i7 %indvar_flatten77, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln341 = br i1 %icmp_ln341, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln341 = add i3 %a_14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln343 = icmp_eq  i6 %indvar_flatten63, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln341 = select i1 %icmp_ln343, i3 0, i3 %b_17

]]></Node>
<StgValue><ssdm name="select_ln341"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln341_2 = select i1 %icmp_ln343, i3 %add_ln341, i3 %a_14

]]></Node>
<StgValue><ssdm name="select_ln341_2"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %xor_ln341 = xor i1 %icmp_ln343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln341"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:10 %icmp_ln345 = icmp_eq  i3 %c_14, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %and_ln341 = and i1 %icmp_ln345, i1 %xor_ln341

]]></Node>
<StgValue><ssdm name="and_ln341"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12 %add_ln343 = add i3 %select_ln341, i3 1

]]></Node>
<StgValue><ssdm name="add_ln343"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln343 = or i1 %and_ln341, i1 %icmp_ln343

]]></Node>
<StgValue><ssdm name="or_ln343"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:15 %select_ln343 = select i1 %or_ln343, i3 0, i3 %c_14

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:16 %select_ln343_3 = select i1 %and_ln341, i3 %add_ln343, i3 %select_ln341

]]></Node>
<StgValue><ssdm name="select_ln343_3"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="2" op_0_bw="3">
<![CDATA[
.preheader:23 %trunc_ln347_2 = trunc i3 %select_ln343_3

]]></Node>
<StgValue><ssdm name="trunc_ln347_2"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader:24 %p_shl11_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln347_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader:25 %tmp_215 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln343_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="4">
<![CDATA[
.preheader:26 %zext_ln347_9 = zext i4 %tmp_215

]]></Node>
<StgValue><ssdm name="zext_ln347_9"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:27 %sub_ln347_2 = sub i5 %p_shl11_cast, i5 %zext_ln347_9

]]></Node>
<StgValue><ssdm name="sub_ln347_2"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="3">
<![CDATA[
.preheader:29 %zext_ln347_10 = zext i3 %select_ln343

]]></Node>
<StgValue><ssdm name="zext_ln347_10"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:65 %add_ln347_4 = add i5 %sub_ln347_2, i5 %zext_ln347_10

]]></Node>
<StgValue><ssdm name="add_ln347_4"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="5">
<![CDATA[
.preheader:66 %zext_ln347_13 = zext i5 %add_ln347_4

]]></Node>
<StgValue><ssdm name="zext_ln347_13"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:67 %wp_parameters_addr_10 = getelementptr i64 %wp_parameters, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_10"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:68 %wp_parameters5_addr_1 = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:69 %wp_parameters6_addr_1 = getelementptr i64 %wp_parameters6, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="wp_parameters6_addr_1"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:70 %wp_parameters7_addr_1 = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="wp_parameters7_addr_1"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:71 %wp_parameters8_addr_1 = getelementptr i64 %wp_parameters8, i64 0, i64 %zext_ln347_13

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="5">
<![CDATA[
.preheader:73 %wp_parameters_load_10 = load i5 %wp_parameters_addr_10

]]></Node>
<StgValue><ssdm name="wp_parameters_load_10"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="5">
<![CDATA[
.preheader:74 %wp_parameters5_load_1 = load i5 %wp_parameters5_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters5_load_1"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="5">
<![CDATA[
.preheader:76 %wp_parameters6_load_1 = load i5 %wp_parameters6_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters6_load_1"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="5">
<![CDATA[
.preheader:77 %wp_parameters7_load_1 = load i5 %wp_parameters7_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters7_load_1"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="5">
<![CDATA[
.preheader:79 %wp_parameters8_load_1 = load i5 %wp_parameters8_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters8_load_1"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.preheader:81 %switch_ln347 = switch i32 %n_patches_read_7, void %arrayidx1138.case.0, i32 31, void %arrayidx1138.case.31, i32 1, void %arrayidx1138.case.1, i32 2, void %arrayidx1138.case.2, i32 3, void %arrayidx1138.case.3, i32 4, void %arrayidx1138.case.4, i32 5, void %arrayidx1138.case.5, i32 6, void %arrayidx1138.case.6, i32 7, void %arrayidx1138.case.7, i32 8, void %arrayidx1138.case.8, i32 9, void %arrayidx1138.case.9, i32 10, void %arrayidx1138.case.10, i32 11, void %arrayidx1138.case.11, i32 12, void %arrayidx1138.case.12, i32 13, void %arrayidx1138.case.13, i32 14, void %arrayidx1138.case.14, i32 15, void %arrayidx1138.case.15, i32 16, void %arrayidx1138.case.16, i32 17, void %arrayidx1138.case.17, i32 18, void %arrayidx1138.case.18, i32 19, void %arrayidx1138.case.19, i32 20, void %arrayidx1138.case.20, i32 21, void %arrayidx1138.case.21, i32 22, void %arrayidx1138.case.22, i32 23, void %arrayidx1138.case.23, i32 24, void %arrayidx1138.case.24, i32 25, void %arrayidx1138.case.25, i32 26, void %arrayidx1138.case.26, i32 27, void %arrayidx1138.case.27, i32 28, void %arrayidx1138.case.28, i32 29, void %arrayidx1138.case.29, i32 30, void %arrayidx1138.case.30

]]></Node>
<StgValue><ssdm name="switch_ln347"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx1138.exit:0 %add_ln345 = add i3 %select_ln343, i3 1

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx1138.exit:1 %add_ln343_2 = add i6 %indvar_flatten63, i6 1

]]></Node>
<StgValue><ssdm name="add_ln343_2"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayidx1138.exit:2 %select_ln343_4 = select i1 %icmp_ln343, i6 1, i6 %add_ln343_2

]]></Node>
<StgValue><ssdm name="select_ln343_4"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.exit:3 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_341_11_VITIS_LOOP_343_12_VITIS_LOOP_345_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_153 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:6 %tmp_155 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln341_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="5">
<![CDATA[
.preheader:7 %zext_ln343 = zext i5 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_343_12_VITIS_LOOP_345_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="3">
<![CDATA[
.preheader:17 %zext_ln347_8 = zext i3 %select_ln343_3

]]></Node>
<StgValue><ssdm name="zext_ln347_8"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:18 %add_ln347 = add i6 %zext_ln343, i6 %zext_ln347_8

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="6">
<![CDATA[
.preheader:19 %trunc_ln347 = trunc i6 %add_ln347

]]></Node>
<StgValue><ssdm name="trunc_ln347"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:20 %p_shl13_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln347, i3 0

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:21 %p_shl14_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln347, i1 0

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:22 %sub_ln347 = sub i7 %p_shl13_cast, i7 %p_shl14_cast

]]></Node>
<StgValue><ssdm name="sub_ln347"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="3">
<![CDATA[
.preheader:30 %zext_ln347_11 = zext i3 %select_ln343

]]></Node>
<StgValue><ssdm name="zext_ln347_11"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:31 %add_ln347_3 = add i7 %sub_ln347, i7 %zext_ln347_11

]]></Node>
<StgValue><ssdm name="add_ln347_3"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="7">
<![CDATA[
.preheader:32 %zext_ln347_12 = zext i7 %add_ln347_3

]]></Node>
<StgValue><ssdm name="zext_ln347_12"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %patches_parameters_0_addr_17 = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_17"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %patches_parameters_1_addr_15 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_15"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:35 %patches_parameters_2_addr_15 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_15"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %patches_parameters_3_addr_15 = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_15"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %patches_parameters_4_addr_15 = getelementptr i64 %patches_parameters_4, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_15"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %patches_parameters_5_addr_15 = getelementptr i64 %patches_parameters_5, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_15"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %patches_parameters_6_addr_15 = getelementptr i64 %patches_parameters_6, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_15"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %patches_parameters_7_addr_15 = getelementptr i64 %patches_parameters_7, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_15"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %patches_parameters_8_addr_15 = getelementptr i64 %patches_parameters_8, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_15"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %patches_parameters_9_addr_15 = getelementptr i64 %patches_parameters_9, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_15"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %patches_parameters_10_addr_15 = getelementptr i64 %patches_parameters_10, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_15"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %patches_parameters_11_addr_15 = getelementptr i64 %patches_parameters_11, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_15"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %patches_parameters_12_addr_15 = getelementptr i64 %patches_parameters_12, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_15"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:46 %patches_parameters_13_addr_15 = getelementptr i64 %patches_parameters_13, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_15"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:47 %patches_parameters_14_addr_15 = getelementptr i64 %patches_parameters_14, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_15"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %patches_parameters_15_addr_15 = getelementptr i64 %patches_parameters_15, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_15"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:49 %patches_parameters_16_addr_15 = getelementptr i64 %patches_parameters_16, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_15"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:50 %patches_parameters_17_addr_15 = getelementptr i64 %patches_parameters_17, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_15"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:51 %patches_parameters_18_addr_15 = getelementptr i64 %patches_parameters_18, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_15"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:52 %patches_parameters_19_addr_15 = getelementptr i64 %patches_parameters_19, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_15"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:53 %patches_parameters_20_addr_15 = getelementptr i64 %patches_parameters_20, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_15"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:54 %patches_parameters_21_addr_15 = getelementptr i64 %patches_parameters_21, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_15"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:55 %patches_parameters_22_addr_15 = getelementptr i64 %patches_parameters_22, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_15"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:56 %patches_parameters_23_addr_15 = getelementptr i64 %patches_parameters_23, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_15"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:57 %patches_parameters_24_addr_15 = getelementptr i64 %patches_parameters_24, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_15"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:58 %patches_parameters_25_addr_15 = getelementptr i64 %patches_parameters_25, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_15"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:59 %patches_parameters_26_addr_15 = getelementptr i64 %patches_parameters_26, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_15"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:60 %patches_parameters_27_addr_15 = getelementptr i64 %patches_parameters_27, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_15"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:61 %patches_parameters_28_addr_15 = getelementptr i64 %patches_parameters_28, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_15"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:62 %patches_parameters_29_addr_15 = getelementptr i64 %patches_parameters_29, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_15"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:63 %patches_parameters_30_addr_15 = getelementptr i64 %patches_parameters_30, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_15"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:64 %patches_parameters_31_addr_19 = getelementptr i64 %patches_parameters_31, i64 0, i64 %zext_ln347_12

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_19"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:72 %specloopname_ln345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln345"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="5">
<![CDATA[
.preheader:73 %wp_parameters_load_10 = load i5 %wp_parameters_addr_10

]]></Node>
<StgValue><ssdm name="wp_parameters_load_10"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="5">
<![CDATA[
.preheader:74 %wp_parameters5_load_1 = load i5 %wp_parameters5_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters5_load_1"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="1">
<![CDATA[
.preheader:75 %zext_ln347 = zext i1 %wp_parameters5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="5">
<![CDATA[
.preheader:76 %wp_parameters6_load_1 = load i5 %wp_parameters6_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters6_load_1"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="5">
<![CDATA[
.preheader:77 %wp_parameters7_load_1 = load i5 %wp_parameters7_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters7_load_1"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="1">
<![CDATA[
.preheader:78 %zext_ln347_1 = zext i1 %wp_parameters7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln347_1"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="5">
<![CDATA[
.preheader:79 %wp_parameters8_load_1 = load i5 %wp_parameters8_addr_1

]]></Node>
<StgValue><ssdm name="wp_parameters8_load_1"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.preheader:80 %tmp_153 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_parameters_load_10, i64 %zext_ln347, i64 %wp_parameters6_load_1, i64 %zext_ln347_1, i64 %wp_parameters8_load_1, i3 %select_ln341_2

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.30:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_30_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.30:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.29:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_29_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.29:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.28:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_28_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.28:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.27:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_27_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.27:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.26:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_26_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.26:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.25:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_25_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.25:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.24:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_24_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.24:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.23:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_23_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.23:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.22:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_22_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.22:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.21:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_21_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.21:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.20:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_20_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.20:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.19:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_19_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.19:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.18:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_18_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.18:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.17:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_17_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.17:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.16:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_16_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.16:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.15:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_15_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.15:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.14:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_14_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.14:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.13:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_13_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.13:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.12:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_12_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.12:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.11:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_11_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.11:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.10:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_10_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.10:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.9:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_9_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.9:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.8:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_8_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.8:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.7:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_7_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.7:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.6:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_6_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.6:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.5:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_5_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.5:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.4:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_4_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.4:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.3:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_3_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.3:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.2:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.2:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.1:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.1:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.31:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_31_addr_19

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.31:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="n_patches_read_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx1138.case.0:0 %store_ln347 = store i64 %tmp_153, i7 %patches_parameters_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_7" val="!2"/>
<literal name="n_patches_read_7" val="!3"/>
<literal name="n_patches_read_7" val="!4"/>
<literal name="n_patches_read_7" val="!5"/>
<literal name="n_patches_read_7" val="!6"/>
<literal name="n_patches_read_7" val="!7"/>
<literal name="n_patches_read_7" val="!8"/>
<literal name="n_patches_read_7" val="!9"/>
<literal name="n_patches_read_7" val="!10"/>
<literal name="n_patches_read_7" val="!11"/>
<literal name="n_patches_read_7" val="!12"/>
<literal name="n_patches_read_7" val="!13"/>
<literal name="n_patches_read_7" val="!14"/>
<literal name="n_patches_read_7" val="!15"/>
<literal name="n_patches_read_7" val="!16"/>
<literal name="n_patches_read_7" val="!17"/>
<literal name="n_patches_read_7" val="!18"/>
<literal name="n_patches_read_7" val="!19"/>
<literal name="n_patches_read_7" val="!20"/>
<literal name="n_patches_read_7" val="!21"/>
<literal name="n_patches_read_7" val="!22"/>
<literal name="n_patches_read_7" val="!23"/>
<literal name="n_patches_read_7" val="!24"/>
<literal name="n_patches_read_7" val="!25"/>
<literal name="n_patches_read_7" val="!26"/>
<literal name="n_patches_read_7" val="!27"/>
<literal name="n_patches_read_7" val="!28"/>
<literal name="n_patches_read_7" val="!29"/>
<literal name="n_patches_read_7" val="!30"/>
<literal name="n_patches_read_7" val="!31"/>
<literal name="n_patches_read_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1138.case.0:1 %br_ln347 = br void %arrayidx1138.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="871" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="icmp_ln315" val="1"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln355 = add i32 %n_patches_read_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln355"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="icmp_ln315" val="1"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln355 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %add_ln355

]]></Node>
<StgValue><ssdm name="write_ln355"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
<literal name="icmp_ln315" val="1"/>
<literal name="icmp_ln315_1" val="1"/>
<literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln356 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0">
<![CDATA[
.loopexit:0 %ret_ln359 = ret

]]></Node>
<StgValue><ssdm name="ret_ln359"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="876" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayidx1433.case.0:0 %indvar_flatten13 = phi i8 %add_ln282_2, void %.preheader2, i8 0, void %arrayidx1433.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayidx1433.case.0:1 %a = phi i3 %select_ln282_2, void %.preheader2, i3 0, void %arrayidx1433.case.0.preheader

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayidx1433.case.0:2 %indvar_flatten = phi i7 %select_ln284_4, void %.preheader2, i7 0, void %arrayidx1433.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
arrayidx1433.case.0:3 %b = phi i5 %select_ln284_3, void %.preheader2, i5 0, void %arrayidx1433.case.0.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayidx1433.case.0:4 %c = phi i2 %add_ln286, void %.preheader2, i2 0, void %arrayidx1433.case.0.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx1433.case.0:5 %add_ln282_2 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln282_2"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayidx1433.case.0:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx1433.case.0:7 %icmp_ln282 = icmp_eq  i8 %indvar_flatten13, i8 240

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1433.case.0:8 %br_ln282 = br i1 %icmp_ln282, void %.preheader2, void %arrayidx3528.case.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:0 %add_ln282 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3 %icmp_ln284 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:4 %select_ln282 = select i1 %icmp_ln284, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:5 %select_ln282_2 = select i1 %icmp_ln284, i3 %add_ln282, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln282_2"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:9 %xor_ln282 = xor i1 %icmp_ln284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:10 %icmp_ln286 = icmp_eq  i2 %c, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:11 %and_ln282 = and i1 %icmp_ln286, i1 %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:12 %add_ln284 = add i5 %select_ln282, i5 1

]]></Node>
<StgValue><ssdm name="add_ln284"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:14 %or_ln284 = or i1 %and_ln282, i1 %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:15 %select_ln284 = select i1 %or_ln284, i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln284"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:16 %select_ln284_3 = select i1 %and_ln282, i5 %add_ln284, i5 %select_ln282

]]></Node>
<StgValue><ssdm name="select_ln284_3"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="5">
<![CDATA[
.preheader2:17 %zext_ln289 = zext i5 %select_ln284_3

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="4" op_0_bw="5">
<![CDATA[
.preheader2:22 %trunc_ln289 = trunc i5 %select_ln284_3

]]></Node>
<StgValue><ssdm name="trunc_ln289"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader2:23 %p_shl_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln289, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:24 %sub_ln289_2 = sub i6 %p_shl_cast, i6 %zext_ln289

]]></Node>
<StgValue><ssdm name="sub_ln289_2"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="6" op_0_bw="2">
<![CDATA[
.preheader2:26 %zext_ln289_7 = zext i2 %select_ln284

]]></Node>
<StgValue><ssdm name="zext_ln289_7"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:31 %add_ln289_4 = add i6 %sub_ln289_2, i6 %zext_ln289_7

]]></Node>
<StgValue><ssdm name="add_ln289_4"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:32 %zext_ln289_10 = zext i6 %add_ln289_4

]]></Node>
<StgValue><ssdm name="zext_ln289_10"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:33 %wp_superpoints_addr = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln289_10

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:34 %wp_superpoints1_addr = getelementptr i64 %wp_superpoints1, i64 0, i64 %zext_ln289_10

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:35 %wp_superpoints2_addr = getelementptr i64 %wp_superpoints2, i64 0, i64 %zext_ln289_10

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:36 %wp_superpoints3_addr = getelementptr i64 %wp_superpoints3, i64 0, i64 %zext_ln289_10

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:37 %wp_superpoints4_addr = getelementptr i64 %wp_superpoints4, i64 0, i64 %zext_ln289_10

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:39 %wp_superpoints_load = load i6 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:40 %wp_superpoints1_load = load i6 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:41 %wp_superpoints2_load = load i6 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:42 %wp_superpoints3_load = load i6 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:43 %wp_superpoints4_load = load i6 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:46 %add_ln286 = add i2 %select_ln284, i2 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:47 %add_ln284_2 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln284_2"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader2:48 %select_ln284_4 = select i1 %icmp_ln284, i7 1, i7 %add_ln284_2

]]></Node>
<StgValue><ssdm name="select_ln284_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="916" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_282_1_VITIS_LOOP_284_2_VITIS_LOOP_286_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader2:6 %tmp_147 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln282_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="7">
<![CDATA[
.preheader2:7 %zext_ln284 = zext i7 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_284_2_VITIS_LOOP_286_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="5">
<![CDATA[
.preheader2:18 %zext_ln289_6 = zext i5 %select_ln284_3

]]></Node>
<StgValue><ssdm name="zext_ln289_6"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:19 %add_ln289 = add i8 %zext_ln284, i8 %zext_ln289_6

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:20 %shl_ln289 = shl i8 %add_ln289, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln289"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:21 %sub_ln289 = sub i8 %shl_ln289, i8 %add_ln289

]]></Node>
<StgValue><ssdm name="sub_ln289"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:25 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="2">
<![CDATA[
.preheader2:27 %zext_ln289_8 = zext i2 %select_ln284

]]></Node>
<StgValue><ssdm name="zext_ln289_8"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:28 %add_ln289_3 = add i8 %sub_ln289, i8 %zext_ln289_8

]]></Node>
<StgValue><ssdm name="add_ln289_3"/></StgValue>
</operation>

<operation id="929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:29 %zext_ln289_9 = zext i8 %add_ln289_3

]]></Node>
<StgValue><ssdm name="zext_ln289_9"/></StgValue>
</operation>

<operation id="930" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:30 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln289_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="931" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:38 %specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln286"/></StgValue>
</operation>

<operation id="932" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:39 %wp_superpoints_load = load i6 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="933" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:40 %wp_superpoints1_load = load i6 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="934" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:41 %wp_superpoints2_load = load i6 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:42 %wp_superpoints3_load = load i6 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="936" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="6">
<![CDATA[
.preheader2:43 %wp_superpoints4_load = load i6 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.preheader2:44 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load, i64 %wp_superpoints1_load, i64 %wp_superpoints2_load, i64 %wp_superpoints3_load, i64 %wp_superpoints4_load, i3 %select_ln282_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.preheader2:45 %store_ln289 = store i64 %tmp, i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:49 %br_ln0 = br void %arrayidx1433.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="940" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3528.case.0.preheader:0 %br_ln294 = br void %arrayidx3528.case.0

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="941" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayidx3528.case.0:0 %indvar_flatten34 = phi i7 %add_ln294_2, void %.preheader1, i7 0, void %arrayidx3528.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="942" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayidx3528.case.0:1 %a_12 = phi i3 %select_ln294_2, void %.preheader1, i3 0, void %arrayidx3528.case.0.preheader

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="943" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
arrayidx3528.case.0:2 %indvar_flatten20 = phi i6 %select_ln296_4, void %.preheader1, i6 0, void %arrayidx3528.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="944" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayidx3528.case.0:3 %b_15 = phi i3 %select_ln296_3, void %.preheader1, i3 0, void %arrayidx3528.case.0.preheader

]]></Node>
<StgValue><ssdm name="b_15"/></StgValue>
</operation>

<operation id="945" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayidx3528.case.0:4 %c_12 = phi i3 %add_ln298, void %.preheader1, i3 0, void %arrayidx3528.case.0.preheader

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>

<operation id="946" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx3528.case.0:5 %add_ln294_2 = add i7 %indvar_flatten34, i7 1

]]></Node>
<StgValue><ssdm name="add_ln294_2"/></StgValue>
</operation>

<operation id="947" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayidx3528.case.0:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="948" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx3528.case.0:7 %icmp_ln294 = icmp_eq  i7 %indvar_flatten34, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3528.case.0:8 %br_ln294 = br i1 %icmp_ln294, void %.preheader1, void

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln294 = add i3 %a_12, i3 1

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln296 = icmp_eq  i6 %indvar_flatten20, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="952" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:4 %select_ln294 = select i1 %icmp_ln296, i3 0, i3 %b_15

]]></Node>
<StgValue><ssdm name="select_ln294"/></StgValue>
</operation>

<operation id="953" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln294_2 = select i1 %icmp_ln296, i3 %add_ln294, i3 %a_12

]]></Node>
<StgValue><ssdm name="select_ln294_2"/></StgValue>
</operation>

<operation id="954" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:9 %xor_ln294 = xor i1 %icmp_ln296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln294"/></StgValue>
</operation>

<operation id="955" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:10 %icmp_ln298 = icmp_eq  i3 %c_12, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="956" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:11 %and_ln294 = and i1 %icmp_ln298, i1 %xor_ln294

]]></Node>
<StgValue><ssdm name="and_ln294"/></StgValue>
</operation>

<operation id="957" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:12 %add_ln296 = add i3 %select_ln294, i3 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="958" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:14 %or_ln296 = or i1 %and_ln294, i1 %icmp_ln296

]]></Node>
<StgValue><ssdm name="or_ln296"/></StgValue>
</operation>

<operation id="959" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:15 %select_ln296 = select i1 %or_ln296, i3 0, i3 %c_12

]]></Node>
<StgValue><ssdm name="select_ln296"/></StgValue>
</operation>

<operation id="960" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:16 %select_ln296_3 = select i1 %and_ln294, i3 %add_ln296, i3 %select_ln294

]]></Node>
<StgValue><ssdm name="select_ln296_3"/></StgValue>
</operation>

<operation id="961" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="2" op_0_bw="3">
<![CDATA[
.preheader1:23 %trunc_ln300_2 = trunc i3 %select_ln296_3

]]></Node>
<StgValue><ssdm name="trunc_ln300_2"/></StgValue>
</operation>

<operation id="962" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader1:24 %p_shl2_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln300_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="963" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1:25 %tmp_213 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln296_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="964" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="4">
<![CDATA[
.preheader1:26 %zext_ln300_9 = zext i4 %tmp_213

]]></Node>
<StgValue><ssdm name="zext_ln300_9"/></StgValue>
</operation>

<operation id="965" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:27 %sub_ln300_2 = sub i5 %p_shl2_cast, i5 %zext_ln300_9

]]></Node>
<StgValue><ssdm name="sub_ln300_2"/></StgValue>
</operation>

<operation id="966" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="3">
<![CDATA[
.preheader1:29 %zext_ln300_10 = zext i3 %select_ln296

]]></Node>
<StgValue><ssdm name="zext_ln300_10"/></StgValue>
</operation>

<operation id="967" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:34 %add_ln300_4 = add i5 %sub_ln300_2, i5 %zext_ln300_10

]]></Node>
<StgValue><ssdm name="add_ln300_4"/></StgValue>
</operation>

<operation id="968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:35 %zext_ln300_13 = zext i5 %add_ln300_4

]]></Node>
<StgValue><ssdm name="zext_ln300_13"/></StgValue>
</operation>

<operation id="969" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:36 %wp_parameters_addr = getelementptr i64 %wp_parameters, i64 0, i64 %zext_ln300_13

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="970" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:37 %wp_parameters5_addr = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln300_13

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr"/></StgValue>
</operation>

<operation id="971" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:38 %wp_parameters6_addr = getelementptr i64 %wp_parameters6, i64 0, i64 %zext_ln300_13

]]></Node>
<StgValue><ssdm name="wp_parameters6_addr"/></StgValue>
</operation>

<operation id="972" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:39 %wp_parameters7_addr = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln300_13

]]></Node>
<StgValue><ssdm name="wp_parameters7_addr"/></StgValue>
</operation>

<operation id="973" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:40 %wp_parameters8_addr = getelementptr i64 %wp_parameters8, i64 0, i64 %zext_ln300_13

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr"/></StgValue>
</operation>

<operation id="974" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:42 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="975" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:43 %wp_parameters5_load = load i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="wp_parameters5_load"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:45 %wp_parameters6_load = load i5 %wp_parameters6_addr

]]></Node>
<StgValue><ssdm name="wp_parameters6_load"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:46 %wp_parameters7_load = load i5 %wp_parameters7_addr

]]></Node>
<StgValue><ssdm name="wp_parameters7_load"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:48 %wp_parameters8_load = load i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:51 %add_ln298 = add i3 %select_ln296, i3 1

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:52 %add_ln296_2 = add i6 %indvar_flatten20, i6 1

]]></Node>
<StgValue><ssdm name="add_ln296_2"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:53 %select_ln296_4 = select i1 %icmp_ln296, i6 1, i6 %add_ln296_2

]]></Node>
<StgValue><ssdm name="select_ln296_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="982" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_294_4_VITIS_LOOP_296_5_VITIS_LOOP_298_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="983" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_148 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="984" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1:6 %tmp_148 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln294_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="985" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="6" op_0_bw="5">
<![CDATA[
.preheader1:7 %zext_ln296 = zext i5 %tmp_148

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="986" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="987" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_296_5_VITIS_LOOP_298_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="988" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="3">
<![CDATA[
.preheader1:17 %zext_ln300_8 = zext i3 %select_ln296_3

]]></Node>
<StgValue><ssdm name="zext_ln300_8"/></StgValue>
</operation>

<operation id="989" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:18 %add_ln300 = add i6 %zext_ln296, i6 %zext_ln300_8

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="990" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="4" op_0_bw="6">
<![CDATA[
.preheader1:19 %trunc_ln300 = trunc i6 %add_ln300

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="991" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader1:20 %p_shl4_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln300, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="992" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1:21 %p_shl5_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln300, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="993" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:22 %sub_ln300 = sub i7 %p_shl4_cast, i7 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln300"/></StgValue>
</operation>

<operation id="994" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="995" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="3">
<![CDATA[
.preheader1:30 %zext_ln300_11 = zext i3 %select_ln296

]]></Node>
<StgValue><ssdm name="zext_ln300_11"/></StgValue>
</operation>

<operation id="996" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:31 %add_ln300_3 = add i7 %sub_ln300, i7 %zext_ln300_11

]]></Node>
<StgValue><ssdm name="add_ln300_3"/></StgValue>
</operation>

<operation id="997" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="7">
<![CDATA[
.preheader1:32 %zext_ln300_12 = zext i7 %add_ln300_3

]]></Node>
<StgValue><ssdm name="zext_ln300_12"/></StgValue>
</operation>

<operation id="998" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:33 %patches_parameters_0_addr_16 = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln300_12

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_16"/></StgValue>
</operation>

<operation id="999" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:41 %specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln298"/></StgValue>
</operation>

<operation id="1000" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:42 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="1001" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:43 %wp_parameters5_load = load i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="wp_parameters5_load"/></StgValue>
</operation>

<operation id="1002" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="1">
<![CDATA[
.preheader1:44 %zext_ln300 = zext i1 %wp_parameters5_load

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="1003" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:45 %wp_parameters6_load = load i5 %wp_parameters6_addr

]]></Node>
<StgValue><ssdm name="wp_parameters6_load"/></StgValue>
</operation>

<operation id="1004" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:46 %wp_parameters7_load = load i5 %wp_parameters7_addr

]]></Node>
<StgValue><ssdm name="wp_parameters7_load"/></StgValue>
</operation>

<operation id="1005" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="1">
<![CDATA[
.preheader1:47 %zext_ln300_1 = zext i1 %wp_parameters7_load

]]></Node>
<StgValue><ssdm name="zext_ln300_1"/></StgValue>
</operation>

<operation id="1006" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:48 %wp_parameters8_load = load i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="1007" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.preheader1:49 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_parameters_load, i64 %zext_ln300, i64 %wp_parameters6_load, i64 %zext_ln300_1, i64 %wp_parameters8_load, i3 %select_ln294_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1008" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.preheader1:50 %store_ln300 = store i64 %tmp_s, i7 %patches_parameters_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="1009" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:54 %br_ln0 = br void %arrayidx3528.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1010" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %write_ln309 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 1

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="1011" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln310 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
