Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:29:15 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: state_c_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  state_c_reg[1]/CK (DFFR_X1)                           0.0000     0.0000 r
  state_c_reg[1]/Q (DFFR_X1)                            0.7495     0.7495 f
  U676/ZN (NOR2_X2)                                     0.1301     0.8796 r
  U501/ZN (NAND2_X1)                                    0.0857     0.9653 f
  U675/ZN (INV_X2)                                      0.0666     1.0319 r
  U507/ZN (NAND2_X1)                                    0.0582     1.0901 f
  U674/ZN (NAND2_X2)                                    0.1800     1.2701 r
  U537/ZN (NAND2_X2)                                    0.1037     1.3739 f
  U1128/ZN (NAND2_X4)                                   0.1767     1.5505 r
  U713/ZN (NOR2_X4)                                     0.0742     1.6247 f
  U1132/ZN (NOR2_X2)                                    0.1666     1.7913 r
  U1133/ZN (NAND2_X2)                                   0.0882     1.8795 f
  U1225/ZN (OAI22_X2)                                   0.1634     2.0429 r
  dut_sram_read_address_reg[5]/D (DFFR_X2)              0.0000     2.0429 r
  data arrival time                                                2.0429

  clock clk (rise edge)                                 2.4360     2.4360
  clock network delay (ideal)                           0.0000     2.4360
  clock uncertainty                                    -0.0500     2.3860
  dut_sram_read_address_reg[5]/CK (DFFR_X2)             0.0000     2.3860 r
  library setup time                                   -0.3416     2.0444
  data required time                                               2.0444
  --------------------------------------------------------------------------
  data required time                                               2.0444
  data arrival time                                               -2.0429
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0015


1
