Partition Merge report for audio_test
Sun Aug 30 11:21:41 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Partition Merge Summary                                                        ;
+------------------------------------+-------------------------------------------+
; Partition Merge Status             ; Successful - Sun Aug 30 11:21:41 2015     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; audio_test                                ;
; Top-level Entity Name              ; audio_test                                ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 8,044 / 15,408 ( 52 % )                   ;
;     Total combinational functions  ; 5,990 / 15,408 ( 39 % )                   ;
;     Dedicated logic registers      ; 4,498 / 15,408 ( 29 % )                   ;
; Total registers                    ; 4606                                      ;
; Total pins                         ; 60 / 344 ( 17 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 314,208 / 516,096 ( 61 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                            ;
+------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                                                                                               ; Details ;
+-------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADCDAT                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; ADCDAT~input                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ADCDAT                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; ADCDAT~input                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ADCLRC                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; ADCLRC~input                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ADCLRC                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; ADCLRC~input                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; BCLK                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; BCLK~input                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; BCLK                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; BCLK~input                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; DACDAT                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacdat                                                                                                                                                                                                                                                                                            ; N/A     ;
; DACDAT                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacdat                                                                                                                                                                                                                                                                                            ; N/A     ;
; DACLRC                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; DACLRC~input                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; DACLRC                                                                                                ; pre-synthesis ; connected ; Top            ; post-fit          ; DACLRC~input                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_ack                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_ack                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_req                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_req                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_req                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_req                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_wr_ack                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_wr_ack                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                             ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_wr_req                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_wr_req                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_wr_req                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_wr_req                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[0]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~0                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[0]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~0                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[1]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~2                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[1]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~2                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[2]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~4                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[2]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~4                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[3]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~6                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[3]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~6                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[4]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~8                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[4]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~8                                                                                                                                                                                                            ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[5]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~10                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[5]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~10                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[6]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~12                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[6]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~12                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[7]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~14                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[7]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~14                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[8]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~16                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|rdusedw[8]                 ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|op_1~16                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|local_ready         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|local_ready         ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data_valid ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_data_valid ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish     ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_finish                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_req        ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_req                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0|rd_burst_req        ; pre-synthesis ; connected ; Top            ; post-fit          ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|ddr_rd_req                                                                                                                                                                                                                                                                           ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|rd_load                                                              ; pre-synthesis ; connected ; Top            ; post-fit          ; key_dect:key_dect_inst|rd_load                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|rd_load                                                              ; pre-synthesis ; connected ; Top            ; post-fit          ; key_dect:key_dect_inst|rd_load                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[0]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[0]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[0]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[0]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[10]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[10]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[10]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[10]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[11]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[11]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[11]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[11]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[12]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[12]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[12]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[12]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[13]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[13]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[13]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[13]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[14]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[14]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[14]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[14]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[15]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[15]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[15]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[15]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[16]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[16]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[16]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[16]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[17]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[17]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[17]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[17]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[18]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[18]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[18]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[18]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[19]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[19]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[19]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[19]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[1]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[1]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[1]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[1]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[20]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[20]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[20]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[20]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[21]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[21]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[21]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[21]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[22]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[22]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[22]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[22]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[23]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[23]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[23]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[23]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[24]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[24]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[24]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[24]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[25]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[25]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[25]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[25]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[26]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[26]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[26]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[26]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[27]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[27]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[27]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[27]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[28]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[28]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[28]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[28]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[29]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[29]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[29]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[29]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[2]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[2]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[2]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[2]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[30]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[30]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[30]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[30]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[31]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[31]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[31]                                                      ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[31]                                                                                                                                                                                                                                                                               ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[3]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[3]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[3]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[3]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[4]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[4]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[4]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[4]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[5]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[5]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[5]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[5]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[6]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[6]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[6]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[6]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[7]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[7]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[7]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[7]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[8]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[8]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[8]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[8]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[9]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[9]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_data_in[9]                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_in_data[9]                                                                                                                                                                                                                                                                                ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_rd                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|wav_rden                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_rd                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|wav_rden                                                                                                                                                                                                                                                                                          ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_we                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_wren                                                                                                                                                                                                                                                                                      ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|sys_we                                                               ; pre-synthesis ; connected ; Top            ; post-fit          ; mywav:mywav_inst|sinwave_store:sinwave_store_inst|wav_wren                                                                                                                                                                                                                                                                                      ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|wr_load                                                              ; pre-synthesis ; connected ; Top            ; post-fit          ; key_dect:key_dect_inst|wr_load                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ddr_2fifo_top:ddr_2fifo_top_inst|wr_load                                                              ; pre-synthesis ; connected ; Top            ; post-fit          ; key_dect:key_dect_inst|wr_load                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; clk                                                                                                   ; post-fitting  ; connected ; Top            ; post-fit          ; clk~input                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
+-------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                          ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements               ; 6720 / 15408 ( 44 % ) ; 156 / 15408 ( 1 % )  ; 1177 / 15408 ( 8 % )           ; 3 / 15408 ( < 1 % )            ;
;                                              ;                       ;                      ;                                ;                                ;
; Total combinational functions                ; 5384                  ; 140                  ; 463                            ; 3                              ;
; Logic element usage by number of LUT inputs  ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                     ; 2910                  ; 55                   ; 236                            ; 0                              ;
;     -- 3 input functions                     ; 1318                  ; 49                   ; 124                            ; 0                              ;
;     -- <=2 input functions                   ; 1156                  ; 36                   ; 103                            ; 3                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Logic elements by mode                       ;                       ;                      ;                                ;                                ;
;     -- normal mode                           ; 4632                  ; 132                  ; 406                            ; 3                              ;
;     -- arithmetic mode                       ; 752                   ; 8                    ; 57                             ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Total registers                              ; 3508                  ; 94                   ; 1004                           ; 0                              ;
;     -- Dedicated logic registers             ; 3400 / 15408 ( 22 % ) ; 94 / 15408 ( < 1 % ) ; 1004 / 15408 ( 7 % )           ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 216                   ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Virtual pins                                 ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                     ; 60                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 76640                 ; 0                    ; 237568                         ; 0                              ;
; Total RAM block bits                         ; 129024                ; 0                    ; 267264                         ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 14 / 56 ( 25 % )      ; 0 / 56 ( 0 % )       ; 29 / 56 ( 51 % )               ; 0 / 56 ( 0 % )                 ;
; Double Data Rate I/O Output Circuitry        ; 44                    ; 0                    ; 0                              ; 0                              ;
; Double Data Rate I/O Output Enable Circuitry ; 2                     ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Connections                                  ;                       ;                      ;                                ;                                ;
;     -- Input Connections                     ; 3209                  ; 135                  ; 1412                           ; 8                              ;
;     -- Registered Input Connections          ; 3047                  ; 105                  ; 1147                           ; 0                              ;
;     -- Output Connections                    ; 1395                  ; 181                  ; 1                              ; 3187                           ;
;     -- Registered Output Connections         ; 89                    ; 180                  ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Internal Connections                         ;                       ;                      ;                                ;                                ;
;     -- Total Connections                     ; 32762                 ; 927                  ; 6065                           ; 3208                           ;
;     -- Registered Connections                ; 15657                 ; 679                  ; 4596                           ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; External Connections                         ;                       ;                      ;                                ;                                ;
;     -- Top                                   ; 42                    ; 127                  ; 1240                           ; 3195                           ;
;     -- sld_hub:auto_hub                      ; 127                   ; 16                   ; 173                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 1240                  ; 173                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3195                  ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Partition Interface                          ;                       ;                      ;                                ;                                ;
;     -- Input Ports                           ; 10                    ; 19                   ; 173                            ; 8                              ;
;     -- Output Ports                          ; 116                   ; 37                   ; 126                            ; 6                              ;
;     -- Bidir Ports                           ; 21                    ; 0                    ; 0                              ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Registered Ports                             ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                ; 0                     ; 4                    ; 121                            ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 26                   ; 117                            ; 0                              ;
;                                              ;                       ;                      ;                                ;                                ;
; Port Connectivity                            ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 15                   ; 117                            ; 0                              ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                     ; Partition ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; ADCDAT                                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADCDAT                                                                                                                                                                                                                                            ; Top       ; Input Pad     ; IOPAD_X16_Y29_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADCDAT~input                                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; IOIBUF_X16_Y29_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; ADCLRC                                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- ADCLRC                                                                                                                                                                                                                                            ; Top       ; Input Pad     ; IOPAD_X14_Y29_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ADCLRC~input                                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; IOIBUF_X14_Y29_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; BCLK                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- BCLK                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; IOPAD_X14_Y29_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- BCLK~input                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; IOIBUF_X14_Y29_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; DACDAT                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- DACDAT                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X16_Y29_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DACDAT~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X16_Y29_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; DACLRC                                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- DACLRC                                                                                                                                                                                                                                            ; Top       ; Input Pad     ; IOPAD_X16_Y29_N28  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DACLRC~input                                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; IOIBUF_X16_Y29_N29 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; I2C_SCLK                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- I2C_SCLK                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; IOPAD_X16_Y29_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- I2C_SCLK~output                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; IOOBUF_X16_Y29_N16 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; I2C_SDAT                                                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- I2C_SDAT                                                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; IOPAD_X16_Y29_N21  ; Preserved from Post-Fit or Imported Netlist ;
;     -- I2C_SDAT~output                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; IOOBUF_X16_Y29_N23 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; clk                                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk                                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X41_Y15_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- clk~input                                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X41_Y15_N15 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; key1                                                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- key1                                                                                                                                                                                                                                              ; Top       ; Input Pad     ; IOPAD_X35_Y29_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- key1~input                                                                                                                                                                                                                                        ; Top       ; Input Buffer  ; IOIBUF_X35_Y29_N15 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[0]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[0]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X32_Y29_N28  ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[0]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X32_Y29_N30 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[1]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[1]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X30_Y29_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[1]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X30_Y29_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[2]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[2]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X28_Y29_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[2]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X28_Y29_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; led[3]                                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- led[3]                                                                                                                                                                                                                                            ; Top       ; Output Pad    ; IOPAD_X21_Y29_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- led[3]~output                                                                                                                                                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X21_Y29_N16 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[0]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[0]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X1_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[0]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X1_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[10]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[10]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X39_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[10]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[11]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[11]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X1_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[11]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X1_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[12]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[12]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X39_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[12]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[13]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[13]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X14_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[13]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X14_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[14]                                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[14]                                                                                                                                                                                                                                      ; Top       ; Output Pad    ; IOPAD_X37_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[14]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X37_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[1]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[1]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X30_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[1]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[2]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[2]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X7_Y0_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[2]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[3]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[3]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X32_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[3]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[4]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[4]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X3_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[4]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X3_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[5]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[5]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X39_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[5]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[6]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[6]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X3_Y0_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[6]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X3_Y0_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[7]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[7]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X37_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[7]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X37_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[8]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[8]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X14_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[8]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X14_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_addr[9]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_addr[9]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X39_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_addr[9]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X39_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ba[0]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ba[0]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X35_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ba[0]~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X35_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ba[1]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ba[1]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X32_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ba[1]~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ba[2]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ba[2]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X32_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ba[2]~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_cas_n                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_cas_n                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X21_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_cas_n~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X21_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_cke[0]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_cke[0]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X7_Y0_N28    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_cke[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N30   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_clk[0]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_clk[0]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_clk[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_clk_n[0]                                                                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_clk_n[0]                                                                                                                                                                                                                                      ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_clk_n[0]~output                                                                                                                                                                                                                               ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_cs_n[0]                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_cs_n[0]                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X5_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_cs_n[0]~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X5_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dm[0]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_dm[0]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X11_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_obuf              ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dm[1]                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_dm[1]                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X3_Y0_N28    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[1].dm_obuf              ; Top       ; Output Buffer ; IOOBUF_X3_Y0_N30   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[0]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[0]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[10]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[10]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[11]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[11]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X7_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[12]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[12]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[13]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[13]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[14]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[14]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X5_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X5_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[15]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[15]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N28    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N30   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[1]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[1]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[2]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[2]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[3]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[3]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X19_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X19_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[4]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[4]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X19_Y0_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X19_Y0_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[5]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[5]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X19_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X19_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[6]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[6]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X11_Y0_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X11_Y0_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[7]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[7]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N28   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N30  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[8]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[8]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dq[9]                                                                                                                                                                                                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dq[9]                                                                                                                                                                                                                                         ; Top       ; Bidir Pad     ; IOPAD_X9_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dqs[0]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dqs[0]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X16_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[0].dqs_obuf            ; Top       ; Output Buffer ; IOOBUF_X16_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_dqs[1]                                                                                                                                                                                                                                               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- mem_dqs[1]                                                                                                                                                                                                                                        ; Top       ; Bidir Pad     ; IOPAD_X14_Y0_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[1].dqs_obuf            ; Top       ; Output Buffer ; IOOBUF_X14_Y0_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_odt[0]                                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_odt[0]                                                                                                                                                                                                                                        ; Top       ; Output Pad    ; IOPAD_X9_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_odt[0]~output                                                                                                                                                                                                                                 ; Top       ; Output Buffer ; IOOBUF_X9_Y0_N23   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_ras_n                                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_ras_n                                                                                                                                                                                                                                         ; Top       ; Output Pad    ; IOPAD_X7_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_ras_n~output                                                                                                                                                                                                                                  ; Top       ; Output Buffer ; IOOBUF_X7_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; mem_we_n                                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- mem_we_n                                                                                                                                                                                                                                          ; Top       ; Output Pad    ; IOPAD_X5_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- mem_we_n~output                                                                                                                                                                                                                                   ; Top       ; Output Buffer ; IOOBUF_X5_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_local_ready                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_mem_clk                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_data_valid                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_finish                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_0_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_1_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_2_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_3_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_4_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_5_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_6_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_7_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_8_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_len_9_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_burst_req                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_0_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_1_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_2_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_3_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_4_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_5_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_6_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_7_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_8_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_ddr_ctrl_inst_mem_burst_m0_rd_data_cnt_9_                                                                                                                                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_rd_load                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_0_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_10_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_11_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_12_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_13_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_14_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_15_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_16_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_17_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_18_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_19_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_1_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_20_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_21_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_22_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_23_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_24_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_25_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_26_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_27_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_28_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_29_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_2_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_30_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_31_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_3_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_4_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_5_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_6_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_7_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_8_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_data_in_9_                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_rd                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_sys_we                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_ddr_rd_ack                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_ddr_rd_req                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_ddr_wr_ack                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_ddr_wr_req                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_0_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_1_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_2_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_3_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_4_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_5_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_6_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_7_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_rdfifo_wrusedw_8_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_0_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_1_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_2_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_3_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_4_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_5_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_6_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_7_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_u_dcfifo_ctrl_u_wrfifo_rdusedw_8_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; pre_syn.bp.ddr_2fifo_top_inst_wr_load                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
; rst_n                                                                                                                                                                                                                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- rst_n                                                                                                                                                                                                                                             ; Top       ; Input Pad     ; IOPAD_X32_Y29_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- rst_n~input                                                                                                                                                                                                                                       ; Top       ; Input Buffer  ; IOIBUF_X32_Y29_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                          ;           ;               ;                    ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 8,044 / 15,408 ( 52 % ) ;
;                                             ;                         ;
; Total combinational functions               ; 5990                    ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 3201                    ;
;     -- 3 input functions                    ; 1491                    ;
;     -- <=2 input functions                  ; 1298                    ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 5173                    ;
;     -- arithmetic mode                      ; 817                     ;
;                                             ;                         ;
; Total registers                             ; 4606                    ;
;     -- Dedicated logic registers            ; 4498                    ;
;     -- I/O registers                        ; 216                     ;
;                                             ;                         ;
; I/O pins                                    ; 60                      ;
; Total memory bits                           ; 314208                  ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
; Total PLLs                                  ; 1                       ;
;     -- PLLs                                 ; 1                       ;
;                                             ;                         ;
; Maximum fan-out                             ; 3095                    ;
; Total fan-out                               ; 37906                   ;
; Average fan-out                             ; 3.30                    ;
+---------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|altsyncram_am31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_1fk1:auto_generated|altsyncram_am31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448   ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192    ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 45           ; 16           ; 45           ; 720    ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128    ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32     ; None ;
; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_j124:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 4096         ; 58           ; 4096         ; 58           ; 237568 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sun Aug 30 11:21:38 2015
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off audio_test -c audio_test --merge=on
Info (35006): Using previously generated Fitter netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL
Warning (15899): PLL "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info (21057): Implemented 8450 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 21 bidirectional pins
    Info (21061): Implemented 8256 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 473 megabytes
    Info: Processing ended: Sun Aug 30 11:21:41 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


