-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity corr_accel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    data_in_ce0 : OUT STD_LOGIC;
    data_in_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_out_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    data_out_ce0 : OUT STD_LOGIC;
    data_out_we0 : OUT STD_LOGIC;
    data_out_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    counter : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of corr_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "corr_accel_corr_accel,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.141000,HLS_SYN_LAT=43266,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=2699,HLS_SYN_LUT=11512,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal start_time_1_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal start_time_1_vld_reg : STD_LOGIC := '0';
    signal start_time_1_vld_in : STD_LOGIC;
    signal start_time_1_ack_in : STD_LOGIC;
    signal end_time_1_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal end_time_1_vld_reg : STD_LOGIC := '0';
    signal end_time_1_vld_in : STD_LOGIC;
    signal end_time_1_ack_in : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal reg_file_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_ce0 : STD_LOGIC;
    signal reg_file_we0 : STD_LOGIC;
    signal reg_file_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_ce1 : STD_LOGIC;
    signal reg_file_we1 : STD_LOGIC;
    signal reg_file_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_1_ce0 : STD_LOGIC;
    signal reg_file_1_we0 : STD_LOGIC;
    signal reg_file_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_1_ce1 : STD_LOGIC;
    signal reg_file_1_we1 : STD_LOGIC;
    signal reg_file_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_2_ce0 : STD_LOGIC;
    signal reg_file_2_we0 : STD_LOGIC;
    signal reg_file_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_2_ce1 : STD_LOGIC;
    signal reg_file_2_we1 : STD_LOGIC;
    signal reg_file_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_3_ce0 : STD_LOGIC;
    signal reg_file_3_we0 : STD_LOGIC;
    signal reg_file_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_3_ce1 : STD_LOGIC;
    signal reg_file_3_we1 : STD_LOGIC;
    signal reg_file_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_4_ce0 : STD_LOGIC;
    signal reg_file_4_we0 : STD_LOGIC;
    signal reg_file_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_4_ce1 : STD_LOGIC;
    signal reg_file_4_we1 : STD_LOGIC;
    signal reg_file_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_5_ce0 : STD_LOGIC;
    signal reg_file_5_we0 : STD_LOGIC;
    signal reg_file_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_5_ce1 : STD_LOGIC;
    signal reg_file_5_we1 : STD_LOGIC;
    signal reg_file_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_6_ce0 : STD_LOGIC;
    signal reg_file_6_we0 : STD_LOGIC;
    signal reg_file_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_6_ce1 : STD_LOGIC;
    signal reg_file_6_we1 : STD_LOGIC;
    signal reg_file_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_7_ce0 : STD_LOGIC;
    signal reg_file_7_we0 : STD_LOGIC;
    signal reg_file_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_7_ce1 : STD_LOGIC;
    signal reg_file_7_we1 : STD_LOGIC;
    signal reg_file_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_8_ce0 : STD_LOGIC;
    signal reg_file_8_we0 : STD_LOGIC;
    signal reg_file_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_8_ce1 : STD_LOGIC;
    signal reg_file_8_we1 : STD_LOGIC;
    signal reg_file_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_9_ce0 : STD_LOGIC;
    signal reg_file_9_we0 : STD_LOGIC;
    signal reg_file_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_9_ce1 : STD_LOGIC;
    signal reg_file_9_we1 : STD_LOGIC;
    signal reg_file_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_9_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_10_ce0 : STD_LOGIC;
    signal reg_file_10_we0 : STD_LOGIC;
    signal reg_file_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_10_ce1 : STD_LOGIC;
    signal reg_file_10_we1 : STD_LOGIC;
    signal reg_file_10_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_11_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_11_ce0 : STD_LOGIC;
    signal reg_file_11_we0 : STD_LOGIC;
    signal reg_file_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_11_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_11_ce1 : STD_LOGIC;
    signal reg_file_11_we1 : STD_LOGIC;
    signal reg_file_11_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_12_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_12_ce0 : STD_LOGIC;
    signal reg_file_12_we0 : STD_LOGIC;
    signal reg_file_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_12_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_12_ce1 : STD_LOGIC;
    signal reg_file_12_we1 : STD_LOGIC;
    signal reg_file_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_12_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_13_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_13_ce0 : STD_LOGIC;
    signal reg_file_13_we0 : STD_LOGIC;
    signal reg_file_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_13_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_13_ce1 : STD_LOGIC;
    signal reg_file_13_we1 : STD_LOGIC;
    signal reg_file_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_13_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_14_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_14_ce0 : STD_LOGIC;
    signal reg_file_14_we0 : STD_LOGIC;
    signal reg_file_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_14_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_14_ce1 : STD_LOGIC;
    signal reg_file_14_we1 : STD_LOGIC;
    signal reg_file_14_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_15_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_15_ce0 : STD_LOGIC;
    signal reg_file_15_we0 : STD_LOGIC;
    signal reg_file_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_15_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_15_ce1 : STD_LOGIC;
    signal reg_file_15_we1 : STD_LOGIC;
    signal reg_file_15_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_16_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_16_ce0 : STD_LOGIC;
    signal reg_file_16_we0 : STD_LOGIC;
    signal reg_file_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_16_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_16_ce1 : STD_LOGIC;
    signal reg_file_16_we1 : STD_LOGIC;
    signal reg_file_16_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_17_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_17_ce0 : STD_LOGIC;
    signal reg_file_17_we0 : STD_LOGIC;
    signal reg_file_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_17_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_17_ce1 : STD_LOGIC;
    signal reg_file_17_we1 : STD_LOGIC;
    signal reg_file_17_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_18_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_18_ce0 : STD_LOGIC;
    signal reg_file_18_we0 : STD_LOGIC;
    signal reg_file_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_18_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_18_ce1 : STD_LOGIC;
    signal reg_file_18_we1 : STD_LOGIC;
    signal reg_file_18_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_19_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_19_ce0 : STD_LOGIC;
    signal reg_file_19_we0 : STD_LOGIC;
    signal reg_file_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_19_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_19_ce1 : STD_LOGIC;
    signal reg_file_19_we1 : STD_LOGIC;
    signal reg_file_19_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_20_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_20_ce0 : STD_LOGIC;
    signal reg_file_20_we0 : STD_LOGIC;
    signal reg_file_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_20_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_20_ce1 : STD_LOGIC;
    signal reg_file_20_we1 : STD_LOGIC;
    signal reg_file_20_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_21_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_21_ce0 : STD_LOGIC;
    signal reg_file_21_we0 : STD_LOGIC;
    signal reg_file_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_21_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_21_ce1 : STD_LOGIC;
    signal reg_file_21_we1 : STD_LOGIC;
    signal reg_file_21_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_22_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_22_ce0 : STD_LOGIC;
    signal reg_file_22_we0 : STD_LOGIC;
    signal reg_file_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_22_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_22_ce1 : STD_LOGIC;
    signal reg_file_22_we1 : STD_LOGIC;
    signal reg_file_22_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_23_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_23_ce0 : STD_LOGIC;
    signal reg_file_23_we0 : STD_LOGIC;
    signal reg_file_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_23_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_23_ce1 : STD_LOGIC;
    signal reg_file_23_we1 : STD_LOGIC;
    signal reg_file_23_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_24_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_24_ce0 : STD_LOGIC;
    signal reg_file_24_we0 : STD_LOGIC;
    signal reg_file_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_24_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_24_ce1 : STD_LOGIC;
    signal reg_file_24_we1 : STD_LOGIC;
    signal reg_file_24_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_25_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_25_ce0 : STD_LOGIC;
    signal reg_file_25_we0 : STD_LOGIC;
    signal reg_file_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_25_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_25_ce1 : STD_LOGIC;
    signal reg_file_25_we1 : STD_LOGIC;
    signal reg_file_25_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_26_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_26_ce0 : STD_LOGIC;
    signal reg_file_26_we0 : STD_LOGIC;
    signal reg_file_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_26_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_26_ce1 : STD_LOGIC;
    signal reg_file_26_we1 : STD_LOGIC;
    signal reg_file_26_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_27_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_27_ce0 : STD_LOGIC;
    signal reg_file_27_we0 : STD_LOGIC;
    signal reg_file_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_27_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_27_ce1 : STD_LOGIC;
    signal reg_file_27_we1 : STD_LOGIC;
    signal reg_file_27_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_28_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_28_ce0 : STD_LOGIC;
    signal reg_file_28_we0 : STD_LOGIC;
    signal reg_file_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_28_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_28_ce1 : STD_LOGIC;
    signal reg_file_28_we1 : STD_LOGIC;
    signal reg_file_28_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_29_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_29_ce0 : STD_LOGIC;
    signal reg_file_29_we0 : STD_LOGIC;
    signal reg_file_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_29_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_29_ce1 : STD_LOGIC;
    signal reg_file_29_we1 : STD_LOGIC;
    signal reg_file_29_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_30_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_30_ce0 : STD_LOGIC;
    signal reg_file_30_we0 : STD_LOGIC;
    signal reg_file_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_30_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_30_ce1 : STD_LOGIC;
    signal reg_file_30_we1 : STD_LOGIC;
    signal reg_file_30_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_31_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_31_ce0 : STD_LOGIC;
    signal reg_file_31_we0 : STD_LOGIC;
    signal reg_file_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_31_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_31_ce1 : STD_LOGIC;
    signal reg_file_31_we1 : STD_LOGIC;
    signal reg_file_31_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_ap_start : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_ap_done : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_ap_idle : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_ap_ready : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_data_in_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_recv_data_burst_fu_221_data_in_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_0_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_1_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_2_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_2_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_3_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_3_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_4_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_4_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_5_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_6_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_6_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_7_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_7_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_8_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_8_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_9_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_9_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_10_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_10_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_11_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_11_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_12_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_12_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_13_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_13_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_14_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_14_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_221_reg_file_15_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_reg_file_15_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_ap_start : STD_LOGIC;
    signal grp_compute_fu_291_ap_done : STD_LOGIC;
    signal grp_compute_fu_291_ap_idle : STD_LOGIC;
    signal grp_compute_fu_291_ap_ready : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_0_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_1_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_2_0_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_2_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_2_0_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_2_1_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_2_1_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_4_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_0_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_4_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_4_0_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_0_we1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_4_1_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_1_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_4_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_4_1_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_1_we1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_4_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_5_0_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_5_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_5_1_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_5_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_6_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_0_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_6_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_6_0_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_0_we1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_6_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_6_1_ce0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_1_we0 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_291_reg_file_6_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_291_reg_file_6_1_ce1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_1_we1 : STD_LOGIC;
    signal grp_compute_fu_291_reg_file_6_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_send_data_burst_fu_305_ap_start : STD_LOGIC;
    signal grp_send_data_burst_fu_305_ap_done : STD_LOGIC;
    signal grp_send_data_burst_fu_305_ap_idle : STD_LOGIC;
    signal grp_send_data_burst_fu_305_ap_ready : STD_LOGIC;
    signal grp_send_data_burst_fu_305_data_out_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_send_data_burst_fu_305_data_out_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_data_out_we0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_data_out_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_0_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_0_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_0_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_0_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_0_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_0_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_1_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_1_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_1_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_1_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_1_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_1_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_2_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_2_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_3_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_3_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_3_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_3_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_3_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_3_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_3_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_3_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_4_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_4_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_4_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_4_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_4_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_4_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_6_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_6_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_6_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_6_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_6_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_6_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_6_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_6_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_7_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_7_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_7_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_7_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_7_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_7_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_7_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_7_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_8_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_8_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_8_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_8_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_8_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_8_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_8_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_8_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_9_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_9_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_9_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_9_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_9_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_9_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_9_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_9_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_10_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_10_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_10_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_10_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_10_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_10_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_10_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_10_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_11_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_11_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_11_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_11_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_11_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_11_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_11_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_11_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_12_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_12_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_12_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_12_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_12_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_12_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_12_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_12_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_13_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_13_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_13_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_13_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_13_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_13_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_13_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_13_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_14_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_14_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_14_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_14_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_14_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_14_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_14_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_14_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_15_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_15_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_15_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_15_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_15_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_15_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_305_reg_file_15_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_305_reg_file_15_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_fu_291_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_send_data_burst_fu_305_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_state8 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component corr_accel_recv_data_burst IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_in_ce0 : OUT STD_LOGIC;
        data_in_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce0 : OUT STD_LOGIC;
        reg_file_0_0_we0 : OUT STD_LOGIC;
        reg_file_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce1 : OUT STD_LOGIC;
        reg_file_0_0_we1 : OUT STD_LOGIC;
        reg_file_0_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce0 : OUT STD_LOGIC;
        reg_file_0_1_we0 : OUT STD_LOGIC;
        reg_file_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce1 : OUT STD_LOGIC;
        reg_file_0_1_we1 : OUT STD_LOGIC;
        reg_file_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce0 : OUT STD_LOGIC;
        reg_file_1_0_we0 : OUT STD_LOGIC;
        reg_file_1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce1 : OUT STD_LOGIC;
        reg_file_1_0_we1 : OUT STD_LOGIC;
        reg_file_1_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce0 : OUT STD_LOGIC;
        reg_file_1_1_we0 : OUT STD_LOGIC;
        reg_file_1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce1 : OUT STD_LOGIC;
        reg_file_1_1_we1 : OUT STD_LOGIC;
        reg_file_1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_we0 : OUT STD_LOGIC;
        reg_file_2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce1 : OUT STD_LOGIC;
        reg_file_2_0_we1 : OUT STD_LOGIC;
        reg_file_2_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_we0 : OUT STD_LOGIC;
        reg_file_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce1 : OUT STD_LOGIC;
        reg_file_2_1_we1 : OUT STD_LOGIC;
        reg_file_2_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce0 : OUT STD_LOGIC;
        reg_file_3_0_we0 : OUT STD_LOGIC;
        reg_file_3_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce1 : OUT STD_LOGIC;
        reg_file_3_0_we1 : OUT STD_LOGIC;
        reg_file_3_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce0 : OUT STD_LOGIC;
        reg_file_3_1_we0 : OUT STD_LOGIC;
        reg_file_3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce1 : OUT STD_LOGIC;
        reg_file_3_1_we1 : OUT STD_LOGIC;
        reg_file_3_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce0 : OUT STD_LOGIC;
        reg_file_4_0_we0 : OUT STD_LOGIC;
        reg_file_4_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce1 : OUT STD_LOGIC;
        reg_file_4_0_we1 : OUT STD_LOGIC;
        reg_file_4_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce0 : OUT STD_LOGIC;
        reg_file_4_1_we0 : OUT STD_LOGIC;
        reg_file_4_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce1 : OUT STD_LOGIC;
        reg_file_4_1_we1 : OUT STD_LOGIC;
        reg_file_4_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_we0 : OUT STD_LOGIC;
        reg_file_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_we1 : OUT STD_LOGIC;
        reg_file_5_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_we0 : OUT STD_LOGIC;
        reg_file_5_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_we1 : OUT STD_LOGIC;
        reg_file_5_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce0 : OUT STD_LOGIC;
        reg_file_6_0_we0 : OUT STD_LOGIC;
        reg_file_6_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce1 : OUT STD_LOGIC;
        reg_file_6_0_we1 : OUT STD_LOGIC;
        reg_file_6_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce0 : OUT STD_LOGIC;
        reg_file_6_1_we0 : OUT STD_LOGIC;
        reg_file_6_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce1 : OUT STD_LOGIC;
        reg_file_6_1_we1 : OUT STD_LOGIC;
        reg_file_6_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce0 : OUT STD_LOGIC;
        reg_file_7_0_we0 : OUT STD_LOGIC;
        reg_file_7_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce1 : OUT STD_LOGIC;
        reg_file_7_0_we1 : OUT STD_LOGIC;
        reg_file_7_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce0 : OUT STD_LOGIC;
        reg_file_7_1_we0 : OUT STD_LOGIC;
        reg_file_7_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce1 : OUT STD_LOGIC;
        reg_file_7_1_we1 : OUT STD_LOGIC;
        reg_file_7_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_0_ce0 : OUT STD_LOGIC;
        reg_file_8_0_we0 : OUT STD_LOGIC;
        reg_file_8_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_0_ce1 : OUT STD_LOGIC;
        reg_file_8_0_we1 : OUT STD_LOGIC;
        reg_file_8_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_1_ce0 : OUT STD_LOGIC;
        reg_file_8_1_we0 : OUT STD_LOGIC;
        reg_file_8_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_1_ce1 : OUT STD_LOGIC;
        reg_file_8_1_we1 : OUT STD_LOGIC;
        reg_file_8_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_0_ce0 : OUT STD_LOGIC;
        reg_file_9_0_we0 : OUT STD_LOGIC;
        reg_file_9_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_0_ce1 : OUT STD_LOGIC;
        reg_file_9_0_we1 : OUT STD_LOGIC;
        reg_file_9_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_1_ce0 : OUT STD_LOGIC;
        reg_file_9_1_we0 : OUT STD_LOGIC;
        reg_file_9_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_1_ce1 : OUT STD_LOGIC;
        reg_file_9_1_we1 : OUT STD_LOGIC;
        reg_file_9_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_0_ce0 : OUT STD_LOGIC;
        reg_file_10_0_we0 : OUT STD_LOGIC;
        reg_file_10_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_0_ce1 : OUT STD_LOGIC;
        reg_file_10_0_we1 : OUT STD_LOGIC;
        reg_file_10_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_1_ce0 : OUT STD_LOGIC;
        reg_file_10_1_we0 : OUT STD_LOGIC;
        reg_file_10_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_1_ce1 : OUT STD_LOGIC;
        reg_file_10_1_we1 : OUT STD_LOGIC;
        reg_file_10_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_0_ce0 : OUT STD_LOGIC;
        reg_file_11_0_we0 : OUT STD_LOGIC;
        reg_file_11_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_0_ce1 : OUT STD_LOGIC;
        reg_file_11_0_we1 : OUT STD_LOGIC;
        reg_file_11_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_1_ce0 : OUT STD_LOGIC;
        reg_file_11_1_we0 : OUT STD_LOGIC;
        reg_file_11_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_1_ce1 : OUT STD_LOGIC;
        reg_file_11_1_we1 : OUT STD_LOGIC;
        reg_file_11_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_0_ce0 : OUT STD_LOGIC;
        reg_file_12_0_we0 : OUT STD_LOGIC;
        reg_file_12_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_0_ce1 : OUT STD_LOGIC;
        reg_file_12_0_we1 : OUT STD_LOGIC;
        reg_file_12_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_1_ce0 : OUT STD_LOGIC;
        reg_file_12_1_we0 : OUT STD_LOGIC;
        reg_file_12_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_1_ce1 : OUT STD_LOGIC;
        reg_file_12_1_we1 : OUT STD_LOGIC;
        reg_file_12_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_0_ce0 : OUT STD_LOGIC;
        reg_file_13_0_we0 : OUT STD_LOGIC;
        reg_file_13_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_0_ce1 : OUT STD_LOGIC;
        reg_file_13_0_we1 : OUT STD_LOGIC;
        reg_file_13_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_1_ce0 : OUT STD_LOGIC;
        reg_file_13_1_we0 : OUT STD_LOGIC;
        reg_file_13_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_1_ce1 : OUT STD_LOGIC;
        reg_file_13_1_we1 : OUT STD_LOGIC;
        reg_file_13_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_0_ce0 : OUT STD_LOGIC;
        reg_file_14_0_we0 : OUT STD_LOGIC;
        reg_file_14_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_0_ce1 : OUT STD_LOGIC;
        reg_file_14_0_we1 : OUT STD_LOGIC;
        reg_file_14_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_1_ce0 : OUT STD_LOGIC;
        reg_file_14_1_we0 : OUT STD_LOGIC;
        reg_file_14_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_1_ce1 : OUT STD_LOGIC;
        reg_file_14_1_we1 : OUT STD_LOGIC;
        reg_file_14_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_0_ce0 : OUT STD_LOGIC;
        reg_file_15_0_we0 : OUT STD_LOGIC;
        reg_file_15_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_0_ce1 : OUT STD_LOGIC;
        reg_file_15_0_we1 : OUT STD_LOGIC;
        reg_file_15_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_1_ce0 : OUT STD_LOGIC;
        reg_file_15_1_we0 : OUT STD_LOGIC;
        reg_file_15_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_1_ce1 : OUT STD_LOGIC;
        reg_file_15_1_we1 : OUT STD_LOGIC;
        reg_file_15_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_compute IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce0 : OUT STD_LOGIC;
        reg_file_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce0 : OUT STD_LOGIC;
        reg_file_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_we0 : OUT STD_LOGIC;
        reg_file_2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce1 : OUT STD_LOGIC;
        reg_file_2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_we0 : OUT STD_LOGIC;
        reg_file_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce1 : OUT STD_LOGIC;
        reg_file_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce0 : OUT STD_LOGIC;
        reg_file_4_0_we0 : OUT STD_LOGIC;
        reg_file_4_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce1 : OUT STD_LOGIC;
        reg_file_4_0_we1 : OUT STD_LOGIC;
        reg_file_4_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce0 : OUT STD_LOGIC;
        reg_file_4_1_we0 : OUT STD_LOGIC;
        reg_file_4_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce1 : OUT STD_LOGIC;
        reg_file_4_1_we1 : OUT STD_LOGIC;
        reg_file_4_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_we0 : OUT STD_LOGIC;
        reg_file_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_we0 : OUT STD_LOGIC;
        reg_file_5_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce0 : OUT STD_LOGIC;
        reg_file_6_0_we0 : OUT STD_LOGIC;
        reg_file_6_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce1 : OUT STD_LOGIC;
        reg_file_6_0_we1 : OUT STD_LOGIC;
        reg_file_6_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce0 : OUT STD_LOGIC;
        reg_file_6_1_we0 : OUT STD_LOGIC;
        reg_file_6_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce1 : OUT STD_LOGIC;
        reg_file_6_1_we1 : OUT STD_LOGIC;
        reg_file_6_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_send_data_burst IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_out_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_out_ce0 : OUT STD_LOGIC;
        data_out_we0 : OUT STD_LOGIC;
        data_out_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce0 : OUT STD_LOGIC;
        reg_file_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce1 : OUT STD_LOGIC;
        reg_file_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce0 : OUT STD_LOGIC;
        reg_file_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce1 : OUT STD_LOGIC;
        reg_file_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce0 : OUT STD_LOGIC;
        reg_file_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce1 : OUT STD_LOGIC;
        reg_file_1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce0 : OUT STD_LOGIC;
        reg_file_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce1 : OUT STD_LOGIC;
        reg_file_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce1 : OUT STD_LOGIC;
        reg_file_2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce1 : OUT STD_LOGIC;
        reg_file_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce0 : OUT STD_LOGIC;
        reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce1 : OUT STD_LOGIC;
        reg_file_3_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce0 : OUT STD_LOGIC;
        reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce1 : OUT STD_LOGIC;
        reg_file_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce0 : OUT STD_LOGIC;
        reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce1 : OUT STD_LOGIC;
        reg_file_4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce0 : OUT STD_LOGIC;
        reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce1 : OUT STD_LOGIC;
        reg_file_4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce0 : OUT STD_LOGIC;
        reg_file_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce1 : OUT STD_LOGIC;
        reg_file_6_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce0 : OUT STD_LOGIC;
        reg_file_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce1 : OUT STD_LOGIC;
        reg_file_6_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce0 : OUT STD_LOGIC;
        reg_file_7_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce1 : OUT STD_LOGIC;
        reg_file_7_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce0 : OUT STD_LOGIC;
        reg_file_7_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce1 : OUT STD_LOGIC;
        reg_file_7_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_0_ce0 : OUT STD_LOGIC;
        reg_file_8_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_0_ce1 : OUT STD_LOGIC;
        reg_file_8_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_1_ce0 : OUT STD_LOGIC;
        reg_file_8_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_8_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_8_1_ce1 : OUT STD_LOGIC;
        reg_file_8_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_0_ce0 : OUT STD_LOGIC;
        reg_file_9_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_0_ce1 : OUT STD_LOGIC;
        reg_file_9_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_1_ce0 : OUT STD_LOGIC;
        reg_file_9_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_9_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_9_1_ce1 : OUT STD_LOGIC;
        reg_file_9_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_0_ce0 : OUT STD_LOGIC;
        reg_file_10_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_0_ce1 : OUT STD_LOGIC;
        reg_file_10_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_1_ce0 : OUT STD_LOGIC;
        reg_file_10_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_10_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_10_1_ce1 : OUT STD_LOGIC;
        reg_file_10_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_0_ce0 : OUT STD_LOGIC;
        reg_file_11_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_0_ce1 : OUT STD_LOGIC;
        reg_file_11_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_1_ce0 : OUT STD_LOGIC;
        reg_file_11_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_11_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_11_1_ce1 : OUT STD_LOGIC;
        reg_file_11_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_0_ce0 : OUT STD_LOGIC;
        reg_file_12_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_0_ce1 : OUT STD_LOGIC;
        reg_file_12_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_1_ce0 : OUT STD_LOGIC;
        reg_file_12_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_12_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_12_1_ce1 : OUT STD_LOGIC;
        reg_file_12_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_0_ce0 : OUT STD_LOGIC;
        reg_file_13_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_0_ce1 : OUT STD_LOGIC;
        reg_file_13_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_1_ce0 : OUT STD_LOGIC;
        reg_file_13_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_13_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_13_1_ce1 : OUT STD_LOGIC;
        reg_file_13_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_0_ce0 : OUT STD_LOGIC;
        reg_file_14_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_0_ce1 : OUT STD_LOGIC;
        reg_file_14_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_1_ce0 : OUT STD_LOGIC;
        reg_file_14_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_14_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_14_1_ce1 : OUT STD_LOGIC;
        reg_file_14_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_0_ce0 : OUT STD_LOGIC;
        reg_file_15_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_0_ce1 : OUT STD_LOGIC;
        reg_file_15_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_1_ce0 : OUT STD_LOGIC;
        reg_file_15_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_15_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_15_1_ce1 : OUT STD_LOGIC;
        reg_file_15_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_reg_file_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        start_time : IN STD_LOGIC_VECTOR (63 downto 0);
        end_time : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    reg_file_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_address0,
        ce0 => reg_file_ce0,
        we0 => reg_file_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_0_0_d0,
        q0 => reg_file_q0,
        address1 => reg_file_address1,
        ce1 => reg_file_ce1,
        we1 => reg_file_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_0_0_d1,
        q1 => reg_file_q1);

    reg_file_1_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_1_address0,
        ce0 => reg_file_1_ce0,
        we0 => reg_file_1_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_0_1_d0,
        q0 => reg_file_1_q0,
        address1 => reg_file_1_address1,
        ce1 => reg_file_1_ce1,
        we1 => reg_file_1_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_0_1_d1,
        q1 => reg_file_1_q1);

    reg_file_2_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_2_address0,
        ce0 => reg_file_2_ce0,
        we0 => reg_file_2_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_1_0_d0,
        q0 => reg_file_2_q0,
        address1 => reg_file_2_address1,
        ce1 => reg_file_2_ce1,
        we1 => reg_file_2_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_1_0_d1,
        q1 => reg_file_2_q1);

    reg_file_3_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_3_address0,
        ce0 => reg_file_3_ce0,
        we0 => reg_file_3_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_1_1_d0,
        q0 => reg_file_3_q0,
        address1 => reg_file_3_address1,
        ce1 => reg_file_3_ce1,
        we1 => reg_file_3_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_1_1_d1,
        q1 => reg_file_3_q1);

    reg_file_4_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_4_address0,
        ce0 => reg_file_4_ce0,
        we0 => reg_file_4_we0,
        d0 => reg_file_4_d0,
        q0 => reg_file_4_q0,
        address1 => reg_file_4_address1,
        ce1 => reg_file_4_ce1,
        we1 => reg_file_4_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_2_0_d1,
        q1 => reg_file_4_q1);

    reg_file_5_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_5_address0,
        ce0 => reg_file_5_ce0,
        we0 => reg_file_5_we0,
        d0 => reg_file_5_d0,
        q0 => reg_file_5_q0,
        address1 => reg_file_5_address1,
        ce1 => reg_file_5_ce1,
        we1 => reg_file_5_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_2_1_d1,
        q1 => reg_file_5_q1);

    reg_file_6_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_6_address0,
        ce0 => reg_file_6_ce0,
        we0 => reg_file_6_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_3_0_d0,
        q0 => reg_file_6_q0,
        address1 => reg_file_6_address1,
        ce1 => reg_file_6_ce1,
        we1 => reg_file_6_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_3_0_d1,
        q1 => reg_file_6_q1);

    reg_file_7_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_7_address0,
        ce0 => reg_file_7_ce0,
        we0 => reg_file_7_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_3_1_d0,
        q0 => reg_file_7_q0,
        address1 => reg_file_7_address1,
        ce1 => reg_file_7_ce1,
        we1 => reg_file_7_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_3_1_d1,
        q1 => reg_file_7_q1);

    reg_file_8_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_8_address0,
        ce0 => reg_file_8_ce0,
        we0 => reg_file_8_we0,
        d0 => reg_file_8_d0,
        q0 => reg_file_8_q0,
        address1 => reg_file_8_address1,
        ce1 => reg_file_8_ce1,
        we1 => reg_file_8_we1,
        d1 => reg_file_8_d1,
        q1 => reg_file_8_q1);

    reg_file_9_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_9_address0,
        ce0 => reg_file_9_ce0,
        we0 => reg_file_9_we0,
        d0 => reg_file_9_d0,
        q0 => reg_file_9_q0,
        address1 => reg_file_9_address1,
        ce1 => reg_file_9_ce1,
        we1 => reg_file_9_we1,
        d1 => reg_file_9_d1,
        q1 => reg_file_9_q1);

    reg_file_10_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_10_address0,
        ce0 => reg_file_10_ce0,
        we0 => reg_file_10_we0,
        d0 => reg_file_10_d0,
        q0 => reg_file_10_q0,
        address1 => reg_file_10_address1,
        ce1 => reg_file_10_ce1,
        we1 => reg_file_10_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_5_0_d1,
        q1 => reg_file_10_q1);

    reg_file_11_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_11_address0,
        ce0 => reg_file_11_ce0,
        we0 => reg_file_11_we0,
        d0 => reg_file_11_d0,
        q0 => reg_file_11_q0,
        address1 => reg_file_11_address1,
        ce1 => reg_file_11_ce1,
        we1 => reg_file_11_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_5_1_d1,
        q1 => reg_file_11_q1);

    reg_file_12_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_12_address0,
        ce0 => reg_file_12_ce0,
        we0 => reg_file_12_we0,
        d0 => reg_file_12_d0,
        q0 => reg_file_12_q0,
        address1 => reg_file_12_address1,
        ce1 => reg_file_12_ce1,
        we1 => reg_file_12_we1,
        d1 => reg_file_12_d1,
        q1 => reg_file_12_q1);

    reg_file_13_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_13_address0,
        ce0 => reg_file_13_ce0,
        we0 => reg_file_13_we0,
        d0 => reg_file_13_d0,
        q0 => reg_file_13_q0,
        address1 => reg_file_13_address1,
        ce1 => reg_file_13_ce1,
        we1 => reg_file_13_we1,
        d1 => reg_file_13_d1,
        q1 => reg_file_13_q1);

    reg_file_14_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_14_address0,
        ce0 => reg_file_14_ce0,
        we0 => reg_file_14_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_7_0_d0,
        q0 => reg_file_14_q0,
        address1 => reg_file_14_address1,
        ce1 => reg_file_14_ce1,
        we1 => reg_file_14_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_7_0_d1,
        q1 => reg_file_14_q1);

    reg_file_15_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_15_address0,
        ce0 => reg_file_15_ce0,
        we0 => reg_file_15_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_7_1_d0,
        q0 => reg_file_15_q0,
        address1 => reg_file_15_address1,
        ce1 => reg_file_15_ce1,
        we1 => reg_file_15_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_7_1_d1,
        q1 => reg_file_15_q1);

    reg_file_16_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_16_address0,
        ce0 => reg_file_16_ce0,
        we0 => reg_file_16_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_8_0_d0,
        q0 => reg_file_16_q0,
        address1 => reg_file_16_address1,
        ce1 => reg_file_16_ce1,
        we1 => reg_file_16_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_8_0_d1,
        q1 => reg_file_16_q1);

    reg_file_17_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_17_address0,
        ce0 => reg_file_17_ce0,
        we0 => reg_file_17_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_8_1_d0,
        q0 => reg_file_17_q0,
        address1 => reg_file_17_address1,
        ce1 => reg_file_17_ce1,
        we1 => reg_file_17_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_8_1_d1,
        q1 => reg_file_17_q1);

    reg_file_18_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_18_address0,
        ce0 => reg_file_18_ce0,
        we0 => reg_file_18_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_9_0_d0,
        q0 => reg_file_18_q0,
        address1 => reg_file_18_address1,
        ce1 => reg_file_18_ce1,
        we1 => reg_file_18_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_9_0_d1,
        q1 => reg_file_18_q1);

    reg_file_19_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_19_address0,
        ce0 => reg_file_19_ce0,
        we0 => reg_file_19_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_9_1_d0,
        q0 => reg_file_19_q0,
        address1 => reg_file_19_address1,
        ce1 => reg_file_19_ce1,
        we1 => reg_file_19_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_9_1_d1,
        q1 => reg_file_19_q1);

    reg_file_20_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_20_address0,
        ce0 => reg_file_20_ce0,
        we0 => reg_file_20_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_10_0_d0,
        q0 => reg_file_20_q0,
        address1 => reg_file_20_address1,
        ce1 => reg_file_20_ce1,
        we1 => reg_file_20_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_10_0_d1,
        q1 => reg_file_20_q1);

    reg_file_21_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_21_address0,
        ce0 => reg_file_21_ce0,
        we0 => reg_file_21_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_10_1_d0,
        q0 => reg_file_21_q0,
        address1 => reg_file_21_address1,
        ce1 => reg_file_21_ce1,
        we1 => reg_file_21_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_10_1_d1,
        q1 => reg_file_21_q1);

    reg_file_22_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_22_address0,
        ce0 => reg_file_22_ce0,
        we0 => reg_file_22_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_11_0_d0,
        q0 => reg_file_22_q0,
        address1 => reg_file_22_address1,
        ce1 => reg_file_22_ce1,
        we1 => reg_file_22_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_11_0_d1,
        q1 => reg_file_22_q1);

    reg_file_23_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_23_address0,
        ce0 => reg_file_23_ce0,
        we0 => reg_file_23_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_11_1_d0,
        q0 => reg_file_23_q0,
        address1 => reg_file_23_address1,
        ce1 => reg_file_23_ce1,
        we1 => reg_file_23_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_11_1_d1,
        q1 => reg_file_23_q1);

    reg_file_24_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_24_address0,
        ce0 => reg_file_24_ce0,
        we0 => reg_file_24_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_12_0_d0,
        q0 => reg_file_24_q0,
        address1 => reg_file_24_address1,
        ce1 => reg_file_24_ce1,
        we1 => reg_file_24_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_12_0_d1,
        q1 => reg_file_24_q1);

    reg_file_25_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_25_address0,
        ce0 => reg_file_25_ce0,
        we0 => reg_file_25_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_12_1_d0,
        q0 => reg_file_25_q0,
        address1 => reg_file_25_address1,
        ce1 => reg_file_25_ce1,
        we1 => reg_file_25_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_12_1_d1,
        q1 => reg_file_25_q1);

    reg_file_26_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_26_address0,
        ce0 => reg_file_26_ce0,
        we0 => reg_file_26_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_13_0_d0,
        q0 => reg_file_26_q0,
        address1 => reg_file_26_address1,
        ce1 => reg_file_26_ce1,
        we1 => reg_file_26_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_13_0_d1,
        q1 => reg_file_26_q1);

    reg_file_27_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_27_address0,
        ce0 => reg_file_27_ce0,
        we0 => reg_file_27_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_13_1_d0,
        q0 => reg_file_27_q0,
        address1 => reg_file_27_address1,
        ce1 => reg_file_27_ce1,
        we1 => reg_file_27_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_13_1_d1,
        q1 => reg_file_27_q1);

    reg_file_28_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_28_address0,
        ce0 => reg_file_28_ce0,
        we0 => reg_file_28_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_14_0_d0,
        q0 => reg_file_28_q0,
        address1 => reg_file_28_address1,
        ce1 => reg_file_28_ce1,
        we1 => reg_file_28_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_14_0_d1,
        q1 => reg_file_28_q1);

    reg_file_29_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_29_address0,
        ce0 => reg_file_29_ce0,
        we0 => reg_file_29_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_14_1_d0,
        q0 => reg_file_29_q0,
        address1 => reg_file_29_address1,
        ce1 => reg_file_29_ce1,
        we1 => reg_file_29_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_14_1_d1,
        q1 => reg_file_29_q1);

    reg_file_30_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_30_address0,
        ce0 => reg_file_30_ce0,
        we0 => reg_file_30_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_15_0_d0,
        q0 => reg_file_30_q0,
        address1 => reg_file_30_address1,
        ce1 => reg_file_30_ce1,
        we1 => reg_file_30_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_15_0_d1,
        q1 => reg_file_30_q1);

    reg_file_31_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_31_address0,
        ce0 => reg_file_31_ce0,
        we0 => reg_file_31_we0,
        d0 => grp_recv_data_burst_fu_221_reg_file_15_1_d0,
        q0 => reg_file_31_q0,
        address1 => reg_file_31_address1,
        ce1 => reg_file_31_ce1,
        we1 => reg_file_31_we1,
        d1 => grp_recv_data_burst_fu_221_reg_file_15_1_d1,
        q1 => reg_file_31_q1);

    grp_recv_data_burst_fu_221 : component corr_accel_recv_data_burst
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_recv_data_burst_fu_221_ap_start,
        ap_done => grp_recv_data_burst_fu_221_ap_done,
        ap_idle => grp_recv_data_burst_fu_221_ap_idle,
        ap_ready => grp_recv_data_burst_fu_221_ap_ready,
        data_in_address0 => grp_recv_data_burst_fu_221_data_in_address0,
        data_in_ce0 => grp_recv_data_burst_fu_221_data_in_ce0,
        data_in_q0 => data_in_q0,
        reg_file_0_0_address0 => grp_recv_data_burst_fu_221_reg_file_0_0_address0,
        reg_file_0_0_ce0 => grp_recv_data_burst_fu_221_reg_file_0_0_ce0,
        reg_file_0_0_we0 => grp_recv_data_burst_fu_221_reg_file_0_0_we0,
        reg_file_0_0_d0 => grp_recv_data_burst_fu_221_reg_file_0_0_d0,
        reg_file_0_0_address1 => grp_recv_data_burst_fu_221_reg_file_0_0_address1,
        reg_file_0_0_ce1 => grp_recv_data_burst_fu_221_reg_file_0_0_ce1,
        reg_file_0_0_we1 => grp_recv_data_burst_fu_221_reg_file_0_0_we1,
        reg_file_0_0_d1 => grp_recv_data_burst_fu_221_reg_file_0_0_d1,
        reg_file_0_1_address0 => grp_recv_data_burst_fu_221_reg_file_0_1_address0,
        reg_file_0_1_ce0 => grp_recv_data_burst_fu_221_reg_file_0_1_ce0,
        reg_file_0_1_we0 => grp_recv_data_burst_fu_221_reg_file_0_1_we0,
        reg_file_0_1_d0 => grp_recv_data_burst_fu_221_reg_file_0_1_d0,
        reg_file_0_1_address1 => grp_recv_data_burst_fu_221_reg_file_0_1_address1,
        reg_file_0_1_ce1 => grp_recv_data_burst_fu_221_reg_file_0_1_ce1,
        reg_file_0_1_we1 => grp_recv_data_burst_fu_221_reg_file_0_1_we1,
        reg_file_0_1_d1 => grp_recv_data_burst_fu_221_reg_file_0_1_d1,
        reg_file_1_0_address0 => grp_recv_data_burst_fu_221_reg_file_1_0_address0,
        reg_file_1_0_ce0 => grp_recv_data_burst_fu_221_reg_file_1_0_ce0,
        reg_file_1_0_we0 => grp_recv_data_burst_fu_221_reg_file_1_0_we0,
        reg_file_1_0_d0 => grp_recv_data_burst_fu_221_reg_file_1_0_d0,
        reg_file_1_0_address1 => grp_recv_data_burst_fu_221_reg_file_1_0_address1,
        reg_file_1_0_ce1 => grp_recv_data_burst_fu_221_reg_file_1_0_ce1,
        reg_file_1_0_we1 => grp_recv_data_burst_fu_221_reg_file_1_0_we1,
        reg_file_1_0_d1 => grp_recv_data_burst_fu_221_reg_file_1_0_d1,
        reg_file_1_1_address0 => grp_recv_data_burst_fu_221_reg_file_1_1_address0,
        reg_file_1_1_ce0 => grp_recv_data_burst_fu_221_reg_file_1_1_ce0,
        reg_file_1_1_we0 => grp_recv_data_burst_fu_221_reg_file_1_1_we0,
        reg_file_1_1_d0 => grp_recv_data_burst_fu_221_reg_file_1_1_d0,
        reg_file_1_1_address1 => grp_recv_data_burst_fu_221_reg_file_1_1_address1,
        reg_file_1_1_ce1 => grp_recv_data_burst_fu_221_reg_file_1_1_ce1,
        reg_file_1_1_we1 => grp_recv_data_burst_fu_221_reg_file_1_1_we1,
        reg_file_1_1_d1 => grp_recv_data_burst_fu_221_reg_file_1_1_d1,
        reg_file_2_0_address0 => grp_recv_data_burst_fu_221_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_recv_data_burst_fu_221_reg_file_2_0_ce0,
        reg_file_2_0_we0 => grp_recv_data_burst_fu_221_reg_file_2_0_we0,
        reg_file_2_0_d0 => grp_recv_data_burst_fu_221_reg_file_2_0_d0,
        reg_file_2_0_address1 => grp_recv_data_burst_fu_221_reg_file_2_0_address1,
        reg_file_2_0_ce1 => grp_recv_data_burst_fu_221_reg_file_2_0_ce1,
        reg_file_2_0_we1 => grp_recv_data_burst_fu_221_reg_file_2_0_we1,
        reg_file_2_0_d1 => grp_recv_data_burst_fu_221_reg_file_2_0_d1,
        reg_file_2_1_address0 => grp_recv_data_burst_fu_221_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_recv_data_burst_fu_221_reg_file_2_1_ce0,
        reg_file_2_1_we0 => grp_recv_data_burst_fu_221_reg_file_2_1_we0,
        reg_file_2_1_d0 => grp_recv_data_burst_fu_221_reg_file_2_1_d0,
        reg_file_2_1_address1 => grp_recv_data_burst_fu_221_reg_file_2_1_address1,
        reg_file_2_1_ce1 => grp_recv_data_burst_fu_221_reg_file_2_1_ce1,
        reg_file_2_1_we1 => grp_recv_data_burst_fu_221_reg_file_2_1_we1,
        reg_file_2_1_d1 => grp_recv_data_burst_fu_221_reg_file_2_1_d1,
        reg_file_3_0_address0 => grp_recv_data_burst_fu_221_reg_file_3_0_address0,
        reg_file_3_0_ce0 => grp_recv_data_burst_fu_221_reg_file_3_0_ce0,
        reg_file_3_0_we0 => grp_recv_data_burst_fu_221_reg_file_3_0_we0,
        reg_file_3_0_d0 => grp_recv_data_burst_fu_221_reg_file_3_0_d0,
        reg_file_3_0_address1 => grp_recv_data_burst_fu_221_reg_file_3_0_address1,
        reg_file_3_0_ce1 => grp_recv_data_burst_fu_221_reg_file_3_0_ce1,
        reg_file_3_0_we1 => grp_recv_data_burst_fu_221_reg_file_3_0_we1,
        reg_file_3_0_d1 => grp_recv_data_burst_fu_221_reg_file_3_0_d1,
        reg_file_3_1_address0 => grp_recv_data_burst_fu_221_reg_file_3_1_address0,
        reg_file_3_1_ce0 => grp_recv_data_burst_fu_221_reg_file_3_1_ce0,
        reg_file_3_1_we0 => grp_recv_data_burst_fu_221_reg_file_3_1_we0,
        reg_file_3_1_d0 => grp_recv_data_burst_fu_221_reg_file_3_1_d0,
        reg_file_3_1_address1 => grp_recv_data_burst_fu_221_reg_file_3_1_address1,
        reg_file_3_1_ce1 => grp_recv_data_burst_fu_221_reg_file_3_1_ce1,
        reg_file_3_1_we1 => grp_recv_data_burst_fu_221_reg_file_3_1_we1,
        reg_file_3_1_d1 => grp_recv_data_burst_fu_221_reg_file_3_1_d1,
        reg_file_4_0_address0 => grp_recv_data_burst_fu_221_reg_file_4_0_address0,
        reg_file_4_0_ce0 => grp_recv_data_burst_fu_221_reg_file_4_0_ce0,
        reg_file_4_0_we0 => grp_recv_data_burst_fu_221_reg_file_4_0_we0,
        reg_file_4_0_d0 => grp_recv_data_burst_fu_221_reg_file_4_0_d0,
        reg_file_4_0_address1 => grp_recv_data_burst_fu_221_reg_file_4_0_address1,
        reg_file_4_0_ce1 => grp_recv_data_burst_fu_221_reg_file_4_0_ce1,
        reg_file_4_0_we1 => grp_recv_data_burst_fu_221_reg_file_4_0_we1,
        reg_file_4_0_d1 => grp_recv_data_burst_fu_221_reg_file_4_0_d1,
        reg_file_4_1_address0 => grp_recv_data_burst_fu_221_reg_file_4_1_address0,
        reg_file_4_1_ce0 => grp_recv_data_burst_fu_221_reg_file_4_1_ce0,
        reg_file_4_1_we0 => grp_recv_data_burst_fu_221_reg_file_4_1_we0,
        reg_file_4_1_d0 => grp_recv_data_burst_fu_221_reg_file_4_1_d0,
        reg_file_4_1_address1 => grp_recv_data_burst_fu_221_reg_file_4_1_address1,
        reg_file_4_1_ce1 => grp_recv_data_burst_fu_221_reg_file_4_1_ce1,
        reg_file_4_1_we1 => grp_recv_data_burst_fu_221_reg_file_4_1_we1,
        reg_file_4_1_d1 => grp_recv_data_burst_fu_221_reg_file_4_1_d1,
        reg_file_5_0_address0 => grp_recv_data_burst_fu_221_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_recv_data_burst_fu_221_reg_file_5_0_ce0,
        reg_file_5_0_we0 => grp_recv_data_burst_fu_221_reg_file_5_0_we0,
        reg_file_5_0_d0 => grp_recv_data_burst_fu_221_reg_file_5_0_d0,
        reg_file_5_0_address1 => grp_recv_data_burst_fu_221_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_recv_data_burst_fu_221_reg_file_5_0_ce1,
        reg_file_5_0_we1 => grp_recv_data_burst_fu_221_reg_file_5_0_we1,
        reg_file_5_0_d1 => grp_recv_data_burst_fu_221_reg_file_5_0_d1,
        reg_file_5_1_address0 => grp_recv_data_burst_fu_221_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_recv_data_burst_fu_221_reg_file_5_1_ce0,
        reg_file_5_1_we0 => grp_recv_data_burst_fu_221_reg_file_5_1_we0,
        reg_file_5_1_d0 => grp_recv_data_burst_fu_221_reg_file_5_1_d0,
        reg_file_5_1_address1 => grp_recv_data_burst_fu_221_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_recv_data_burst_fu_221_reg_file_5_1_ce1,
        reg_file_5_1_we1 => grp_recv_data_burst_fu_221_reg_file_5_1_we1,
        reg_file_5_1_d1 => grp_recv_data_burst_fu_221_reg_file_5_1_d1,
        reg_file_6_0_address0 => grp_recv_data_burst_fu_221_reg_file_6_0_address0,
        reg_file_6_0_ce0 => grp_recv_data_burst_fu_221_reg_file_6_0_ce0,
        reg_file_6_0_we0 => grp_recv_data_burst_fu_221_reg_file_6_0_we0,
        reg_file_6_0_d0 => grp_recv_data_burst_fu_221_reg_file_6_0_d0,
        reg_file_6_0_address1 => grp_recv_data_burst_fu_221_reg_file_6_0_address1,
        reg_file_6_0_ce1 => grp_recv_data_burst_fu_221_reg_file_6_0_ce1,
        reg_file_6_0_we1 => grp_recv_data_burst_fu_221_reg_file_6_0_we1,
        reg_file_6_0_d1 => grp_recv_data_burst_fu_221_reg_file_6_0_d1,
        reg_file_6_1_address0 => grp_recv_data_burst_fu_221_reg_file_6_1_address0,
        reg_file_6_1_ce0 => grp_recv_data_burst_fu_221_reg_file_6_1_ce0,
        reg_file_6_1_we0 => grp_recv_data_burst_fu_221_reg_file_6_1_we0,
        reg_file_6_1_d0 => grp_recv_data_burst_fu_221_reg_file_6_1_d0,
        reg_file_6_1_address1 => grp_recv_data_burst_fu_221_reg_file_6_1_address1,
        reg_file_6_1_ce1 => grp_recv_data_burst_fu_221_reg_file_6_1_ce1,
        reg_file_6_1_we1 => grp_recv_data_burst_fu_221_reg_file_6_1_we1,
        reg_file_6_1_d1 => grp_recv_data_burst_fu_221_reg_file_6_1_d1,
        reg_file_7_0_address0 => grp_recv_data_burst_fu_221_reg_file_7_0_address0,
        reg_file_7_0_ce0 => grp_recv_data_burst_fu_221_reg_file_7_0_ce0,
        reg_file_7_0_we0 => grp_recv_data_burst_fu_221_reg_file_7_0_we0,
        reg_file_7_0_d0 => grp_recv_data_burst_fu_221_reg_file_7_0_d0,
        reg_file_7_0_address1 => grp_recv_data_burst_fu_221_reg_file_7_0_address1,
        reg_file_7_0_ce1 => grp_recv_data_burst_fu_221_reg_file_7_0_ce1,
        reg_file_7_0_we1 => grp_recv_data_burst_fu_221_reg_file_7_0_we1,
        reg_file_7_0_d1 => grp_recv_data_burst_fu_221_reg_file_7_0_d1,
        reg_file_7_1_address0 => grp_recv_data_burst_fu_221_reg_file_7_1_address0,
        reg_file_7_1_ce0 => grp_recv_data_burst_fu_221_reg_file_7_1_ce0,
        reg_file_7_1_we0 => grp_recv_data_burst_fu_221_reg_file_7_1_we0,
        reg_file_7_1_d0 => grp_recv_data_burst_fu_221_reg_file_7_1_d0,
        reg_file_7_1_address1 => grp_recv_data_burst_fu_221_reg_file_7_1_address1,
        reg_file_7_1_ce1 => grp_recv_data_burst_fu_221_reg_file_7_1_ce1,
        reg_file_7_1_we1 => grp_recv_data_burst_fu_221_reg_file_7_1_we1,
        reg_file_7_1_d1 => grp_recv_data_burst_fu_221_reg_file_7_1_d1,
        reg_file_8_0_address0 => grp_recv_data_burst_fu_221_reg_file_8_0_address0,
        reg_file_8_0_ce0 => grp_recv_data_burst_fu_221_reg_file_8_0_ce0,
        reg_file_8_0_we0 => grp_recv_data_burst_fu_221_reg_file_8_0_we0,
        reg_file_8_0_d0 => grp_recv_data_burst_fu_221_reg_file_8_0_d0,
        reg_file_8_0_address1 => grp_recv_data_burst_fu_221_reg_file_8_0_address1,
        reg_file_8_0_ce1 => grp_recv_data_burst_fu_221_reg_file_8_0_ce1,
        reg_file_8_0_we1 => grp_recv_data_burst_fu_221_reg_file_8_0_we1,
        reg_file_8_0_d1 => grp_recv_data_burst_fu_221_reg_file_8_0_d1,
        reg_file_8_1_address0 => grp_recv_data_burst_fu_221_reg_file_8_1_address0,
        reg_file_8_1_ce0 => grp_recv_data_burst_fu_221_reg_file_8_1_ce0,
        reg_file_8_1_we0 => grp_recv_data_burst_fu_221_reg_file_8_1_we0,
        reg_file_8_1_d0 => grp_recv_data_burst_fu_221_reg_file_8_1_d0,
        reg_file_8_1_address1 => grp_recv_data_burst_fu_221_reg_file_8_1_address1,
        reg_file_8_1_ce1 => grp_recv_data_burst_fu_221_reg_file_8_1_ce1,
        reg_file_8_1_we1 => grp_recv_data_burst_fu_221_reg_file_8_1_we1,
        reg_file_8_1_d1 => grp_recv_data_burst_fu_221_reg_file_8_1_d1,
        reg_file_9_0_address0 => grp_recv_data_burst_fu_221_reg_file_9_0_address0,
        reg_file_9_0_ce0 => grp_recv_data_burst_fu_221_reg_file_9_0_ce0,
        reg_file_9_0_we0 => grp_recv_data_burst_fu_221_reg_file_9_0_we0,
        reg_file_9_0_d0 => grp_recv_data_burst_fu_221_reg_file_9_0_d0,
        reg_file_9_0_address1 => grp_recv_data_burst_fu_221_reg_file_9_0_address1,
        reg_file_9_0_ce1 => grp_recv_data_burst_fu_221_reg_file_9_0_ce1,
        reg_file_9_0_we1 => grp_recv_data_burst_fu_221_reg_file_9_0_we1,
        reg_file_9_0_d1 => grp_recv_data_burst_fu_221_reg_file_9_0_d1,
        reg_file_9_1_address0 => grp_recv_data_burst_fu_221_reg_file_9_1_address0,
        reg_file_9_1_ce0 => grp_recv_data_burst_fu_221_reg_file_9_1_ce0,
        reg_file_9_1_we0 => grp_recv_data_burst_fu_221_reg_file_9_1_we0,
        reg_file_9_1_d0 => grp_recv_data_burst_fu_221_reg_file_9_1_d0,
        reg_file_9_1_address1 => grp_recv_data_burst_fu_221_reg_file_9_1_address1,
        reg_file_9_1_ce1 => grp_recv_data_burst_fu_221_reg_file_9_1_ce1,
        reg_file_9_1_we1 => grp_recv_data_burst_fu_221_reg_file_9_1_we1,
        reg_file_9_1_d1 => grp_recv_data_burst_fu_221_reg_file_9_1_d1,
        reg_file_10_0_address0 => grp_recv_data_burst_fu_221_reg_file_10_0_address0,
        reg_file_10_0_ce0 => grp_recv_data_burst_fu_221_reg_file_10_0_ce0,
        reg_file_10_0_we0 => grp_recv_data_burst_fu_221_reg_file_10_0_we0,
        reg_file_10_0_d0 => grp_recv_data_burst_fu_221_reg_file_10_0_d0,
        reg_file_10_0_address1 => grp_recv_data_burst_fu_221_reg_file_10_0_address1,
        reg_file_10_0_ce1 => grp_recv_data_burst_fu_221_reg_file_10_0_ce1,
        reg_file_10_0_we1 => grp_recv_data_burst_fu_221_reg_file_10_0_we1,
        reg_file_10_0_d1 => grp_recv_data_burst_fu_221_reg_file_10_0_d1,
        reg_file_10_1_address0 => grp_recv_data_burst_fu_221_reg_file_10_1_address0,
        reg_file_10_1_ce0 => grp_recv_data_burst_fu_221_reg_file_10_1_ce0,
        reg_file_10_1_we0 => grp_recv_data_burst_fu_221_reg_file_10_1_we0,
        reg_file_10_1_d0 => grp_recv_data_burst_fu_221_reg_file_10_1_d0,
        reg_file_10_1_address1 => grp_recv_data_burst_fu_221_reg_file_10_1_address1,
        reg_file_10_1_ce1 => grp_recv_data_burst_fu_221_reg_file_10_1_ce1,
        reg_file_10_1_we1 => grp_recv_data_burst_fu_221_reg_file_10_1_we1,
        reg_file_10_1_d1 => grp_recv_data_burst_fu_221_reg_file_10_1_d1,
        reg_file_11_0_address0 => grp_recv_data_burst_fu_221_reg_file_11_0_address0,
        reg_file_11_0_ce0 => grp_recv_data_burst_fu_221_reg_file_11_0_ce0,
        reg_file_11_0_we0 => grp_recv_data_burst_fu_221_reg_file_11_0_we0,
        reg_file_11_0_d0 => grp_recv_data_burst_fu_221_reg_file_11_0_d0,
        reg_file_11_0_address1 => grp_recv_data_burst_fu_221_reg_file_11_0_address1,
        reg_file_11_0_ce1 => grp_recv_data_burst_fu_221_reg_file_11_0_ce1,
        reg_file_11_0_we1 => grp_recv_data_burst_fu_221_reg_file_11_0_we1,
        reg_file_11_0_d1 => grp_recv_data_burst_fu_221_reg_file_11_0_d1,
        reg_file_11_1_address0 => grp_recv_data_burst_fu_221_reg_file_11_1_address0,
        reg_file_11_1_ce0 => grp_recv_data_burst_fu_221_reg_file_11_1_ce0,
        reg_file_11_1_we0 => grp_recv_data_burst_fu_221_reg_file_11_1_we0,
        reg_file_11_1_d0 => grp_recv_data_burst_fu_221_reg_file_11_1_d0,
        reg_file_11_1_address1 => grp_recv_data_burst_fu_221_reg_file_11_1_address1,
        reg_file_11_1_ce1 => grp_recv_data_burst_fu_221_reg_file_11_1_ce1,
        reg_file_11_1_we1 => grp_recv_data_burst_fu_221_reg_file_11_1_we1,
        reg_file_11_1_d1 => grp_recv_data_burst_fu_221_reg_file_11_1_d1,
        reg_file_12_0_address0 => grp_recv_data_burst_fu_221_reg_file_12_0_address0,
        reg_file_12_0_ce0 => grp_recv_data_burst_fu_221_reg_file_12_0_ce0,
        reg_file_12_0_we0 => grp_recv_data_burst_fu_221_reg_file_12_0_we0,
        reg_file_12_0_d0 => grp_recv_data_burst_fu_221_reg_file_12_0_d0,
        reg_file_12_0_address1 => grp_recv_data_burst_fu_221_reg_file_12_0_address1,
        reg_file_12_0_ce1 => grp_recv_data_burst_fu_221_reg_file_12_0_ce1,
        reg_file_12_0_we1 => grp_recv_data_burst_fu_221_reg_file_12_0_we1,
        reg_file_12_0_d1 => grp_recv_data_burst_fu_221_reg_file_12_0_d1,
        reg_file_12_1_address0 => grp_recv_data_burst_fu_221_reg_file_12_1_address0,
        reg_file_12_1_ce0 => grp_recv_data_burst_fu_221_reg_file_12_1_ce0,
        reg_file_12_1_we0 => grp_recv_data_burst_fu_221_reg_file_12_1_we0,
        reg_file_12_1_d0 => grp_recv_data_burst_fu_221_reg_file_12_1_d0,
        reg_file_12_1_address1 => grp_recv_data_burst_fu_221_reg_file_12_1_address1,
        reg_file_12_1_ce1 => grp_recv_data_burst_fu_221_reg_file_12_1_ce1,
        reg_file_12_1_we1 => grp_recv_data_burst_fu_221_reg_file_12_1_we1,
        reg_file_12_1_d1 => grp_recv_data_burst_fu_221_reg_file_12_1_d1,
        reg_file_13_0_address0 => grp_recv_data_burst_fu_221_reg_file_13_0_address0,
        reg_file_13_0_ce0 => grp_recv_data_burst_fu_221_reg_file_13_0_ce0,
        reg_file_13_0_we0 => grp_recv_data_burst_fu_221_reg_file_13_0_we0,
        reg_file_13_0_d0 => grp_recv_data_burst_fu_221_reg_file_13_0_d0,
        reg_file_13_0_address1 => grp_recv_data_burst_fu_221_reg_file_13_0_address1,
        reg_file_13_0_ce1 => grp_recv_data_burst_fu_221_reg_file_13_0_ce1,
        reg_file_13_0_we1 => grp_recv_data_burst_fu_221_reg_file_13_0_we1,
        reg_file_13_0_d1 => grp_recv_data_burst_fu_221_reg_file_13_0_d1,
        reg_file_13_1_address0 => grp_recv_data_burst_fu_221_reg_file_13_1_address0,
        reg_file_13_1_ce0 => grp_recv_data_burst_fu_221_reg_file_13_1_ce0,
        reg_file_13_1_we0 => grp_recv_data_burst_fu_221_reg_file_13_1_we0,
        reg_file_13_1_d0 => grp_recv_data_burst_fu_221_reg_file_13_1_d0,
        reg_file_13_1_address1 => grp_recv_data_burst_fu_221_reg_file_13_1_address1,
        reg_file_13_1_ce1 => grp_recv_data_burst_fu_221_reg_file_13_1_ce1,
        reg_file_13_1_we1 => grp_recv_data_burst_fu_221_reg_file_13_1_we1,
        reg_file_13_1_d1 => grp_recv_data_burst_fu_221_reg_file_13_1_d1,
        reg_file_14_0_address0 => grp_recv_data_burst_fu_221_reg_file_14_0_address0,
        reg_file_14_0_ce0 => grp_recv_data_burst_fu_221_reg_file_14_0_ce0,
        reg_file_14_0_we0 => grp_recv_data_burst_fu_221_reg_file_14_0_we0,
        reg_file_14_0_d0 => grp_recv_data_burst_fu_221_reg_file_14_0_d0,
        reg_file_14_0_address1 => grp_recv_data_burst_fu_221_reg_file_14_0_address1,
        reg_file_14_0_ce1 => grp_recv_data_burst_fu_221_reg_file_14_0_ce1,
        reg_file_14_0_we1 => grp_recv_data_burst_fu_221_reg_file_14_0_we1,
        reg_file_14_0_d1 => grp_recv_data_burst_fu_221_reg_file_14_0_d1,
        reg_file_14_1_address0 => grp_recv_data_burst_fu_221_reg_file_14_1_address0,
        reg_file_14_1_ce0 => grp_recv_data_burst_fu_221_reg_file_14_1_ce0,
        reg_file_14_1_we0 => grp_recv_data_burst_fu_221_reg_file_14_1_we0,
        reg_file_14_1_d0 => grp_recv_data_burst_fu_221_reg_file_14_1_d0,
        reg_file_14_1_address1 => grp_recv_data_burst_fu_221_reg_file_14_1_address1,
        reg_file_14_1_ce1 => grp_recv_data_burst_fu_221_reg_file_14_1_ce1,
        reg_file_14_1_we1 => grp_recv_data_burst_fu_221_reg_file_14_1_we1,
        reg_file_14_1_d1 => grp_recv_data_burst_fu_221_reg_file_14_1_d1,
        reg_file_15_0_address0 => grp_recv_data_burst_fu_221_reg_file_15_0_address0,
        reg_file_15_0_ce0 => grp_recv_data_burst_fu_221_reg_file_15_0_ce0,
        reg_file_15_0_we0 => grp_recv_data_burst_fu_221_reg_file_15_0_we0,
        reg_file_15_0_d0 => grp_recv_data_burst_fu_221_reg_file_15_0_d0,
        reg_file_15_0_address1 => grp_recv_data_burst_fu_221_reg_file_15_0_address1,
        reg_file_15_0_ce1 => grp_recv_data_burst_fu_221_reg_file_15_0_ce1,
        reg_file_15_0_we1 => grp_recv_data_burst_fu_221_reg_file_15_0_we1,
        reg_file_15_0_d1 => grp_recv_data_burst_fu_221_reg_file_15_0_d1,
        reg_file_15_1_address0 => grp_recv_data_burst_fu_221_reg_file_15_1_address0,
        reg_file_15_1_ce0 => grp_recv_data_burst_fu_221_reg_file_15_1_ce0,
        reg_file_15_1_we0 => grp_recv_data_burst_fu_221_reg_file_15_1_we0,
        reg_file_15_1_d0 => grp_recv_data_burst_fu_221_reg_file_15_1_d0,
        reg_file_15_1_address1 => grp_recv_data_burst_fu_221_reg_file_15_1_address1,
        reg_file_15_1_ce1 => grp_recv_data_burst_fu_221_reg_file_15_1_ce1,
        reg_file_15_1_we1 => grp_recv_data_burst_fu_221_reg_file_15_1_we1,
        reg_file_15_1_d1 => grp_recv_data_burst_fu_221_reg_file_15_1_d1);

    grp_compute_fu_291 : component corr_accel_compute
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_fu_291_ap_start,
        ap_done => grp_compute_fu_291_ap_done,
        ap_idle => grp_compute_fu_291_ap_idle,
        ap_ready => grp_compute_fu_291_ap_ready,
        reg_file_0_0_address0 => grp_compute_fu_291_reg_file_0_0_address0,
        reg_file_0_0_ce0 => grp_compute_fu_291_reg_file_0_0_ce0,
        reg_file_0_0_q0 => reg_file_q0,
        reg_file_1_0_address0 => grp_compute_fu_291_reg_file_1_0_address0,
        reg_file_1_0_ce0 => grp_compute_fu_291_reg_file_1_0_ce0,
        reg_file_1_0_q0 => reg_file_2_q0,
        reg_file_2_0_address0 => grp_compute_fu_291_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_compute_fu_291_reg_file_2_0_ce0,
        reg_file_2_0_we0 => grp_compute_fu_291_reg_file_2_0_we0,
        reg_file_2_0_d0 => grp_compute_fu_291_reg_file_2_0_d0,
        reg_file_2_0_q0 => reg_file_4_q0,
        reg_file_2_0_address1 => grp_compute_fu_291_reg_file_2_0_address1,
        reg_file_2_0_ce1 => grp_compute_fu_291_reg_file_2_0_ce1,
        reg_file_2_0_q1 => reg_file_4_q1,
        reg_file_2_1_address0 => grp_compute_fu_291_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_compute_fu_291_reg_file_2_1_ce0,
        reg_file_2_1_we0 => grp_compute_fu_291_reg_file_2_1_we0,
        reg_file_2_1_d0 => grp_compute_fu_291_reg_file_2_1_d0,
        reg_file_2_1_q0 => reg_file_5_q0,
        reg_file_2_1_address1 => grp_compute_fu_291_reg_file_2_1_address1,
        reg_file_2_1_ce1 => grp_compute_fu_291_reg_file_2_1_ce1,
        reg_file_2_1_q1 => reg_file_5_q1,
        reg_file_4_0_address0 => grp_compute_fu_291_reg_file_4_0_address0,
        reg_file_4_0_ce0 => grp_compute_fu_291_reg_file_4_0_ce0,
        reg_file_4_0_we0 => grp_compute_fu_291_reg_file_4_0_we0,
        reg_file_4_0_d0 => grp_compute_fu_291_reg_file_4_0_d0,
        reg_file_4_0_q0 => reg_file_8_q0,
        reg_file_4_0_address1 => grp_compute_fu_291_reg_file_4_0_address1,
        reg_file_4_0_ce1 => grp_compute_fu_291_reg_file_4_0_ce1,
        reg_file_4_0_we1 => grp_compute_fu_291_reg_file_4_0_we1,
        reg_file_4_0_d1 => grp_compute_fu_291_reg_file_4_0_d1,
        reg_file_4_0_q1 => reg_file_8_q1,
        reg_file_4_1_address0 => grp_compute_fu_291_reg_file_4_1_address0,
        reg_file_4_1_ce0 => grp_compute_fu_291_reg_file_4_1_ce0,
        reg_file_4_1_we0 => grp_compute_fu_291_reg_file_4_1_we0,
        reg_file_4_1_d0 => grp_compute_fu_291_reg_file_4_1_d0,
        reg_file_4_1_q0 => reg_file_9_q0,
        reg_file_4_1_address1 => grp_compute_fu_291_reg_file_4_1_address1,
        reg_file_4_1_ce1 => grp_compute_fu_291_reg_file_4_1_ce1,
        reg_file_4_1_we1 => grp_compute_fu_291_reg_file_4_1_we1,
        reg_file_4_1_d1 => grp_compute_fu_291_reg_file_4_1_d1,
        reg_file_4_1_q1 => reg_file_9_q1,
        reg_file_5_0_address0 => grp_compute_fu_291_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_compute_fu_291_reg_file_5_0_ce0,
        reg_file_5_0_we0 => grp_compute_fu_291_reg_file_5_0_we0,
        reg_file_5_0_d0 => grp_compute_fu_291_reg_file_5_0_d0,
        reg_file_5_0_q0 => reg_file_10_q0,
        reg_file_5_0_address1 => grp_compute_fu_291_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_compute_fu_291_reg_file_5_0_ce1,
        reg_file_5_0_q1 => reg_file_10_q1,
        reg_file_5_1_address0 => grp_compute_fu_291_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_compute_fu_291_reg_file_5_1_ce0,
        reg_file_5_1_we0 => grp_compute_fu_291_reg_file_5_1_we0,
        reg_file_5_1_d0 => grp_compute_fu_291_reg_file_5_1_d0,
        reg_file_5_1_q0 => reg_file_11_q0,
        reg_file_5_1_address1 => grp_compute_fu_291_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_compute_fu_291_reg_file_5_1_ce1,
        reg_file_5_1_q1 => reg_file_11_q1,
        reg_file_6_0_address0 => grp_compute_fu_291_reg_file_6_0_address0,
        reg_file_6_0_ce0 => grp_compute_fu_291_reg_file_6_0_ce0,
        reg_file_6_0_we0 => grp_compute_fu_291_reg_file_6_0_we0,
        reg_file_6_0_d0 => grp_compute_fu_291_reg_file_6_0_d0,
        reg_file_6_0_q0 => reg_file_12_q0,
        reg_file_6_0_address1 => grp_compute_fu_291_reg_file_6_0_address1,
        reg_file_6_0_ce1 => grp_compute_fu_291_reg_file_6_0_ce1,
        reg_file_6_0_we1 => grp_compute_fu_291_reg_file_6_0_we1,
        reg_file_6_0_d1 => grp_compute_fu_291_reg_file_6_0_d1,
        reg_file_6_1_address0 => grp_compute_fu_291_reg_file_6_1_address0,
        reg_file_6_1_ce0 => grp_compute_fu_291_reg_file_6_1_ce0,
        reg_file_6_1_we0 => grp_compute_fu_291_reg_file_6_1_we0,
        reg_file_6_1_d0 => grp_compute_fu_291_reg_file_6_1_d0,
        reg_file_6_1_q0 => reg_file_13_q0,
        reg_file_6_1_address1 => grp_compute_fu_291_reg_file_6_1_address1,
        reg_file_6_1_ce1 => grp_compute_fu_291_reg_file_6_1_ce1,
        reg_file_6_1_we1 => grp_compute_fu_291_reg_file_6_1_we1,
        reg_file_6_1_d1 => grp_compute_fu_291_reg_file_6_1_d1);

    grp_send_data_burst_fu_305 : component corr_accel_send_data_burst
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_send_data_burst_fu_305_ap_start,
        ap_done => grp_send_data_burst_fu_305_ap_done,
        ap_idle => grp_send_data_burst_fu_305_ap_idle,
        ap_ready => grp_send_data_burst_fu_305_ap_ready,
        data_out_address0 => grp_send_data_burst_fu_305_data_out_address0,
        data_out_ce0 => grp_send_data_burst_fu_305_data_out_ce0,
        data_out_we0 => grp_send_data_burst_fu_305_data_out_we0,
        data_out_d0 => grp_send_data_burst_fu_305_data_out_d0,
        reg_file_0_0_address0 => grp_send_data_burst_fu_305_reg_file_0_0_address0,
        reg_file_0_0_ce0 => grp_send_data_burst_fu_305_reg_file_0_0_ce0,
        reg_file_0_0_q0 => reg_file_q0,
        reg_file_0_0_address1 => grp_send_data_burst_fu_305_reg_file_0_0_address1,
        reg_file_0_0_ce1 => grp_send_data_burst_fu_305_reg_file_0_0_ce1,
        reg_file_0_0_q1 => reg_file_q1,
        reg_file_0_1_address0 => grp_send_data_burst_fu_305_reg_file_0_1_address0,
        reg_file_0_1_ce0 => grp_send_data_burst_fu_305_reg_file_0_1_ce0,
        reg_file_0_1_q0 => reg_file_1_q0,
        reg_file_0_1_address1 => grp_send_data_burst_fu_305_reg_file_0_1_address1,
        reg_file_0_1_ce1 => grp_send_data_burst_fu_305_reg_file_0_1_ce1,
        reg_file_0_1_q1 => reg_file_1_q1,
        reg_file_1_0_address0 => grp_send_data_burst_fu_305_reg_file_1_0_address0,
        reg_file_1_0_ce0 => grp_send_data_burst_fu_305_reg_file_1_0_ce0,
        reg_file_1_0_q0 => reg_file_2_q0,
        reg_file_1_0_address1 => grp_send_data_burst_fu_305_reg_file_1_0_address1,
        reg_file_1_0_ce1 => grp_send_data_burst_fu_305_reg_file_1_0_ce1,
        reg_file_1_0_q1 => reg_file_2_q1,
        reg_file_1_1_address0 => grp_send_data_burst_fu_305_reg_file_1_1_address0,
        reg_file_1_1_ce0 => grp_send_data_burst_fu_305_reg_file_1_1_ce0,
        reg_file_1_1_q0 => reg_file_3_q0,
        reg_file_1_1_address1 => grp_send_data_burst_fu_305_reg_file_1_1_address1,
        reg_file_1_1_ce1 => grp_send_data_burst_fu_305_reg_file_1_1_ce1,
        reg_file_1_1_q1 => reg_file_3_q1,
        reg_file_2_0_address0 => grp_send_data_burst_fu_305_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_send_data_burst_fu_305_reg_file_2_0_ce0,
        reg_file_2_0_q0 => reg_file_4_q0,
        reg_file_2_0_address1 => grp_send_data_burst_fu_305_reg_file_2_0_address1,
        reg_file_2_0_ce1 => grp_send_data_burst_fu_305_reg_file_2_0_ce1,
        reg_file_2_0_q1 => reg_file_4_q1,
        reg_file_2_1_address0 => grp_send_data_burst_fu_305_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_send_data_burst_fu_305_reg_file_2_1_ce0,
        reg_file_2_1_q0 => reg_file_5_q0,
        reg_file_2_1_address1 => grp_send_data_burst_fu_305_reg_file_2_1_address1,
        reg_file_2_1_ce1 => grp_send_data_burst_fu_305_reg_file_2_1_ce1,
        reg_file_2_1_q1 => reg_file_5_q1,
        reg_file_3_0_address0 => grp_send_data_burst_fu_305_reg_file_3_0_address0,
        reg_file_3_0_ce0 => grp_send_data_burst_fu_305_reg_file_3_0_ce0,
        reg_file_3_0_q0 => reg_file_6_q0,
        reg_file_3_0_address1 => grp_send_data_burst_fu_305_reg_file_3_0_address1,
        reg_file_3_0_ce1 => grp_send_data_burst_fu_305_reg_file_3_0_ce1,
        reg_file_3_0_q1 => reg_file_6_q1,
        reg_file_3_1_address0 => grp_send_data_burst_fu_305_reg_file_3_1_address0,
        reg_file_3_1_ce0 => grp_send_data_burst_fu_305_reg_file_3_1_ce0,
        reg_file_3_1_q0 => reg_file_7_q0,
        reg_file_3_1_address1 => grp_send_data_burst_fu_305_reg_file_3_1_address1,
        reg_file_3_1_ce1 => grp_send_data_burst_fu_305_reg_file_3_1_ce1,
        reg_file_3_1_q1 => reg_file_7_q1,
        reg_file_4_0_address0 => grp_send_data_burst_fu_305_reg_file_4_0_address0,
        reg_file_4_0_ce0 => grp_send_data_burst_fu_305_reg_file_4_0_ce0,
        reg_file_4_0_q0 => reg_file_8_q0,
        reg_file_4_0_address1 => grp_send_data_burst_fu_305_reg_file_4_0_address1,
        reg_file_4_0_ce1 => grp_send_data_burst_fu_305_reg_file_4_0_ce1,
        reg_file_4_0_q1 => reg_file_8_q1,
        reg_file_4_1_address0 => grp_send_data_burst_fu_305_reg_file_4_1_address0,
        reg_file_4_1_ce0 => grp_send_data_burst_fu_305_reg_file_4_1_ce0,
        reg_file_4_1_q0 => reg_file_9_q0,
        reg_file_4_1_address1 => grp_send_data_burst_fu_305_reg_file_4_1_address1,
        reg_file_4_1_ce1 => grp_send_data_burst_fu_305_reg_file_4_1_ce1,
        reg_file_4_1_q1 => reg_file_9_q1,
        reg_file_5_0_address0 => grp_send_data_burst_fu_305_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_send_data_burst_fu_305_reg_file_5_0_ce0,
        reg_file_5_0_q0 => reg_file_10_q0,
        reg_file_5_0_address1 => grp_send_data_burst_fu_305_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_send_data_burst_fu_305_reg_file_5_0_ce1,
        reg_file_5_0_q1 => reg_file_10_q1,
        reg_file_5_1_address0 => grp_send_data_burst_fu_305_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_send_data_burst_fu_305_reg_file_5_1_ce0,
        reg_file_5_1_q0 => reg_file_11_q0,
        reg_file_5_1_address1 => grp_send_data_burst_fu_305_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_send_data_burst_fu_305_reg_file_5_1_ce1,
        reg_file_5_1_q1 => reg_file_11_q1,
        reg_file_6_0_address0 => grp_send_data_burst_fu_305_reg_file_6_0_address0,
        reg_file_6_0_ce0 => grp_send_data_burst_fu_305_reg_file_6_0_ce0,
        reg_file_6_0_q0 => reg_file_12_q0,
        reg_file_6_0_address1 => grp_send_data_burst_fu_305_reg_file_6_0_address1,
        reg_file_6_0_ce1 => grp_send_data_burst_fu_305_reg_file_6_0_ce1,
        reg_file_6_0_q1 => reg_file_12_q1,
        reg_file_6_1_address0 => grp_send_data_burst_fu_305_reg_file_6_1_address0,
        reg_file_6_1_ce0 => grp_send_data_burst_fu_305_reg_file_6_1_ce0,
        reg_file_6_1_q0 => reg_file_13_q0,
        reg_file_6_1_address1 => grp_send_data_burst_fu_305_reg_file_6_1_address1,
        reg_file_6_1_ce1 => grp_send_data_burst_fu_305_reg_file_6_1_ce1,
        reg_file_6_1_q1 => reg_file_13_q1,
        reg_file_7_0_address0 => grp_send_data_burst_fu_305_reg_file_7_0_address0,
        reg_file_7_0_ce0 => grp_send_data_burst_fu_305_reg_file_7_0_ce0,
        reg_file_7_0_q0 => reg_file_14_q0,
        reg_file_7_0_address1 => grp_send_data_burst_fu_305_reg_file_7_0_address1,
        reg_file_7_0_ce1 => grp_send_data_burst_fu_305_reg_file_7_0_ce1,
        reg_file_7_0_q1 => reg_file_14_q1,
        reg_file_7_1_address0 => grp_send_data_burst_fu_305_reg_file_7_1_address0,
        reg_file_7_1_ce0 => grp_send_data_burst_fu_305_reg_file_7_1_ce0,
        reg_file_7_1_q0 => reg_file_15_q0,
        reg_file_7_1_address1 => grp_send_data_burst_fu_305_reg_file_7_1_address1,
        reg_file_7_1_ce1 => grp_send_data_burst_fu_305_reg_file_7_1_ce1,
        reg_file_7_1_q1 => reg_file_15_q1,
        reg_file_8_0_address0 => grp_send_data_burst_fu_305_reg_file_8_0_address0,
        reg_file_8_0_ce0 => grp_send_data_burst_fu_305_reg_file_8_0_ce0,
        reg_file_8_0_q0 => reg_file_16_q0,
        reg_file_8_0_address1 => grp_send_data_burst_fu_305_reg_file_8_0_address1,
        reg_file_8_0_ce1 => grp_send_data_burst_fu_305_reg_file_8_0_ce1,
        reg_file_8_0_q1 => reg_file_16_q1,
        reg_file_8_1_address0 => grp_send_data_burst_fu_305_reg_file_8_1_address0,
        reg_file_8_1_ce0 => grp_send_data_burst_fu_305_reg_file_8_1_ce0,
        reg_file_8_1_q0 => reg_file_17_q0,
        reg_file_8_1_address1 => grp_send_data_burst_fu_305_reg_file_8_1_address1,
        reg_file_8_1_ce1 => grp_send_data_burst_fu_305_reg_file_8_1_ce1,
        reg_file_8_1_q1 => reg_file_17_q1,
        reg_file_9_0_address0 => grp_send_data_burst_fu_305_reg_file_9_0_address0,
        reg_file_9_0_ce0 => grp_send_data_burst_fu_305_reg_file_9_0_ce0,
        reg_file_9_0_q0 => reg_file_18_q0,
        reg_file_9_0_address1 => grp_send_data_burst_fu_305_reg_file_9_0_address1,
        reg_file_9_0_ce1 => grp_send_data_burst_fu_305_reg_file_9_0_ce1,
        reg_file_9_0_q1 => reg_file_18_q1,
        reg_file_9_1_address0 => grp_send_data_burst_fu_305_reg_file_9_1_address0,
        reg_file_9_1_ce0 => grp_send_data_burst_fu_305_reg_file_9_1_ce0,
        reg_file_9_1_q0 => reg_file_19_q0,
        reg_file_9_1_address1 => grp_send_data_burst_fu_305_reg_file_9_1_address1,
        reg_file_9_1_ce1 => grp_send_data_burst_fu_305_reg_file_9_1_ce1,
        reg_file_9_1_q1 => reg_file_19_q1,
        reg_file_10_0_address0 => grp_send_data_burst_fu_305_reg_file_10_0_address0,
        reg_file_10_0_ce0 => grp_send_data_burst_fu_305_reg_file_10_0_ce0,
        reg_file_10_0_q0 => reg_file_20_q0,
        reg_file_10_0_address1 => grp_send_data_burst_fu_305_reg_file_10_0_address1,
        reg_file_10_0_ce1 => grp_send_data_burst_fu_305_reg_file_10_0_ce1,
        reg_file_10_0_q1 => reg_file_20_q1,
        reg_file_10_1_address0 => grp_send_data_burst_fu_305_reg_file_10_1_address0,
        reg_file_10_1_ce0 => grp_send_data_burst_fu_305_reg_file_10_1_ce0,
        reg_file_10_1_q0 => reg_file_21_q0,
        reg_file_10_1_address1 => grp_send_data_burst_fu_305_reg_file_10_1_address1,
        reg_file_10_1_ce1 => grp_send_data_burst_fu_305_reg_file_10_1_ce1,
        reg_file_10_1_q1 => reg_file_21_q1,
        reg_file_11_0_address0 => grp_send_data_burst_fu_305_reg_file_11_0_address0,
        reg_file_11_0_ce0 => grp_send_data_burst_fu_305_reg_file_11_0_ce0,
        reg_file_11_0_q0 => reg_file_22_q0,
        reg_file_11_0_address1 => grp_send_data_burst_fu_305_reg_file_11_0_address1,
        reg_file_11_0_ce1 => grp_send_data_burst_fu_305_reg_file_11_0_ce1,
        reg_file_11_0_q1 => reg_file_22_q1,
        reg_file_11_1_address0 => grp_send_data_burst_fu_305_reg_file_11_1_address0,
        reg_file_11_1_ce0 => grp_send_data_burst_fu_305_reg_file_11_1_ce0,
        reg_file_11_1_q0 => reg_file_23_q0,
        reg_file_11_1_address1 => grp_send_data_burst_fu_305_reg_file_11_1_address1,
        reg_file_11_1_ce1 => grp_send_data_burst_fu_305_reg_file_11_1_ce1,
        reg_file_11_1_q1 => reg_file_23_q1,
        reg_file_12_0_address0 => grp_send_data_burst_fu_305_reg_file_12_0_address0,
        reg_file_12_0_ce0 => grp_send_data_burst_fu_305_reg_file_12_0_ce0,
        reg_file_12_0_q0 => reg_file_24_q0,
        reg_file_12_0_address1 => grp_send_data_burst_fu_305_reg_file_12_0_address1,
        reg_file_12_0_ce1 => grp_send_data_burst_fu_305_reg_file_12_0_ce1,
        reg_file_12_0_q1 => reg_file_24_q1,
        reg_file_12_1_address0 => grp_send_data_burst_fu_305_reg_file_12_1_address0,
        reg_file_12_1_ce0 => grp_send_data_burst_fu_305_reg_file_12_1_ce0,
        reg_file_12_1_q0 => reg_file_25_q0,
        reg_file_12_1_address1 => grp_send_data_burst_fu_305_reg_file_12_1_address1,
        reg_file_12_1_ce1 => grp_send_data_burst_fu_305_reg_file_12_1_ce1,
        reg_file_12_1_q1 => reg_file_25_q1,
        reg_file_13_0_address0 => grp_send_data_burst_fu_305_reg_file_13_0_address0,
        reg_file_13_0_ce0 => grp_send_data_burst_fu_305_reg_file_13_0_ce0,
        reg_file_13_0_q0 => reg_file_26_q0,
        reg_file_13_0_address1 => grp_send_data_burst_fu_305_reg_file_13_0_address1,
        reg_file_13_0_ce1 => grp_send_data_burst_fu_305_reg_file_13_0_ce1,
        reg_file_13_0_q1 => reg_file_26_q1,
        reg_file_13_1_address0 => grp_send_data_burst_fu_305_reg_file_13_1_address0,
        reg_file_13_1_ce0 => grp_send_data_burst_fu_305_reg_file_13_1_ce0,
        reg_file_13_1_q0 => reg_file_27_q0,
        reg_file_13_1_address1 => grp_send_data_burst_fu_305_reg_file_13_1_address1,
        reg_file_13_1_ce1 => grp_send_data_burst_fu_305_reg_file_13_1_ce1,
        reg_file_13_1_q1 => reg_file_27_q1,
        reg_file_14_0_address0 => grp_send_data_burst_fu_305_reg_file_14_0_address0,
        reg_file_14_0_ce0 => grp_send_data_burst_fu_305_reg_file_14_0_ce0,
        reg_file_14_0_q0 => reg_file_28_q0,
        reg_file_14_0_address1 => grp_send_data_burst_fu_305_reg_file_14_0_address1,
        reg_file_14_0_ce1 => grp_send_data_burst_fu_305_reg_file_14_0_ce1,
        reg_file_14_0_q1 => reg_file_28_q1,
        reg_file_14_1_address0 => grp_send_data_burst_fu_305_reg_file_14_1_address0,
        reg_file_14_1_ce0 => grp_send_data_burst_fu_305_reg_file_14_1_ce0,
        reg_file_14_1_q0 => reg_file_29_q0,
        reg_file_14_1_address1 => grp_send_data_burst_fu_305_reg_file_14_1_address1,
        reg_file_14_1_ce1 => grp_send_data_burst_fu_305_reg_file_14_1_ce1,
        reg_file_14_1_q1 => reg_file_29_q1,
        reg_file_15_0_address0 => grp_send_data_burst_fu_305_reg_file_15_0_address0,
        reg_file_15_0_ce0 => grp_send_data_burst_fu_305_reg_file_15_0_ce0,
        reg_file_15_0_q0 => reg_file_30_q0,
        reg_file_15_0_address1 => grp_send_data_burst_fu_305_reg_file_15_0_address1,
        reg_file_15_0_ce1 => grp_send_data_burst_fu_305_reg_file_15_0_ce1,
        reg_file_15_0_q1 => reg_file_30_q1,
        reg_file_15_1_address0 => grp_send_data_burst_fu_305_reg_file_15_1_address0,
        reg_file_15_1_ce0 => grp_send_data_burst_fu_305_reg_file_15_1_ce0,
        reg_file_15_1_q0 => reg_file_31_q0,
        reg_file_15_1_address1 => grp_send_data_burst_fu_305_reg_file_15_1_address1,
        reg_file_15_1_ce1 => grp_send_data_burst_fu_305_reg_file_15_1_ce1,
        reg_file_15_1_q1 => reg_file_31_q1);

    control_s_axi_U : component corr_accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        start_time => start_time_1_data_reg,
        end_time => end_time_1_data_reg,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_fu_291_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_fu_291_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_compute_fu_291_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_fu_291_ap_ready = ap_const_logic_1)) then 
                    grp_compute_fu_291_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_recv_data_burst_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_recv_data_burst_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_recv_data_burst_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_recv_data_burst_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_recv_data_burst_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_send_data_burst_fu_305_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_send_data_burst_fu_305_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_send_data_burst_fu_305_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_send_data_burst_fu_305_ap_ready = ap_const_logic_1)) then 
                    grp_send_data_burst_fu_305_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    end_time_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    start_time_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_const_logic_1) and (end_time_1_vld_in = ap_const_logic_1) and (end_time_1_vld_reg = ap_const_logic_1)) or (not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (end_time_1_vld_in = ap_const_logic_1) and (end_time_1_vld_reg = ap_const_logic_0)))) then
                end_time_1_data_reg <= counter;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_const_logic_1) and (start_time_1_vld_in = ap_const_logic_1) and (start_time_1_vld_reg = ap_const_logic_1)) or (not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (start_time_1_vld_in = ap_const_logic_1) and (start_time_1_vld_reg = ap_const_logic_0)))) then
                start_time_1_data_reg <= counter;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, start_time_1_ack_in, end_time_1_ack_in, grp_recv_data_burst_fu_221_ap_done, grp_compute_fu_291_ap_done, grp_send_data_burst_fu_305_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_recv_data_burst_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_compute_fu_291_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((not(((grp_send_data_burst_fu_305_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0) or (start_time_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_recv_data_burst_fu_221_ap_done)
    begin
        if ((grp_recv_data_burst_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_compute_fu_291_ap_done)
    begin
        if ((grp_compute_fu_291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in, grp_send_data_burst_fu_305_ap_done)
    begin
        if (((grp_send_data_burst_fu_305_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0) or (start_time_1_ack_in = ap_const_logic_0))) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state8_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in)
    begin
                ap_block_state8 <= ((end_time_1_ack_in = ap_const_logic_0) or (start_time_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in, grp_send_data_burst_fu_305_ap_done, ap_CS_fsm_state8)
    begin
        if ((not(((grp_send_data_burst_fu_305_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0) or (start_time_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in, grp_send_data_burst_fu_305_ap_done, ap_CS_fsm_state8)
    begin
        if ((not(((grp_send_data_burst_fu_305_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0) or (start_time_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    data_in_address0 <= grp_recv_data_burst_fu_221_data_in_address0;
    data_in_ce0 <= grp_recv_data_burst_fu_221_data_in_ce0;
    data_out_address0 <= grp_send_data_burst_fu_305_data_out_address0;
    data_out_ce0 <= grp_send_data_burst_fu_305_data_out_ce0;
    data_out_d0 <= grp_send_data_burst_fu_305_data_out_d0;
    data_out_we0 <= grp_send_data_burst_fu_305_data_out_we0;

    end_time_1_ack_in_assign_proc : process(end_time_1_vld_reg)
    begin
        if (((end_time_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (end_time_1_vld_reg = ap_const_logic_1)))) then 
            end_time_1_ack_in <= ap_const_logic_1;
        else 
            end_time_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    end_time_1_vld_in_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            end_time_1_vld_in <= ap_const_logic_1;
        else 
            end_time_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_fu_291_ap_start <= grp_compute_fu_291_ap_start_reg;
    grp_recv_data_burst_fu_221_ap_start <= grp_recv_data_burst_fu_221_ap_start_reg;
    grp_send_data_burst_fu_305_ap_start <= grp_send_data_burst_fu_305_ap_start_reg;

    reg_file_10_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_address0, grp_compute_fu_291_reg_file_5_0_address0, grp_send_data_burst_fu_305_reg_file_5_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_10_address0 <= grp_send_data_burst_fu_305_reg_file_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_10_address0 <= grp_compute_fu_291_reg_file_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_address0 <= grp_recv_data_burst_fu_221_reg_file_5_0_address0;
        else 
            reg_file_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_address1, grp_compute_fu_291_reg_file_5_0_address1, grp_send_data_burst_fu_305_reg_file_5_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_10_address1 <= grp_send_data_burst_fu_305_reg_file_5_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_10_address1 <= grp_compute_fu_291_reg_file_5_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_address1 <= grp_recv_data_burst_fu_221_reg_file_5_0_address1;
        else 
            reg_file_10_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_ce0, grp_compute_fu_291_reg_file_5_0_ce0, grp_send_data_burst_fu_305_reg_file_5_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_10_ce0 <= grp_send_data_burst_fu_305_reg_file_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_10_ce0 <= grp_compute_fu_291_reg_file_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_ce0 <= grp_recv_data_burst_fu_221_reg_file_5_0_ce0;
        else 
            reg_file_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_ce1, grp_compute_fu_291_reg_file_5_0_ce1, grp_send_data_burst_fu_305_reg_file_5_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_10_ce1 <= grp_send_data_burst_fu_305_reg_file_5_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_10_ce1 <= grp_compute_fu_291_reg_file_5_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_ce1 <= grp_recv_data_burst_fu_221_reg_file_5_0_ce1;
        else 
            reg_file_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_d0, grp_compute_fu_291_reg_file_5_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_10_d0 <= grp_compute_fu_291_reg_file_5_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_d0 <= grp_recv_data_burst_fu_221_reg_file_5_0_d0;
        else 
            reg_file_10_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_we0, grp_compute_fu_291_reg_file_5_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_10_we0 <= grp_compute_fu_291_reg_file_5_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_we0 <= grp_recv_data_burst_fu_221_reg_file_5_0_we0;
        else 
            reg_file_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_10_we1 <= grp_recv_data_burst_fu_221_reg_file_5_0_we1;
        else 
            reg_file_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_address0, grp_compute_fu_291_reg_file_5_1_address0, grp_send_data_burst_fu_305_reg_file_5_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_11_address0 <= grp_send_data_burst_fu_305_reg_file_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_11_address0 <= grp_compute_fu_291_reg_file_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_address0 <= grp_recv_data_burst_fu_221_reg_file_5_1_address0;
        else 
            reg_file_11_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_address1, grp_compute_fu_291_reg_file_5_1_address1, grp_send_data_burst_fu_305_reg_file_5_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_11_address1 <= grp_send_data_burst_fu_305_reg_file_5_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_11_address1 <= grp_compute_fu_291_reg_file_5_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_address1 <= grp_recv_data_burst_fu_221_reg_file_5_1_address1;
        else 
            reg_file_11_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_ce0, grp_compute_fu_291_reg_file_5_1_ce0, grp_send_data_burst_fu_305_reg_file_5_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_11_ce0 <= grp_send_data_burst_fu_305_reg_file_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_11_ce0 <= grp_compute_fu_291_reg_file_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_ce0 <= grp_recv_data_burst_fu_221_reg_file_5_1_ce0;
        else 
            reg_file_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_ce1, grp_compute_fu_291_reg_file_5_1_ce1, grp_send_data_burst_fu_305_reg_file_5_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_11_ce1 <= grp_send_data_burst_fu_305_reg_file_5_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_11_ce1 <= grp_compute_fu_291_reg_file_5_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_ce1 <= grp_recv_data_burst_fu_221_reg_file_5_1_ce1;
        else 
            reg_file_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_d0, grp_compute_fu_291_reg_file_5_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_11_d0 <= grp_compute_fu_291_reg_file_5_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_d0 <= grp_recv_data_burst_fu_221_reg_file_5_1_d0;
        else 
            reg_file_11_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_we0, grp_compute_fu_291_reg_file_5_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_11_we0 <= grp_compute_fu_291_reg_file_5_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_we0 <= grp_recv_data_burst_fu_221_reg_file_5_1_we0;
        else 
            reg_file_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_5_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_11_we1 <= grp_recv_data_burst_fu_221_reg_file_5_1_we1;
        else 
            reg_file_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_address0, grp_compute_fu_291_reg_file_6_0_address0, grp_send_data_burst_fu_305_reg_file_6_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_12_address0 <= grp_send_data_burst_fu_305_reg_file_6_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_address0 <= grp_compute_fu_291_reg_file_6_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_address0 <= grp_recv_data_burst_fu_221_reg_file_6_0_address0;
        else 
            reg_file_12_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_address1, grp_compute_fu_291_reg_file_6_0_address1, grp_send_data_burst_fu_305_reg_file_6_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_12_address1 <= grp_send_data_burst_fu_305_reg_file_6_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_address1 <= grp_compute_fu_291_reg_file_6_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_address1 <= grp_recv_data_burst_fu_221_reg_file_6_0_address1;
        else 
            reg_file_12_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_ce0, grp_compute_fu_291_reg_file_6_0_ce0, grp_send_data_burst_fu_305_reg_file_6_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_12_ce0 <= grp_send_data_burst_fu_305_reg_file_6_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_ce0 <= grp_compute_fu_291_reg_file_6_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_ce0 <= grp_recv_data_burst_fu_221_reg_file_6_0_ce0;
        else 
            reg_file_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_ce1, grp_compute_fu_291_reg_file_6_0_ce1, grp_send_data_burst_fu_305_reg_file_6_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_12_ce1 <= grp_send_data_burst_fu_305_reg_file_6_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_ce1 <= grp_compute_fu_291_reg_file_6_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_ce1 <= grp_recv_data_burst_fu_221_reg_file_6_0_ce1;
        else 
            reg_file_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_d0, grp_compute_fu_291_reg_file_6_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_d0 <= grp_compute_fu_291_reg_file_6_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_d0 <= grp_recv_data_burst_fu_221_reg_file_6_0_d0;
        else 
            reg_file_12_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_d1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_d1, grp_compute_fu_291_reg_file_6_0_d1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_d1 <= grp_compute_fu_291_reg_file_6_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_d1 <= grp_recv_data_burst_fu_221_reg_file_6_0_d1;
        else 
            reg_file_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_we0, grp_compute_fu_291_reg_file_6_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_we0 <= grp_compute_fu_291_reg_file_6_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_we0 <= grp_recv_data_burst_fu_221_reg_file_6_0_we0;
        else 
            reg_file_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_0_we1, grp_compute_fu_291_reg_file_6_0_we1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_12_we1 <= grp_compute_fu_291_reg_file_6_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_12_we1 <= grp_recv_data_burst_fu_221_reg_file_6_0_we1;
        else 
            reg_file_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_address0, grp_compute_fu_291_reg_file_6_1_address0, grp_send_data_burst_fu_305_reg_file_6_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_13_address0 <= grp_send_data_burst_fu_305_reg_file_6_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_address0 <= grp_compute_fu_291_reg_file_6_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_address0 <= grp_recv_data_burst_fu_221_reg_file_6_1_address0;
        else 
            reg_file_13_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_address1, grp_compute_fu_291_reg_file_6_1_address1, grp_send_data_burst_fu_305_reg_file_6_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_13_address1 <= grp_send_data_burst_fu_305_reg_file_6_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_address1 <= grp_compute_fu_291_reg_file_6_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_address1 <= grp_recv_data_burst_fu_221_reg_file_6_1_address1;
        else 
            reg_file_13_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_ce0, grp_compute_fu_291_reg_file_6_1_ce0, grp_send_data_burst_fu_305_reg_file_6_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_13_ce0 <= grp_send_data_burst_fu_305_reg_file_6_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_ce0 <= grp_compute_fu_291_reg_file_6_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_ce0 <= grp_recv_data_burst_fu_221_reg_file_6_1_ce0;
        else 
            reg_file_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_ce1, grp_compute_fu_291_reg_file_6_1_ce1, grp_send_data_burst_fu_305_reg_file_6_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_13_ce1 <= grp_send_data_burst_fu_305_reg_file_6_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_ce1 <= grp_compute_fu_291_reg_file_6_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_ce1 <= grp_recv_data_burst_fu_221_reg_file_6_1_ce1;
        else 
            reg_file_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_d0, grp_compute_fu_291_reg_file_6_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_d0 <= grp_compute_fu_291_reg_file_6_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_d0 <= grp_recv_data_burst_fu_221_reg_file_6_1_d0;
        else 
            reg_file_13_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_d1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_d1, grp_compute_fu_291_reg_file_6_1_d1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_d1 <= grp_compute_fu_291_reg_file_6_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_d1 <= grp_recv_data_burst_fu_221_reg_file_6_1_d1;
        else 
            reg_file_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_we0, grp_compute_fu_291_reg_file_6_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_we0 <= grp_compute_fu_291_reg_file_6_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_we0 <= grp_recv_data_burst_fu_221_reg_file_6_1_we0;
        else 
            reg_file_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_6_1_we1, grp_compute_fu_291_reg_file_6_1_we1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_13_we1 <= grp_compute_fu_291_reg_file_6_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_13_we1 <= grp_recv_data_burst_fu_221_reg_file_6_1_we1;
        else 
            reg_file_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_0_address0, grp_send_data_burst_fu_305_reg_file_7_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_14_address0 <= grp_send_data_burst_fu_305_reg_file_7_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_14_address0 <= grp_recv_data_burst_fu_221_reg_file_7_0_address0;
        else 
            reg_file_14_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_0_address1, grp_send_data_burst_fu_305_reg_file_7_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_14_address1 <= grp_send_data_burst_fu_305_reg_file_7_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_14_address1 <= grp_recv_data_burst_fu_221_reg_file_7_0_address1;
        else 
            reg_file_14_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_0_ce0, grp_send_data_burst_fu_305_reg_file_7_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_14_ce0 <= grp_send_data_burst_fu_305_reg_file_7_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_14_ce0 <= grp_recv_data_burst_fu_221_reg_file_7_0_ce0;
        else 
            reg_file_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_0_ce1, grp_send_data_burst_fu_305_reg_file_7_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_14_ce1 <= grp_send_data_burst_fu_305_reg_file_7_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_14_ce1 <= grp_recv_data_burst_fu_221_reg_file_7_0_ce1;
        else 
            reg_file_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_14_we0 <= grp_recv_data_burst_fu_221_reg_file_7_0_we0;
        else 
            reg_file_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_14_we1 <= grp_recv_data_burst_fu_221_reg_file_7_0_we1;
        else 
            reg_file_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_1_address0, grp_send_data_burst_fu_305_reg_file_7_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_15_address0 <= grp_send_data_burst_fu_305_reg_file_7_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_15_address0 <= grp_recv_data_burst_fu_221_reg_file_7_1_address0;
        else 
            reg_file_15_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_1_address1, grp_send_data_burst_fu_305_reg_file_7_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_15_address1 <= grp_send_data_burst_fu_305_reg_file_7_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_15_address1 <= grp_recv_data_burst_fu_221_reg_file_7_1_address1;
        else 
            reg_file_15_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_1_ce0, grp_send_data_burst_fu_305_reg_file_7_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_15_ce0 <= grp_send_data_burst_fu_305_reg_file_7_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_15_ce0 <= grp_recv_data_burst_fu_221_reg_file_7_1_ce0;
        else 
            reg_file_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_1_ce1, grp_send_data_burst_fu_305_reg_file_7_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_15_ce1 <= grp_send_data_burst_fu_305_reg_file_7_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_15_ce1 <= grp_recv_data_burst_fu_221_reg_file_7_1_ce1;
        else 
            reg_file_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_15_we0 <= grp_recv_data_burst_fu_221_reg_file_7_1_we0;
        else 
            reg_file_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_7_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_15_we1 <= grp_recv_data_burst_fu_221_reg_file_7_1_we1;
        else 
            reg_file_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_16_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_0_address0, grp_send_data_burst_fu_305_reg_file_8_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_16_address0 <= grp_send_data_burst_fu_305_reg_file_8_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_16_address0 <= grp_recv_data_burst_fu_221_reg_file_8_0_address0;
        else 
            reg_file_16_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_16_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_0_address1, grp_send_data_burst_fu_305_reg_file_8_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_16_address1 <= grp_send_data_burst_fu_305_reg_file_8_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_16_address1 <= grp_recv_data_burst_fu_221_reg_file_8_0_address1;
        else 
            reg_file_16_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_16_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_0_ce0, grp_send_data_burst_fu_305_reg_file_8_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_16_ce0 <= grp_send_data_burst_fu_305_reg_file_8_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_16_ce0 <= grp_recv_data_burst_fu_221_reg_file_8_0_ce0;
        else 
            reg_file_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_16_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_0_ce1, grp_send_data_burst_fu_305_reg_file_8_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_16_ce1 <= grp_send_data_burst_fu_305_reg_file_8_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_16_ce1 <= grp_recv_data_burst_fu_221_reg_file_8_0_ce1;
        else 
            reg_file_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_16_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_16_we0 <= grp_recv_data_burst_fu_221_reg_file_8_0_we0;
        else 
            reg_file_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_16_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_16_we1 <= grp_recv_data_burst_fu_221_reg_file_8_0_we1;
        else 
            reg_file_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_17_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_1_address0, grp_send_data_burst_fu_305_reg_file_8_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_17_address0 <= grp_send_data_burst_fu_305_reg_file_8_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_17_address0 <= grp_recv_data_burst_fu_221_reg_file_8_1_address0;
        else 
            reg_file_17_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_17_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_1_address1, grp_send_data_burst_fu_305_reg_file_8_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_17_address1 <= grp_send_data_burst_fu_305_reg_file_8_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_17_address1 <= grp_recv_data_burst_fu_221_reg_file_8_1_address1;
        else 
            reg_file_17_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_17_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_1_ce0, grp_send_data_burst_fu_305_reg_file_8_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_17_ce0 <= grp_send_data_burst_fu_305_reg_file_8_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_17_ce0 <= grp_recv_data_burst_fu_221_reg_file_8_1_ce0;
        else 
            reg_file_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_17_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_1_ce1, grp_send_data_burst_fu_305_reg_file_8_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_17_ce1 <= grp_send_data_burst_fu_305_reg_file_8_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_17_ce1 <= grp_recv_data_burst_fu_221_reg_file_8_1_ce1;
        else 
            reg_file_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_17_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_17_we0 <= grp_recv_data_burst_fu_221_reg_file_8_1_we0;
        else 
            reg_file_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_17_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_8_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_17_we1 <= grp_recv_data_burst_fu_221_reg_file_8_1_we1;
        else 
            reg_file_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_18_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_0_address0, grp_send_data_burst_fu_305_reg_file_9_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_18_address0 <= grp_send_data_burst_fu_305_reg_file_9_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_18_address0 <= grp_recv_data_burst_fu_221_reg_file_9_0_address0;
        else 
            reg_file_18_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_18_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_0_address1, grp_send_data_burst_fu_305_reg_file_9_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_18_address1 <= grp_send_data_burst_fu_305_reg_file_9_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_18_address1 <= grp_recv_data_burst_fu_221_reg_file_9_0_address1;
        else 
            reg_file_18_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_18_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_0_ce0, grp_send_data_burst_fu_305_reg_file_9_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_18_ce0 <= grp_send_data_burst_fu_305_reg_file_9_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_18_ce0 <= grp_recv_data_burst_fu_221_reg_file_9_0_ce0;
        else 
            reg_file_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_18_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_0_ce1, grp_send_data_burst_fu_305_reg_file_9_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_18_ce1 <= grp_send_data_burst_fu_305_reg_file_9_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_18_ce1 <= grp_recv_data_burst_fu_221_reg_file_9_0_ce1;
        else 
            reg_file_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_18_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_18_we0 <= grp_recv_data_burst_fu_221_reg_file_9_0_we0;
        else 
            reg_file_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_18_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_18_we1 <= grp_recv_data_burst_fu_221_reg_file_9_0_we1;
        else 
            reg_file_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_19_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_1_address0, grp_send_data_burst_fu_305_reg_file_9_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_19_address0 <= grp_send_data_burst_fu_305_reg_file_9_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_19_address0 <= grp_recv_data_burst_fu_221_reg_file_9_1_address0;
        else 
            reg_file_19_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_19_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_1_address1, grp_send_data_burst_fu_305_reg_file_9_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_19_address1 <= grp_send_data_burst_fu_305_reg_file_9_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_19_address1 <= grp_recv_data_burst_fu_221_reg_file_9_1_address1;
        else 
            reg_file_19_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_19_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_1_ce0, grp_send_data_burst_fu_305_reg_file_9_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_19_ce0 <= grp_send_data_burst_fu_305_reg_file_9_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_19_ce0 <= grp_recv_data_burst_fu_221_reg_file_9_1_ce0;
        else 
            reg_file_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_19_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_1_ce1, grp_send_data_burst_fu_305_reg_file_9_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_19_ce1 <= grp_send_data_burst_fu_305_reg_file_9_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_19_ce1 <= grp_recv_data_burst_fu_221_reg_file_9_1_ce1;
        else 
            reg_file_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_19_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_19_we0 <= grp_recv_data_burst_fu_221_reg_file_9_1_we0;
        else 
            reg_file_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_19_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_9_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_19_we1 <= grp_recv_data_burst_fu_221_reg_file_9_1_we1;
        else 
            reg_file_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_1_address0, grp_send_data_burst_fu_305_reg_file_0_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_1_address0 <= grp_send_data_burst_fu_305_reg_file_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_1_address0 <= grp_recv_data_burst_fu_221_reg_file_0_1_address0;
        else 
            reg_file_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_1_address1, grp_send_data_burst_fu_305_reg_file_0_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_1_address1 <= grp_send_data_burst_fu_305_reg_file_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_1_address1 <= grp_recv_data_burst_fu_221_reg_file_0_1_address1;
        else 
            reg_file_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_1_ce0, grp_send_data_burst_fu_305_reg_file_0_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_1_ce0 <= grp_send_data_burst_fu_305_reg_file_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_1_ce0 <= grp_recv_data_burst_fu_221_reg_file_0_1_ce0;
        else 
            reg_file_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_1_ce1, grp_send_data_burst_fu_305_reg_file_0_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_1_ce1 <= grp_send_data_burst_fu_305_reg_file_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_1_ce1 <= grp_recv_data_burst_fu_221_reg_file_0_1_ce1;
        else 
            reg_file_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_1_we0 <= grp_recv_data_burst_fu_221_reg_file_0_1_we0;
        else 
            reg_file_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_1_we1 <= grp_recv_data_burst_fu_221_reg_file_0_1_we1;
        else 
            reg_file_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_20_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_0_address0, grp_send_data_burst_fu_305_reg_file_10_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_20_address0 <= grp_send_data_burst_fu_305_reg_file_10_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_20_address0 <= grp_recv_data_burst_fu_221_reg_file_10_0_address0;
        else 
            reg_file_20_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_20_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_0_address1, grp_send_data_burst_fu_305_reg_file_10_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_20_address1 <= grp_send_data_burst_fu_305_reg_file_10_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_20_address1 <= grp_recv_data_burst_fu_221_reg_file_10_0_address1;
        else 
            reg_file_20_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_20_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_0_ce0, grp_send_data_burst_fu_305_reg_file_10_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_20_ce0 <= grp_send_data_burst_fu_305_reg_file_10_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_20_ce0 <= grp_recv_data_burst_fu_221_reg_file_10_0_ce0;
        else 
            reg_file_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_20_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_0_ce1, grp_send_data_burst_fu_305_reg_file_10_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_20_ce1 <= grp_send_data_burst_fu_305_reg_file_10_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_20_ce1 <= grp_recv_data_burst_fu_221_reg_file_10_0_ce1;
        else 
            reg_file_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_20_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_20_we0 <= grp_recv_data_burst_fu_221_reg_file_10_0_we0;
        else 
            reg_file_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_20_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_20_we1 <= grp_recv_data_burst_fu_221_reg_file_10_0_we1;
        else 
            reg_file_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_21_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_1_address0, grp_send_data_burst_fu_305_reg_file_10_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_21_address0 <= grp_send_data_burst_fu_305_reg_file_10_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_21_address0 <= grp_recv_data_burst_fu_221_reg_file_10_1_address0;
        else 
            reg_file_21_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_21_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_1_address1, grp_send_data_burst_fu_305_reg_file_10_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_21_address1 <= grp_send_data_burst_fu_305_reg_file_10_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_21_address1 <= grp_recv_data_burst_fu_221_reg_file_10_1_address1;
        else 
            reg_file_21_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_21_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_1_ce0, grp_send_data_burst_fu_305_reg_file_10_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_21_ce0 <= grp_send_data_burst_fu_305_reg_file_10_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_21_ce0 <= grp_recv_data_burst_fu_221_reg_file_10_1_ce0;
        else 
            reg_file_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_21_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_1_ce1, grp_send_data_burst_fu_305_reg_file_10_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_21_ce1 <= grp_send_data_burst_fu_305_reg_file_10_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_21_ce1 <= grp_recv_data_burst_fu_221_reg_file_10_1_ce1;
        else 
            reg_file_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_21_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_21_we0 <= grp_recv_data_burst_fu_221_reg_file_10_1_we0;
        else 
            reg_file_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_21_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_10_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_21_we1 <= grp_recv_data_burst_fu_221_reg_file_10_1_we1;
        else 
            reg_file_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_22_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_0_address0, grp_send_data_burst_fu_305_reg_file_11_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_22_address0 <= grp_send_data_burst_fu_305_reg_file_11_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_22_address0 <= grp_recv_data_burst_fu_221_reg_file_11_0_address0;
        else 
            reg_file_22_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_22_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_0_address1, grp_send_data_burst_fu_305_reg_file_11_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_22_address1 <= grp_send_data_burst_fu_305_reg_file_11_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_22_address1 <= grp_recv_data_burst_fu_221_reg_file_11_0_address1;
        else 
            reg_file_22_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_22_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_0_ce0, grp_send_data_burst_fu_305_reg_file_11_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_22_ce0 <= grp_send_data_burst_fu_305_reg_file_11_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_22_ce0 <= grp_recv_data_burst_fu_221_reg_file_11_0_ce0;
        else 
            reg_file_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_22_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_0_ce1, grp_send_data_burst_fu_305_reg_file_11_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_22_ce1 <= grp_send_data_burst_fu_305_reg_file_11_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_22_ce1 <= grp_recv_data_burst_fu_221_reg_file_11_0_ce1;
        else 
            reg_file_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_22_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_22_we0 <= grp_recv_data_burst_fu_221_reg_file_11_0_we0;
        else 
            reg_file_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_22_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_22_we1 <= grp_recv_data_burst_fu_221_reg_file_11_0_we1;
        else 
            reg_file_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_23_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_1_address0, grp_send_data_burst_fu_305_reg_file_11_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_23_address0 <= grp_send_data_burst_fu_305_reg_file_11_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_23_address0 <= grp_recv_data_burst_fu_221_reg_file_11_1_address0;
        else 
            reg_file_23_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_23_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_1_address1, grp_send_data_burst_fu_305_reg_file_11_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_23_address1 <= grp_send_data_burst_fu_305_reg_file_11_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_23_address1 <= grp_recv_data_burst_fu_221_reg_file_11_1_address1;
        else 
            reg_file_23_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_23_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_1_ce0, grp_send_data_burst_fu_305_reg_file_11_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_23_ce0 <= grp_send_data_burst_fu_305_reg_file_11_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_23_ce0 <= grp_recv_data_burst_fu_221_reg_file_11_1_ce0;
        else 
            reg_file_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_23_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_1_ce1, grp_send_data_burst_fu_305_reg_file_11_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_23_ce1 <= grp_send_data_burst_fu_305_reg_file_11_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_23_ce1 <= grp_recv_data_burst_fu_221_reg_file_11_1_ce1;
        else 
            reg_file_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_23_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_23_we0 <= grp_recv_data_burst_fu_221_reg_file_11_1_we0;
        else 
            reg_file_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_23_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_11_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_23_we1 <= grp_recv_data_burst_fu_221_reg_file_11_1_we1;
        else 
            reg_file_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_24_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_0_address0, grp_send_data_burst_fu_305_reg_file_12_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_24_address0 <= grp_send_data_burst_fu_305_reg_file_12_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_24_address0 <= grp_recv_data_burst_fu_221_reg_file_12_0_address0;
        else 
            reg_file_24_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_24_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_0_address1, grp_send_data_burst_fu_305_reg_file_12_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_24_address1 <= grp_send_data_burst_fu_305_reg_file_12_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_24_address1 <= grp_recv_data_burst_fu_221_reg_file_12_0_address1;
        else 
            reg_file_24_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_24_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_0_ce0, grp_send_data_burst_fu_305_reg_file_12_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_24_ce0 <= grp_send_data_burst_fu_305_reg_file_12_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_24_ce0 <= grp_recv_data_burst_fu_221_reg_file_12_0_ce0;
        else 
            reg_file_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_24_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_0_ce1, grp_send_data_burst_fu_305_reg_file_12_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_24_ce1 <= grp_send_data_burst_fu_305_reg_file_12_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_24_ce1 <= grp_recv_data_burst_fu_221_reg_file_12_0_ce1;
        else 
            reg_file_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_24_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_24_we0 <= grp_recv_data_burst_fu_221_reg_file_12_0_we0;
        else 
            reg_file_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_24_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_24_we1 <= grp_recv_data_burst_fu_221_reg_file_12_0_we1;
        else 
            reg_file_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_25_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_1_address0, grp_send_data_burst_fu_305_reg_file_12_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_25_address0 <= grp_send_data_burst_fu_305_reg_file_12_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_25_address0 <= grp_recv_data_burst_fu_221_reg_file_12_1_address0;
        else 
            reg_file_25_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_25_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_1_address1, grp_send_data_burst_fu_305_reg_file_12_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_25_address1 <= grp_send_data_burst_fu_305_reg_file_12_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_25_address1 <= grp_recv_data_burst_fu_221_reg_file_12_1_address1;
        else 
            reg_file_25_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_25_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_1_ce0, grp_send_data_burst_fu_305_reg_file_12_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_25_ce0 <= grp_send_data_burst_fu_305_reg_file_12_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_25_ce0 <= grp_recv_data_burst_fu_221_reg_file_12_1_ce0;
        else 
            reg_file_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_25_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_1_ce1, grp_send_data_burst_fu_305_reg_file_12_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_25_ce1 <= grp_send_data_burst_fu_305_reg_file_12_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_25_ce1 <= grp_recv_data_burst_fu_221_reg_file_12_1_ce1;
        else 
            reg_file_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_25_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_25_we0 <= grp_recv_data_burst_fu_221_reg_file_12_1_we0;
        else 
            reg_file_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_25_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_12_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_25_we1 <= grp_recv_data_burst_fu_221_reg_file_12_1_we1;
        else 
            reg_file_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_26_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_0_address0, grp_send_data_burst_fu_305_reg_file_13_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_26_address0 <= grp_send_data_burst_fu_305_reg_file_13_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_26_address0 <= grp_recv_data_burst_fu_221_reg_file_13_0_address0;
        else 
            reg_file_26_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_26_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_0_address1, grp_send_data_burst_fu_305_reg_file_13_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_26_address1 <= grp_send_data_burst_fu_305_reg_file_13_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_26_address1 <= grp_recv_data_burst_fu_221_reg_file_13_0_address1;
        else 
            reg_file_26_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_26_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_0_ce0, grp_send_data_burst_fu_305_reg_file_13_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_26_ce0 <= grp_send_data_burst_fu_305_reg_file_13_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_26_ce0 <= grp_recv_data_burst_fu_221_reg_file_13_0_ce0;
        else 
            reg_file_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_26_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_0_ce1, grp_send_data_burst_fu_305_reg_file_13_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_26_ce1 <= grp_send_data_burst_fu_305_reg_file_13_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_26_ce1 <= grp_recv_data_burst_fu_221_reg_file_13_0_ce1;
        else 
            reg_file_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_26_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_26_we0 <= grp_recv_data_burst_fu_221_reg_file_13_0_we0;
        else 
            reg_file_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_26_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_26_we1 <= grp_recv_data_burst_fu_221_reg_file_13_0_we1;
        else 
            reg_file_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_27_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_1_address0, grp_send_data_burst_fu_305_reg_file_13_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_27_address0 <= grp_send_data_burst_fu_305_reg_file_13_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_27_address0 <= grp_recv_data_burst_fu_221_reg_file_13_1_address0;
        else 
            reg_file_27_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_27_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_1_address1, grp_send_data_burst_fu_305_reg_file_13_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_27_address1 <= grp_send_data_burst_fu_305_reg_file_13_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_27_address1 <= grp_recv_data_burst_fu_221_reg_file_13_1_address1;
        else 
            reg_file_27_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_27_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_1_ce0, grp_send_data_burst_fu_305_reg_file_13_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_27_ce0 <= grp_send_data_burst_fu_305_reg_file_13_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_27_ce0 <= grp_recv_data_burst_fu_221_reg_file_13_1_ce0;
        else 
            reg_file_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_27_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_1_ce1, grp_send_data_burst_fu_305_reg_file_13_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_27_ce1 <= grp_send_data_burst_fu_305_reg_file_13_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_27_ce1 <= grp_recv_data_burst_fu_221_reg_file_13_1_ce1;
        else 
            reg_file_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_27_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_27_we0 <= grp_recv_data_burst_fu_221_reg_file_13_1_we0;
        else 
            reg_file_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_27_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_13_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_27_we1 <= grp_recv_data_burst_fu_221_reg_file_13_1_we1;
        else 
            reg_file_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_28_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_0_address0, grp_send_data_burst_fu_305_reg_file_14_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_28_address0 <= grp_send_data_burst_fu_305_reg_file_14_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_28_address0 <= grp_recv_data_burst_fu_221_reg_file_14_0_address0;
        else 
            reg_file_28_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_28_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_0_address1, grp_send_data_burst_fu_305_reg_file_14_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_28_address1 <= grp_send_data_burst_fu_305_reg_file_14_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_28_address1 <= grp_recv_data_burst_fu_221_reg_file_14_0_address1;
        else 
            reg_file_28_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_28_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_0_ce0, grp_send_data_burst_fu_305_reg_file_14_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_28_ce0 <= grp_send_data_burst_fu_305_reg_file_14_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_28_ce0 <= grp_recv_data_burst_fu_221_reg_file_14_0_ce0;
        else 
            reg_file_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_28_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_0_ce1, grp_send_data_burst_fu_305_reg_file_14_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_28_ce1 <= grp_send_data_burst_fu_305_reg_file_14_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_28_ce1 <= grp_recv_data_burst_fu_221_reg_file_14_0_ce1;
        else 
            reg_file_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_28_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_28_we0 <= grp_recv_data_burst_fu_221_reg_file_14_0_we0;
        else 
            reg_file_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_28_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_28_we1 <= grp_recv_data_burst_fu_221_reg_file_14_0_we1;
        else 
            reg_file_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_29_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_1_address0, grp_send_data_burst_fu_305_reg_file_14_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_29_address0 <= grp_send_data_burst_fu_305_reg_file_14_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_29_address0 <= grp_recv_data_burst_fu_221_reg_file_14_1_address0;
        else 
            reg_file_29_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_29_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_1_address1, grp_send_data_burst_fu_305_reg_file_14_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_29_address1 <= grp_send_data_burst_fu_305_reg_file_14_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_29_address1 <= grp_recv_data_burst_fu_221_reg_file_14_1_address1;
        else 
            reg_file_29_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_29_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_1_ce0, grp_send_data_burst_fu_305_reg_file_14_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_29_ce0 <= grp_send_data_burst_fu_305_reg_file_14_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_29_ce0 <= grp_recv_data_burst_fu_221_reg_file_14_1_ce0;
        else 
            reg_file_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_29_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_1_ce1, grp_send_data_burst_fu_305_reg_file_14_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_29_ce1 <= grp_send_data_burst_fu_305_reg_file_14_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_29_ce1 <= grp_recv_data_burst_fu_221_reg_file_14_1_ce1;
        else 
            reg_file_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_29_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_29_we0 <= grp_recv_data_burst_fu_221_reg_file_14_1_we0;
        else 
            reg_file_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_29_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_14_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_29_we1 <= grp_recv_data_burst_fu_221_reg_file_14_1_we1;
        else 
            reg_file_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_0_address0, grp_compute_fu_291_reg_file_1_0_address0, grp_send_data_burst_fu_305_reg_file_1_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_2_address0 <= grp_send_data_burst_fu_305_reg_file_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_2_address0 <= grp_compute_fu_291_reg_file_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_2_address0 <= grp_recv_data_burst_fu_221_reg_file_1_0_address0;
        else 
            reg_file_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_0_address1, grp_send_data_burst_fu_305_reg_file_1_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_2_address1 <= grp_send_data_burst_fu_305_reg_file_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_2_address1 <= grp_recv_data_burst_fu_221_reg_file_1_0_address1;
        else 
            reg_file_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_0_ce0, grp_compute_fu_291_reg_file_1_0_ce0, grp_send_data_burst_fu_305_reg_file_1_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_2_ce0 <= grp_send_data_burst_fu_305_reg_file_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_2_ce0 <= grp_compute_fu_291_reg_file_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_2_ce0 <= grp_recv_data_burst_fu_221_reg_file_1_0_ce0;
        else 
            reg_file_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_0_ce1, grp_send_data_burst_fu_305_reg_file_1_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_2_ce1 <= grp_send_data_burst_fu_305_reg_file_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_2_ce1 <= grp_recv_data_burst_fu_221_reg_file_1_0_ce1;
        else 
            reg_file_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_2_we0 <= grp_recv_data_burst_fu_221_reg_file_1_0_we0;
        else 
            reg_file_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_2_we1 <= grp_recv_data_burst_fu_221_reg_file_1_0_we1;
        else 
            reg_file_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_30_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_0_address0, grp_send_data_burst_fu_305_reg_file_15_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_30_address0 <= grp_send_data_burst_fu_305_reg_file_15_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_30_address0 <= grp_recv_data_burst_fu_221_reg_file_15_0_address0;
        else 
            reg_file_30_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_30_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_0_address1, grp_send_data_burst_fu_305_reg_file_15_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_30_address1 <= grp_send_data_burst_fu_305_reg_file_15_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_30_address1 <= grp_recv_data_burst_fu_221_reg_file_15_0_address1;
        else 
            reg_file_30_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_30_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_0_ce0, grp_send_data_burst_fu_305_reg_file_15_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_30_ce0 <= grp_send_data_burst_fu_305_reg_file_15_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_30_ce0 <= grp_recv_data_burst_fu_221_reg_file_15_0_ce0;
        else 
            reg_file_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_30_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_0_ce1, grp_send_data_burst_fu_305_reg_file_15_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_30_ce1 <= grp_send_data_burst_fu_305_reg_file_15_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_30_ce1 <= grp_recv_data_burst_fu_221_reg_file_15_0_ce1;
        else 
            reg_file_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_30_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_30_we0 <= grp_recv_data_burst_fu_221_reg_file_15_0_we0;
        else 
            reg_file_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_30_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_30_we1 <= grp_recv_data_burst_fu_221_reg_file_15_0_we1;
        else 
            reg_file_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_31_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_1_address0, grp_send_data_burst_fu_305_reg_file_15_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_31_address0 <= grp_send_data_burst_fu_305_reg_file_15_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_31_address0 <= grp_recv_data_burst_fu_221_reg_file_15_1_address0;
        else 
            reg_file_31_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_31_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_1_address1, grp_send_data_burst_fu_305_reg_file_15_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_31_address1 <= grp_send_data_burst_fu_305_reg_file_15_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_31_address1 <= grp_recv_data_burst_fu_221_reg_file_15_1_address1;
        else 
            reg_file_31_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_31_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_1_ce0, grp_send_data_burst_fu_305_reg_file_15_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_31_ce0 <= grp_send_data_burst_fu_305_reg_file_15_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_31_ce0 <= grp_recv_data_burst_fu_221_reg_file_15_1_ce0;
        else 
            reg_file_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_31_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_1_ce1, grp_send_data_burst_fu_305_reg_file_15_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_31_ce1 <= grp_send_data_burst_fu_305_reg_file_15_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_31_ce1 <= grp_recv_data_burst_fu_221_reg_file_15_1_ce1;
        else 
            reg_file_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_31_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_31_we0 <= grp_recv_data_burst_fu_221_reg_file_15_1_we0;
        else 
            reg_file_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_31_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_15_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_31_we1 <= grp_recv_data_burst_fu_221_reg_file_15_1_we1;
        else 
            reg_file_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_1_address0, grp_send_data_burst_fu_305_reg_file_1_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_3_address0 <= grp_send_data_burst_fu_305_reg_file_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_3_address0 <= grp_recv_data_burst_fu_221_reg_file_1_1_address0;
        else 
            reg_file_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_1_address1, grp_send_data_burst_fu_305_reg_file_1_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_3_address1 <= grp_send_data_burst_fu_305_reg_file_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_3_address1 <= grp_recv_data_burst_fu_221_reg_file_1_1_address1;
        else 
            reg_file_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_1_ce0, grp_send_data_burst_fu_305_reg_file_1_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_3_ce0 <= grp_send_data_burst_fu_305_reg_file_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_3_ce0 <= grp_recv_data_burst_fu_221_reg_file_1_1_ce0;
        else 
            reg_file_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_1_ce1, grp_send_data_burst_fu_305_reg_file_1_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_3_ce1 <= grp_send_data_burst_fu_305_reg_file_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_3_ce1 <= grp_recv_data_burst_fu_221_reg_file_1_1_ce1;
        else 
            reg_file_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_3_we0 <= grp_recv_data_burst_fu_221_reg_file_1_1_we0;
        else 
            reg_file_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_1_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_3_we1 <= grp_recv_data_burst_fu_221_reg_file_1_1_we1;
        else 
            reg_file_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_address0, grp_compute_fu_291_reg_file_2_0_address0, grp_send_data_burst_fu_305_reg_file_2_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_4_address0 <= grp_send_data_burst_fu_305_reg_file_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_4_address0 <= grp_compute_fu_291_reg_file_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_address0 <= grp_recv_data_burst_fu_221_reg_file_2_0_address0;
        else 
            reg_file_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_address1, grp_compute_fu_291_reg_file_2_0_address1, grp_send_data_burst_fu_305_reg_file_2_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_4_address1 <= grp_send_data_burst_fu_305_reg_file_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_4_address1 <= grp_compute_fu_291_reg_file_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_address1 <= grp_recv_data_burst_fu_221_reg_file_2_0_address1;
        else 
            reg_file_4_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_ce0, grp_compute_fu_291_reg_file_2_0_ce0, grp_send_data_burst_fu_305_reg_file_2_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_4_ce0 <= grp_send_data_burst_fu_305_reg_file_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_4_ce0 <= grp_compute_fu_291_reg_file_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_ce0 <= grp_recv_data_burst_fu_221_reg_file_2_0_ce0;
        else 
            reg_file_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_ce1, grp_compute_fu_291_reg_file_2_0_ce1, grp_send_data_burst_fu_305_reg_file_2_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_4_ce1 <= grp_send_data_burst_fu_305_reg_file_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_4_ce1 <= grp_compute_fu_291_reg_file_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_ce1 <= grp_recv_data_burst_fu_221_reg_file_2_0_ce1;
        else 
            reg_file_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_d0, grp_compute_fu_291_reg_file_2_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_4_d0 <= grp_compute_fu_291_reg_file_2_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_d0 <= grp_recv_data_burst_fu_221_reg_file_2_0_d0;
        else 
            reg_file_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_we0, grp_compute_fu_291_reg_file_2_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_4_we0 <= grp_compute_fu_291_reg_file_2_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_we0 <= grp_recv_data_burst_fu_221_reg_file_2_0_we0;
        else 
            reg_file_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_4_we1 <= grp_recv_data_burst_fu_221_reg_file_2_0_we1;
        else 
            reg_file_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_address0, grp_compute_fu_291_reg_file_2_1_address0, grp_send_data_burst_fu_305_reg_file_2_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_5_address0 <= grp_send_data_burst_fu_305_reg_file_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_5_address0 <= grp_compute_fu_291_reg_file_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_address0 <= grp_recv_data_burst_fu_221_reg_file_2_1_address0;
        else 
            reg_file_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_address1, grp_compute_fu_291_reg_file_2_1_address1, grp_send_data_burst_fu_305_reg_file_2_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_5_address1 <= grp_send_data_burst_fu_305_reg_file_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_5_address1 <= grp_compute_fu_291_reg_file_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_address1 <= grp_recv_data_burst_fu_221_reg_file_2_1_address1;
        else 
            reg_file_5_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_ce0, grp_compute_fu_291_reg_file_2_1_ce0, grp_send_data_burst_fu_305_reg_file_2_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_5_ce0 <= grp_send_data_burst_fu_305_reg_file_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_5_ce0 <= grp_compute_fu_291_reg_file_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_ce0 <= grp_recv_data_burst_fu_221_reg_file_2_1_ce0;
        else 
            reg_file_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_ce1, grp_compute_fu_291_reg_file_2_1_ce1, grp_send_data_burst_fu_305_reg_file_2_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_5_ce1 <= grp_send_data_burst_fu_305_reg_file_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_5_ce1 <= grp_compute_fu_291_reg_file_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_ce1 <= grp_recv_data_burst_fu_221_reg_file_2_1_ce1;
        else 
            reg_file_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_d0, grp_compute_fu_291_reg_file_2_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_5_d0 <= grp_compute_fu_291_reg_file_2_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_d0 <= grp_recv_data_burst_fu_221_reg_file_2_1_d0;
        else 
            reg_file_5_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_we0, grp_compute_fu_291_reg_file_2_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_5_we0 <= grp_compute_fu_291_reg_file_2_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_we0 <= grp_recv_data_burst_fu_221_reg_file_2_1_we0;
        else 
            reg_file_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_2_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_we1 <= grp_recv_data_burst_fu_221_reg_file_2_1_we1;
        else 
            reg_file_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_0_address0, grp_send_data_burst_fu_305_reg_file_3_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_6_address0 <= grp_send_data_burst_fu_305_reg_file_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_6_address0 <= grp_recv_data_burst_fu_221_reg_file_3_0_address0;
        else 
            reg_file_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_0_address1, grp_send_data_burst_fu_305_reg_file_3_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_6_address1 <= grp_send_data_burst_fu_305_reg_file_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_6_address1 <= grp_recv_data_burst_fu_221_reg_file_3_0_address1;
        else 
            reg_file_6_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_0_ce0, grp_send_data_burst_fu_305_reg_file_3_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_6_ce0 <= grp_send_data_burst_fu_305_reg_file_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_6_ce0 <= grp_recv_data_burst_fu_221_reg_file_3_0_ce0;
        else 
            reg_file_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_0_ce1, grp_send_data_burst_fu_305_reg_file_3_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_6_ce1 <= grp_send_data_burst_fu_305_reg_file_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_6_ce1 <= grp_recv_data_burst_fu_221_reg_file_3_0_ce1;
        else 
            reg_file_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_6_we0 <= grp_recv_data_burst_fu_221_reg_file_3_0_we0;
        else 
            reg_file_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_6_we1 <= grp_recv_data_burst_fu_221_reg_file_3_0_we1;
        else 
            reg_file_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_1_address0, grp_send_data_burst_fu_305_reg_file_3_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_7_address0 <= grp_send_data_burst_fu_305_reg_file_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_7_address0 <= grp_recv_data_burst_fu_221_reg_file_3_1_address0;
        else 
            reg_file_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_1_address1, grp_send_data_burst_fu_305_reg_file_3_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_7_address1 <= grp_send_data_burst_fu_305_reg_file_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_7_address1 <= grp_recv_data_burst_fu_221_reg_file_3_1_address1;
        else 
            reg_file_7_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_1_ce0, grp_send_data_burst_fu_305_reg_file_3_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_7_ce0 <= grp_send_data_burst_fu_305_reg_file_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_7_ce0 <= grp_recv_data_burst_fu_221_reg_file_3_1_ce0;
        else 
            reg_file_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_1_ce1, grp_send_data_burst_fu_305_reg_file_3_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_7_ce1 <= grp_send_data_burst_fu_305_reg_file_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_7_ce1 <= grp_recv_data_burst_fu_221_reg_file_3_1_ce1;
        else 
            reg_file_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_7_we0 <= grp_recv_data_burst_fu_221_reg_file_3_1_we0;
        else 
            reg_file_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_3_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_7_we1 <= grp_recv_data_burst_fu_221_reg_file_3_1_we1;
        else 
            reg_file_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_address0, grp_compute_fu_291_reg_file_4_0_address0, grp_send_data_burst_fu_305_reg_file_4_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_8_address0 <= grp_send_data_burst_fu_305_reg_file_4_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_address0 <= grp_compute_fu_291_reg_file_4_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_address0 <= grp_recv_data_burst_fu_221_reg_file_4_0_address0;
        else 
            reg_file_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_address1, grp_compute_fu_291_reg_file_4_0_address1, grp_send_data_burst_fu_305_reg_file_4_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_8_address1 <= grp_send_data_burst_fu_305_reg_file_4_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_address1 <= grp_compute_fu_291_reg_file_4_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_address1 <= grp_recv_data_burst_fu_221_reg_file_4_0_address1;
        else 
            reg_file_8_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_ce0, grp_compute_fu_291_reg_file_4_0_ce0, grp_send_data_burst_fu_305_reg_file_4_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_8_ce0 <= grp_send_data_burst_fu_305_reg_file_4_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_ce0 <= grp_compute_fu_291_reg_file_4_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_ce0 <= grp_recv_data_burst_fu_221_reg_file_4_0_ce0;
        else 
            reg_file_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_ce1, grp_compute_fu_291_reg_file_4_0_ce1, grp_send_data_burst_fu_305_reg_file_4_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_8_ce1 <= grp_send_data_burst_fu_305_reg_file_4_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_ce1 <= grp_compute_fu_291_reg_file_4_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_ce1 <= grp_recv_data_burst_fu_221_reg_file_4_0_ce1;
        else 
            reg_file_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_d0, grp_compute_fu_291_reg_file_4_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_d0 <= grp_compute_fu_291_reg_file_4_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_d0 <= grp_recv_data_burst_fu_221_reg_file_4_0_d0;
        else 
            reg_file_8_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_d1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_d1, grp_compute_fu_291_reg_file_4_0_d1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_d1 <= grp_compute_fu_291_reg_file_4_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_d1 <= grp_recv_data_burst_fu_221_reg_file_4_0_d1;
        else 
            reg_file_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_we0, grp_compute_fu_291_reg_file_4_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_we0 <= grp_compute_fu_291_reg_file_4_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_we0 <= grp_recv_data_burst_fu_221_reg_file_4_0_we0;
        else 
            reg_file_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_0_we1, grp_compute_fu_291_reg_file_4_0_we1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_8_we1 <= grp_compute_fu_291_reg_file_4_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_8_we1 <= grp_recv_data_burst_fu_221_reg_file_4_0_we1;
        else 
            reg_file_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_address0, grp_compute_fu_291_reg_file_4_1_address0, grp_send_data_burst_fu_305_reg_file_4_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_9_address0 <= grp_send_data_burst_fu_305_reg_file_4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_address0 <= grp_compute_fu_291_reg_file_4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_address0 <= grp_recv_data_burst_fu_221_reg_file_4_1_address0;
        else 
            reg_file_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_address1, grp_compute_fu_291_reg_file_4_1_address1, grp_send_data_burst_fu_305_reg_file_4_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_9_address1 <= grp_send_data_burst_fu_305_reg_file_4_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_address1 <= grp_compute_fu_291_reg_file_4_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_address1 <= grp_recv_data_burst_fu_221_reg_file_4_1_address1;
        else 
            reg_file_9_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_ce0, grp_compute_fu_291_reg_file_4_1_ce0, grp_send_data_burst_fu_305_reg_file_4_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_9_ce0 <= grp_send_data_burst_fu_305_reg_file_4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_ce0 <= grp_compute_fu_291_reg_file_4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_ce0 <= grp_recv_data_burst_fu_221_reg_file_4_1_ce0;
        else 
            reg_file_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_ce1, grp_compute_fu_291_reg_file_4_1_ce1, grp_send_data_burst_fu_305_reg_file_4_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_9_ce1 <= grp_send_data_burst_fu_305_reg_file_4_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_ce1 <= grp_compute_fu_291_reg_file_4_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_ce1 <= grp_recv_data_burst_fu_221_reg_file_4_1_ce1;
        else 
            reg_file_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_d0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_d0, grp_compute_fu_291_reg_file_4_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_d0 <= grp_compute_fu_291_reg_file_4_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_d0 <= grp_recv_data_burst_fu_221_reg_file_4_1_d0;
        else 
            reg_file_9_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_d1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_d1, grp_compute_fu_291_reg_file_4_1_d1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_d1 <= grp_compute_fu_291_reg_file_4_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_d1 <= grp_recv_data_burst_fu_221_reg_file_4_1_d1;
        else 
            reg_file_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_we0, grp_compute_fu_291_reg_file_4_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_we0 <= grp_compute_fu_291_reg_file_4_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_we0 <= grp_recv_data_burst_fu_221_reg_file_4_1_we0;
        else 
            reg_file_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_4_1_we1, grp_compute_fu_291_reg_file_4_1_we1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_9_we1 <= grp_compute_fu_291_reg_file_4_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_9_we1 <= grp_recv_data_burst_fu_221_reg_file_4_1_we1;
        else 
            reg_file_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_address0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_0_address0, grp_compute_fu_291_reg_file_0_0_address0, grp_send_data_burst_fu_305_reg_file_0_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_address0 <= grp_send_data_burst_fu_305_reg_file_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_address0 <= grp_compute_fu_291_reg_file_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_address0 <= grp_recv_data_burst_fu_221_reg_file_0_0_address0;
        else 
            reg_file_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_address1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_0_address1, grp_send_data_burst_fu_305_reg_file_0_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_address1 <= grp_send_data_burst_fu_305_reg_file_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_address1 <= grp_recv_data_burst_fu_221_reg_file_0_0_address1;
        else 
            reg_file_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_ce0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_0_ce0, grp_compute_fu_291_reg_file_0_0_ce0, grp_send_data_burst_fu_305_reg_file_0_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_ce0 <= grp_send_data_burst_fu_305_reg_file_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            reg_file_ce0 <= grp_compute_fu_291_reg_file_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_ce0 <= grp_recv_data_burst_fu_221_reg_file_0_0_ce0;
        else 
            reg_file_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_ce1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_0_ce1, grp_send_data_burst_fu_305_reg_file_0_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reg_file_ce1 <= grp_send_data_burst_fu_305_reg_file_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_ce1 <= grp_recv_data_burst_fu_221_reg_file_0_0_ce1;
        else 
            reg_file_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_we0_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_we0 <= grp_recv_data_burst_fu_221_reg_file_0_0_we0;
        else 
            reg_file_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_we1_assign_proc : process(grp_recv_data_burst_fu_221_reg_file_0_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_we1 <= grp_recv_data_burst_fu_221_reg_file_0_0_we1;
        else 
            reg_file_we1 <= ap_const_logic_0;
        end if; 
    end process;


    start_time_1_ack_in_assign_proc : process(start_time_1_vld_reg)
    begin
        if (((start_time_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (start_time_1_vld_reg = ap_const_logic_1)))) then 
            start_time_1_ack_in <= ap_const_logic_1;
        else 
            start_time_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    start_time_1_vld_in_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            start_time_1_vld_in <= ap_const_logic_1;
        else 
            start_time_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

end behav;
