Warning: Timer is in zero interconnect delay mode. (TIM-177)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -input_pins
        -nets
        -max_paths 50
        -transition_time
Design : cmsdk_mcu_system
Version: K-2015.06
Date   : Sun Mar 19 18:21:50 2023
****************************************

 z Timer is in zero interconnect delay mode.

Operating Conditions: ss_typical_max_1p62v_125c   Library: sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c
Wire Load Model Mode: Inactive.

  Startpoint: u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.235    0.700 z    2.700 f
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded[4] (net)     4        0.000      2.700 f
  u_ahb_gpio_1/u_iop_gpio/U199/D (NOR4_X1_A7TULL)        0.235     0.000 z    2.700 f
  u_ahb_gpio_1/u_iop_gpio/U199/Y (NOR4_X1_A7TULL)        0.396     0.441 z    3.141 r
  u_ahb_gpio_1/u_iop_gpio/n18 (net)             1                  0.000      3.141 r
  u_ahb_gpio_1/u_iop_gpio/U201/C (NAND4_X1_A7TULL)       0.396     0.000 z    3.141 r
  u_ahb_gpio_1/u_iop_gpio/U201/Y (NAND4_X1_A7TULL)       0.318     0.320 z    3.461 f
  u_ahb_gpio_1/u_iop_gpio/N304 (net)            1                  0.000      3.461 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_iop_gpio_002a_0000_0_0)    0.000 z    3.461 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.000    3.461 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.318    0.000 z    3.461 f
  data arrival time                                                           3.461

  clock FCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.521     20.679
  data required time                                                         20.679
  ------------------------------------------------------------------------------------
  data required time                                                         20.679
  data arrival time                                                          -3.461
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.218


  Startpoint: u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.204    0.676 z    2.676 f
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[4] (net)     4        0.000      2.676 f
  u_ahb_gpio_0/u_iop_gpio/U205/D (NOR4_X1_A7TULL)        0.204     0.000 z    2.676 f
  u_ahb_gpio_0/u_iop_gpio/U205/Y (NOR4_X1_A7TULL)        0.396     0.433 z    3.110 r
  u_ahb_gpio_0/u_iop_gpio/n25 (net)             1                  0.000      3.110 r
  u_ahb_gpio_0/u_iop_gpio/U207/C (NAND4_X1_A7TULL)       0.396     0.000 z    3.110 r
  u_ahb_gpio_0/u_iop_gpio/U207/Y (NAND4_X1_A7TULL)       0.318     0.320 z    3.430 f
  u_ahb_gpio_0/u_iop_gpio/N295 (net)            1                  0.000      3.430 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_iop_gpio_0000_0000_0_0)    0.000 z    3.430 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.000    3.430 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.318    0.000 z    3.430 f
  data arrival time                                                           3.430

  clock FCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.521     20.679
  data required time                                                         20.679
  ------------------------------------------------------------------------------------
  data required time                                                         20.679
  data arrival time                                                          -3.430
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.249


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.198    0.203 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.198    0.000 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.319    0.492 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.319    0.000 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.201    0.235 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.201    0.000 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.295    0.255 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.295    0.000 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.226    0.288 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.226    0.000 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.213    0.217 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.213    0.000 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.152    0.352 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.152    0.000 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.551    0.403 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5       0.000     14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U6845/B (NAND2_X1_A7TULL)    0.551    0.000 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U6845/Y (NAND2_X1_A7TULL)    0.609    0.521 z   14.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n8412 (net)     8       0.000     14.839 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_10_27_0)    0.000 z   14.839 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (net)    0.000   14.839 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.609    0.000 z   14.839 f
  data arrival time                                                          14.839

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.601     20.599
  data required time                                                         20.599
  ------------------------------------------------------------------------------------
  data required time                                                         20.599
  data arrival time                                                         -14.839
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.760


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.198    0.203 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.198    0.000 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.319    0.492 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.319    0.000 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.201    0.235 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.201    0.000 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.295    0.255 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.295    0.000 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.226    0.288 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.226    0.000 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.213    0.217 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.213    0.000 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.152    0.352 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U7354/A (INV_X1_A7TULL)    0.152    0.000 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U7354/Y (INV_X1_A7TULL)    0.393    0.288 z   14.203 r
  u_cortexm0integration/u_cortexm0/u_logic/n7595 (net)     8       0.000     14.203 r
  u_cortexm0integration/u_cortexm0/u_logic/U7355/B0 (OAI21_X1_A7TULL)    0.393    0.000 z   14.203 r
  u_cortexm0integration/u_cortexm0/u_logic/U7355/Y (OAI21_X1_A7TULL)    0.185    0.218 z   14.421 f
  u_cortexm0integration/u_cortexm0/u_logic/net14267 (net)     1    0.000     14.421 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_2)    0.000 z   14.421 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (net)    0.000   14.421 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.185    0.000 z   14.421 f
  data arrival time                                                          14.421

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.480     20.720
  data required time                                                         20.720
  ------------------------------------------------------------------------------------
  data required time                                                         20.720
  data arrival time                                                         -14.421
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 6.298


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.207    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.207    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.193    0.264 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4       0.000      8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.193    0.000 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.167    0.290 z    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.000    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)                 0.000      8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.894 f
  u_cortexm0integration/HADDR[19] (net)                            0.000      8.894 f
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.894 f
  n536 (net)                                                       0.000      8.894 f
  u_addr_decode/haddr[19] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z    8.894 f
  u_addr_decode/haddr[19] (net)                                    0.000      8.894 f
  u_addr_decode/U3/B (NOR4_X2_A7TULL)                    0.167     0.000 z    8.894 f
  u_addr_decode/U3/Y (NOR4_X2_A7TULL)                    0.311     0.290 z    9.184 r
  u_addr_decode/n1 (net)                        1                  0.000      9.184 r
  u_addr_decode/U4/B (NAND2_X2_A7TULL)                   0.311     0.000 z    9.184 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.114     0.135 z    9.319 f
  u_addr_decode/n5 (net)                        1                  0.000      9.319 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.114     0.000 z    9.319 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.184     0.289 z    9.609 f
  u_addr_decode/n12 (net)                       3                  0.000      9.609 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                  0.184     0.000 z    9.609 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                  0.461     0.388 z    9.997 r
  u_addr_decode/n8 (net)                        1                  0.000      9.997 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                 0.461     0.000 z    9.997 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                 0.181     0.195 z   10.192 f
  u_addr_decode/n19 (net)                       3                  0.000     10.192 f
  u_addr_decode/U15/A (NOR2_X1_A7TULL)                   0.181     0.000 z   10.192 f
  u_addr_decode/U15/Y (NOR2_X1_A7TULL)                   0.432     0.321 z   10.512 r
  u_addr_decode/apbsys_hsel (net)               3                  0.000     10.512 r
  u_addr_decode/apbsys_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z   10.512 r
  apbsys_hsel (net)                                                0.000     10.512 r
  u_apb_subsystem/HSEL (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000 z   10.512 r
  u_apb_subsystem/HSEL (net)                                       0.000     10.512 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z   10.512 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                          0.000     10.512 r
  u_apb_subsystem/u_ahb_to_apb/U124/B (NAND2_X2_A7TULL)    0.432    0.000 z   10.512 r
  u_apb_subsystem/u_ahb_to_apb/U124/Y (NAND2_X2_A7TULL)    0.165    0.181 z   10.693 f
  u_apb_subsystem/u_ahb_to_apb/n37 (net)        2                  0.000     10.693 f
  u_apb_subsystem/u_ahb_to_apb/U136/B (NOR2B_X1_A7TULL)    0.165    0.000 z   10.693 f
  u_apb_subsystem/u_ahb_to_apb/U136/Y (NOR2B_X1_A7TULL)    0.362    0.299 z   10.992 r
  u_apb_subsystem/u_ahb_to_apb/apb_select (net)     3              0.000     10.992 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z   10.992 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (net)      0.000     10.992 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.362    0.000 z   10.992 r
  data arrival time                                                          10.992

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.462     20.738
  data required time                                                         20.738
  ------------------------------------------------------------------------------------
  data required time                                                         20.738
  data arrival time                                                         -10.992
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 9.746


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.207    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.207    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.193    0.264 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4       0.000      8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.193    0.000 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.167    0.290 z    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.000    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)                 0.000      8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.894 f
  u_cortexm0integration/HADDR[19] (net)                            0.000      8.894 f
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.894 f
  n536 (net)                                                       0.000      8.894 f
  u_addr_decode/haddr[19] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z    8.894 f
  u_addr_decode/haddr[19] (net)                                    0.000      8.894 f
  u_addr_decode/U3/B (NOR4_X2_A7TULL)                    0.167     0.000 z    8.894 f
  u_addr_decode/U3/Y (NOR4_X2_A7TULL)                    0.311     0.290 z    9.184 r
  u_addr_decode/n1 (net)                        1                  0.000      9.184 r
  u_addr_decode/U4/B (NAND2_X2_A7TULL)                   0.311     0.000 z    9.184 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.114     0.135 z    9.319 f
  u_addr_decode/n5 (net)                        1                  0.000      9.319 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.114     0.000 z    9.319 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.184     0.289 z    9.609 f
  u_addr_decode/n12 (net)                       3                  0.000      9.609 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                  0.184     0.000 z    9.609 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                  0.461     0.388 z    9.997 r
  u_addr_decode/n8 (net)                        1                  0.000      9.997 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                 0.461     0.000 z    9.997 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                 0.181     0.195 z   10.192 f
  u_addr_decode/n19 (net)                       3                  0.000     10.192 f
  u_addr_decode/U17/A (NOR2_X1_A7TULL)                   0.181     0.000 z   10.192 f
  u_addr_decode/U17/Y (NOR2_X1_A7TULL)                   0.275     0.224 z   10.416 r
  u_addr_decode/n21 (net)                       2                  0.000     10.416 r
  u_addr_decode/U29/A (AND2_X2_A7TULL)                   0.275     0.000 z   10.416 r
  u_addr_decode/U29/Y (AND2_X2_A7TULL)                   0.116     0.279 z   10.695 r
  u_addr_decode/sysctrl_hsel (net)              2                  0.000     10.695 r
  u_addr_decode/sysctrl_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z   10.695 r
  sysctrl_hsel (net)                                               0.000     10.695 r
  u_cmsdk_mcu_sysctrl/HSEL (cmsdk_mcu_system_cmsdk_mcu_sysctrl_BE0_0)    0.000 z   10.695 r
  u_cmsdk_mcu_sysctrl/HSEL (net)                                   0.000     10.695 r
  u_cmsdk_mcu_sysctrl/U21/B (AND2_X2_A7TULL)             0.116     0.000 z   10.695 r
  u_cmsdk_mcu_sysctrl/U21/Y (AND2_X2_A7TULL)             0.126     0.252 z   10.947 r
  u_cmsdk_mcu_sysctrl/n60 (net)                 2                  0.000     10.947 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_33)    0.000 z   10.947 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (net)             0.000     10.947 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.126    0.000 z   10.947 r
  data arrival time                                                          10.947

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.395     20.805
  data required time                                                         20.805
  ------------------------------------------------------------------------------------
  data required time                                                         20.805
  data arrival time                                                         -10.947
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 9.858


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_system_rom_table/clk_gate_haddr_reg_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U511/A (NOR2_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U511/Y (NOR2_X1_A7TULL)    0.582    0.554 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n7228 (net)     5       0.000      4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U514/A (NOR2_X1_A7TULL)    0.582    0.000 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U514/Y (NOR2_X1_A7TULL)    0.194    0.195 z    4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/n20 (net)     1         0.000      4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/U515/C0 (OAI211_X2_A7TULL)    0.194    0.000 z    4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/U515/Y (OAI211_X2_A7TULL)    0.297    0.157 z    4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/n23 (net)     1         0.000      4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/U516/A (NAND2_X1_A7TULL)    0.297    0.000 z    4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/U516/Y (NAND2_X1_A7TULL)    0.227    0.225 z    4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/n24 (net)     1         0.000      4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U517/B (NAND2_X3_A7TULL)    0.227    0.000 z    4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U517/Y (NAND2_X3_A7TULL)    0.171    0.193 z    4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/n1754 (net)     3       0.000      4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/U522/A (NAND2_X4_A7TULL)    0.171    0.000 z    4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/U522/Y (NAND2_X4_A7TULL)    0.152    0.117 z    5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/n28 (net)     2         0.000      5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/U523/A (NAND2_X4_A7TULL)    0.152    0.000 z    5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/U523/Y (NAND2_X4_A7TULL)    0.160    0.151 z    5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/n7250 (net)     6       0.000      5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/U524/AN (NAND2B_X4_A7TULL)    0.160    0.000 z    5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/U524/Y (NAND2B_X4_A7TULL)    0.259    0.276 z    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2545 (net)     4       0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U525/A (INV_X4_A7TULL)    0.259    0.000 z    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U525/Y (INV_X4_A7TULL)    0.070    0.072 z    5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n27 (net)     1         0.000      5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U526/A (NOR2_X2_A7TULL)    0.070    0.000 z    5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U526/Y (NOR2_X2_A7TULL)    0.481    0.318 z    5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/n29 (net)     1         0.000      5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/U528/A0 (OAI22_X8_A7TULL)    0.481    0.000 z    5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/U528/Y (OAI22_X8_A7TULL)    0.244    0.267 z    6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/n7090 (net)    10       0.000      6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U62/A (AND2_X8_A7TULL)    0.244    0.000 z    6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U62/Y (AND2_X8_A7TULL)    0.071    0.265 z    6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/n7622 (net)     1       0.000      6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U5096/B (ADDH_X4_A7TULL)    0.071    0.000 z    6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U5096/CO (ADDH_X4_A7TULL)    0.090    0.229 z    6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n3429 (net)     1       0.000      6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5104/B (ADDH_X4_A7TULL)    0.090    0.000 z    6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5104/CO (ADDH_X4_A7TULL)    0.090    0.235 z    6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n3415 (net)     1       0.000      6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5092/B (ADDH_X4_A7TULL)    0.090    0.000 z    6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5092/CO (ADDH_X4_A7TULL)    0.091    0.236 z    7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/n3438 (net)     1       0.000      7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/U5112/B (ADDH_X4_A7TULL)    0.091    0.000 z    7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/U5112/CO (ADDH_X4_A7TULL)    0.090    0.236 z    7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/n3406 (net)     1       0.000      7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U5083/B (ADDH_X4_A7TULL)    0.090    0.000 z    7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U5083/CO (ADDH_X4_A7TULL)    0.077    0.222 z    7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/n5693 (net)     2       0.000      7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/U547/A (NAND2_X2_A7TULL)    0.077    0.000 z    7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/U547/Y (NAND2_X2_A7TULL)    0.143    0.110 z    7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/n37 (net)     1         0.000      7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U548/A (INV_X3_A7TULL)    0.143    0.000 z    7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U548/Y (INV_X3_A7TULL)    0.084    0.092 z    7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/n5688 (net)     1       0.000      7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/U6891/B (ADDH_X4_A7TULL)    0.084    0.000 z    7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/U6891/CO (ADDH_X4_A7TULL)    0.075    0.219 z    7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/n3467 (net)     1       0.000      7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/U5150/B (ADDH_X2_A7TULL)    0.075    0.000 z    7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/U5150/CO (ADDH_X2_A7TULL)    0.112    0.265 z    8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/n1386 (net)     2       0.000      8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/U2312/A (INV_X2_A7TULL)    0.112    0.000 z    8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/U2312/Y (INV_X2_A7TULL)    0.097    0.101 z    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/n1387 (net)     1       0.000      8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2313/A (NOR2_X2_A7TULL)    0.097    0.000 z    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2313/Y (NOR2_X2_A7TULL)    0.084    0.083 z    8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n1553 (net)     2       0.000      8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U63/A (AND2_X4_A7TULL)    0.084    0.000 z    8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U63/Y (AND2_X4_A7TULL)    0.077    0.219 z    8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/n7641 (net)     1       0.000      8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/U2452/B (ADDH_X2_A7TULL)    0.077    0.000 z    8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/U2452/CO (ADDH_X2_A7TULL)    0.091    0.246 z    8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/n1389 (net)     1       0.000      8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/U2316/B (XOR2_X2_A7TULL)    0.091    0.000 z    8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/U2316/Y (XOR2_X2_A7TULL)    0.416    0.272 z    9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/n5714 (net)     2       0.000      9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/A1N (OAI2BB1_X4_A7TULL)    0.416    0.000 z    9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/Y (OAI2BB1_X4_A7TULL)    0.284    0.399 z    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.000    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U6909/C (NAND4B_X4_A7TULL)    0.284    0.000 z    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U6909/Y (NAND4B_X4_A7TULL)    0.244    0.257 z    9.796 f
  u_cortexm0integration/u_cortexm0/u_logic/n7103 (net)     2       0.000      9.796 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/B0 (AO22_X8_A7TULL)    0.244    0.000 z    9.796 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/Y (AO22_X8_A7TULL)    0.146    0.477 z   10.273 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (net)     7    0.000   10.273 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   10.273 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (net)                 0.000     10.273 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   10.273 f
  u_cortexm0integration/HTRANS[1] (net)                            0.000     10.273 f
  u_cortexm0integration/HTRANS[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   10.273 f
  n556 (net)                                                       0.000     10.273 f
  u_system_rom_table/HTRANS[1] (cmsdk_mcu_system_cmsdk_ahb_cs_rom_table_f0000000_e00ff000_1_f0200000_0_0)    0.000 z   10.273 f
  u_system_rom_table/HTRANS[1] (net)                               0.000     10.273 f
  u_system_rom_table/U30/A (AND2_X2_A7TULL)              0.146     0.000 z   10.273 f
  u_system_rom_table/U30/Y (AND2_X2_A7TULL)              0.081     0.264 z   10.537 f
  u_system_rom_table/n29 (net)                  1                  0.000     10.537 f
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_34)    0.000 z   10.537 f
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (net)             0.000     10.537 f
  u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.081    0.000 z   10.537 f
  data arrival time                                                          10.537

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.449     20.751
  data required time                                                         20.751
  ------------------------------------------------------------------------------------
  data required time                                                         20.751
  data arrival time                                                         -10.537
  ------------------------------------------------------------------------------------
  slack (MET)                                                                10.214


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/Q (SDFFRQ_X1_A7TULL)    0.243    0.652 z    2.652 r
  u_cortexm0integration/u_cortexm0/u_logic/n8987 (net)     4       0.000      2.652 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/A (INV_X1_A7TULL)    0.243    0.000 z    2.652 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/Y (INV_X1_A7TULL)    0.166    0.177 z    2.828 f
  u_cortexm0integration/u_cortexm0/u_logic/n6554 (net)     3       0.000      2.828 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/B (NOR2_X1_A7TULL)    0.166    0.000 z    2.828 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/Y (NOR2_X1_A7TULL)    0.541    0.402 z    3.230 r
  u_cortexm0integration/u_cortexm0/u_logic/n1608 (net)     5       0.000      3.230 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/B (NAND3_X1_A7TULL)    0.541    0.000 z    3.230 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/Y (NAND3_X1_A7TULL)    0.482    0.444 z    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/n1622 (net)     4       0.000      3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/B (NOR2_X1_A7TULL)    0.482    0.000 z    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/Y (NOR2_X1_A7TULL)    0.494    0.425 z    4.098 r
  u_cortexm0integration/u_cortexm0/u_logic/n3198 (net)     4       0.000      4.098 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/B1 (AOI22_X1_A7TULL)    0.494    0.000 z    4.098 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/Y (AOI22_X1_A7TULL)    0.287    0.328 z    4.426 f
  u_cortexm0integration/u_cortexm0/u_logic/n1618 (net)     1       0.000      4.426 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/C0 (OAI2B11_X2_A7TULL)    0.287    0.000 z    4.426 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.314    0.192 z    4.618 r
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      4.618 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.314    0.000 z    4.618 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.202    0.271 z    4.890 r
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      4.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.202    0.000 z    4.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.172    0.189 z    5.078 f
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      5.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.172    0.000 z    5.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.355    0.389 z    5.467 r
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      5.467 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.355    0.000 z    5.467 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.134    0.162 z    5.630 f
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      5.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.134    0.000 z    5.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.191    0.334 z    5.964 f
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      5.964 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.191    0.000 z    5.964 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.135    0.150 z    6.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      6.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.135    0.000 z    6.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.132    0.118 z    6.231 f
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      6.231 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.132    0.000 z    6.231 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.276    0.234 z    6.465 r
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      6.465 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.276    0.000 z    6.465 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.286    0.272 z    6.737 f
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      6.737 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.286    0.000 z    6.737 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.186    0.396 z    7.133 f
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      7.133 f
  u_cortexm0integration/u_cortexm0/u_logic/U2706/A (NOR2_X1_A7TULL)    0.186    0.000 z    7.133 f
  u_cortexm0integration/u_cortexm0/u_logic/U2706/Y (NOR2_X1_A7TULL)    0.240    0.212 z    7.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n1703 (net)     1       0.000      7.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U2707/B (NAND2_X2_A7TULL)    0.240    0.000 z    7.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U2707/Y (NAND2_X2_A7TULL)    0.119    0.138 z    7.484 f
  u_cortexm0integration/u_cortexm0/u_logic/n7252 (net)     2       0.000      7.484 f
  u_cortexm0integration/u_cortexm0/u_logic/U2711/A (NOR2_X1_A7TULL)    0.119    0.000 z    7.484 f
  u_cortexm0integration/u_cortexm0/u_logic/U2711/Y (NOR2_X1_A7TULL)    0.434    0.305 z    7.788 r
  u_cortexm0integration/u_cortexm0/u_logic/n8431 (net)     4       0.000      7.788 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_3_20_0)    0.000 z    7.788 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (net)    0.000    7.788 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.434    0.000 z    7.788 r
  data arrival time                                                           7.788

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.482     20.718
  data required time                                                         20.718
  ------------------------------------------------------------------------------------
  data required time                                                         20.718
  data arrival time                                                          -7.788
  ------------------------------------------------------------------------------------
  slack (MET)                                                                12.929


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.130    0.410 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4       0.000      6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5157/B (NOR2_X1_A7TULL)    0.130    0.000 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5157/Y (NOR2_X1_A7TULL)    0.190    0.185 z    6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/n8332 (net)     1       0.000      6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Rb7m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_14)    0.000 z    6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Rb7m85_reg/EN (net)    0.000    6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.190    0.000 z    6.878 r
  data arrival time                                                           6.878

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.413     20.787
  data required time                                                         20.787
  ------------------------------------------------------------------------------------
  data required time                                                         20.787
  data arrival time                                                          -6.878
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.909


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.130    0.410 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4       0.000      6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5159/B (NOR2_X1_A7TULL)    0.130    0.000 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5159/Y (NOR2_X1_A7TULL)    0.190    0.185 z    6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/n8334 (net)     1       0.000      6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_J07m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_16)    0.000 z    6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_J07m85_reg/EN (net)    0.000    6.878 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.190    0.000 z    6.878 r
  data arrival time                                                           6.878

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.413     20.787
  data required time                                                         20.787
  ------------------------------------------------------------------------------------
  data required time                                                         20.787
  data arrival time                                                          -6.878
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.909


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.130    0.410 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4       0.000      6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5160/A (NOR2_X1_A7TULL)    0.130    0.000 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5160/Y (NOR2_X1_A7TULL)    0.189    0.164 z    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n8333 (net)     1       0.000      6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_15)    0.000 z    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (net)    0.000    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.189    0.000 z    6.856 r
  data arrival time                                                           6.856

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.413     20.787
  data required time                                                         20.787
  ------------------------------------------------------------------------------------
  data required time                                                         20.787
  data arrival time                                                          -6.856
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.931


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/B (AND2_X2_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U5146/Y (AND2_X2_A7TULL)    0.130    0.410 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/n3475 (net)     4       0.000      6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5147/A (NOR2_X1_A7TULL)    0.130    0.000 z    6.692 f
  u_cortexm0integration/u_cortexm0/u_logic/U5147/Y (NOR2_X1_A7TULL)    0.189    0.164 z    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n8335 (net)     1       0.000      6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_17)    0.000 z    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (net)    0.000    6.856 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.189    0.000 z    6.856 r
  data arrival time                                                           6.856

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.413     20.787
  data required time                                                         20.787
  ------------------------------------------------------------------------------------
  data required time                                                         20.787
  data arrival time                                                          -6.856
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.931


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U3695/A (NOR2_X2_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U3695/Y (NOR2_X2_A7TULL)    0.491    0.414 z    6.697 r
  u_cortexm0integration/u_cortexm0/u_logic/n8241 (net)     6       0.000      6.697 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_0)    0.000 z    6.697 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (net)    0.000    6.697 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.491    0.000 z    6.697 r
  data arrival time                                                           6.697

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.498     20.702
  data required time                                                         20.702
  ------------------------------------------------------------------------------------
  data required time                                                         20.702
  data arrival time                                                          -6.697
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.005


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/AN (NAND2B_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/Y (NAND2B_X1_A7TULL)    0.253    0.398 z    6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n2563 (net)     3       0.000      6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/B (NAND2B_X1_A7TULL)    0.253    0.000 z    6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/Y (NAND2B_X1_A7TULL)    0.174    0.192 z    6.284 r
  u_cortexm0integration/u_cortexm0/u_logic/n3473 (net)     2       0.000      6.284 r
  u_cortexm0integration/u_cortexm0/u_logic/U5155/A (NOR2_X1_A7TULL)    0.174    0.000 z    6.284 r
  u_cortexm0integration/u_cortexm0/u_logic/U5155/Y (NOR2_X1_A7TULL)    0.149    0.150 z    6.433 f
  u_cortexm0integration/u_cortexm0/u_logic/n5567 (net)     3       0.000      6.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U6814/A (AND2_X2_A7TULL)    0.149    0.000 z    6.433 f
  u_cortexm0integration/u_cortexm0/u_logic/U6814/Y (AND2_X2_A7TULL)    0.097    0.280 z    6.714 f
  u_cortexm0integration/u_cortexm0/u_logic/n8324 (net)     2       0.000      6.714 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N87m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_6)    0.000 z    6.714 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N87m85_reg/EN (net)    0.000    6.714 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.097    0.000 z    6.714 f
  data arrival time                                                           6.714

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.454     20.746
  data required time                                                         20.746
  ------------------------------------------------------------------------------------
  data required time                                                         20.746
  data arrival time                                                          -6.714
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.032


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.114    0.694 z    2.694 f
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.694 f
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.114    0.000 z    2.694 f
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.253    0.337 z    3.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.253    0.000 z    3.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.818    0.574 z    3.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.818    0.000 z    3.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.467    0.479 z    4.084 f
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.084 f
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.467    0.000 z    4.084 f
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.270    0.297 z    4.381 r
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.381 r
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.270    0.000 z    4.381 r
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.122    0.147 z    4.528 f
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.528 f
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.122    0.000 z    4.528 f
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.132    0.111 z    4.639 r
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.132    0.000 z    4.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.318    0.269 z    4.907 f
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.318    0.000 z    4.907 f
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.194    0.207 z    5.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.194    0.000 z    5.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.240    0.190 z    5.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.240    0.000 z    5.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.124    0.145 z    5.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.124    0.000 z    5.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.164    0.235 z    5.685 r
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.685 r
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.164    0.000 z    5.685 r
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.145    0.141 z    5.826 f
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.826 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/AN (NAND2B_X1_A7TULL)    0.145    0.000 z    5.826 f
  u_cortexm0integration/u_cortexm0/u_logic/U3820/Y (NAND2B_X1_A7TULL)    0.195    0.351 z    6.177 f
  u_cortexm0integration/u_cortexm0/u_logic/n3473 (net)     2       0.000      6.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U3826/A (NOR2_X1_A7TULL)    0.195    0.000 z    6.177 f
  u_cortexm0integration/u_cortexm0/u_logic/U3826/Y (NOR2_X1_A7TULL)    0.664    0.461 z    6.639 r
  u_cortexm0integration/u_cortexm0/u_logic/n8323 (net)     5       0.000      6.639 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ca7m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_5)    0.000 z    6.639 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ca7m85_reg/EN (net)    0.000    6.639 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.664    0.000 z    6.639 r
  data arrival time                                                           6.639

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.521     20.679
  data required time                                                         20.679
  ------------------------------------------------------------------------------------
  data required time                                                         20.679
  data arrival time                                                          -6.639
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.041


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U7313/A (NOR3_X1_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U7313/Y (NOR3_X1_A7TULL)    0.338    0.302 z    6.584 r
  u_cortexm0integration/u_cortexm0/u_logic/Swe775 (net)     1      0.000      6.584 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_1)    0.000 z    6.584 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (net)    0.000    6.584 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.338    0.000 z    6.584 r
  data arrival time                                                           6.584

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.455     20.745
  data required time                                                         20.745
  ------------------------------------------------------------------------------------
  data required time                                                         20.745
  data arrival time                                                          -6.584
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.161


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/AN (NAND2B_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/Y (NAND2B_X1_A7TULL)    0.253    0.398 z    6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n2563 (net)     3       0.000      6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/A (INV_X1_A7TULL)    0.253    0.000 z    6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/Y (INV_X1_A7TULL)    0.161    0.177 z    6.269 r
  u_cortexm0integration/u_cortexm0/u_logic/n3446 (net)     2       0.000      6.269 r
  u_cortexm0integration/u_cortexm0/u_logic/U3891/B (NAND3_X2_A7TULL)    0.161    0.000 z    6.269 r
  u_cortexm0integration/u_cortexm0/u_logic/U3891/Y (NAND3_X2_A7TULL)    0.175    0.174 z    6.443 f
  u_cortexm0integration/u_cortexm0/u_logic/n3474 (net)     2       0.000      6.443 f
  u_cortexm0integration/u_cortexm0/u_logic/U3892/A (NOR2_X1_A7TULL)    0.175    0.000 z    6.443 f
  u_cortexm0integration/u_cortexm0/u_logic/U3892/Y (NOR2_X1_A7TULL)    0.190    0.178 z    6.621 r
  u_cortexm0integration/u_cortexm0/u_logic/n8325 (net)     1       0.000      6.621 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Sxhl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_7)    0.000 z    6.621 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Sxhl85_reg/EN (net)    0.000    6.621 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.190    0.000 z    6.621 r
  data arrival time                                                           6.621

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.413     20.787
  data required time                                                         20.787
  ------------------------------------------------------------------------------------
  data required time                                                         20.787
  data arrival time                                                          -6.621
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.166


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/AN (NAND2B_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3819/Y (NAND2B_X1_A7TULL)    0.253    0.398 z    6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/n2563 (net)     3       0.000      6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/A (INV_X1_A7TULL)    0.253    0.000 z    6.092 f
  u_cortexm0integration/u_cortexm0/u_logic/U3890/Y (INV_X1_A7TULL)    0.161    0.177 z    6.269 r
  u_cortexm0integration/u_cortexm0/u_logic/n3446 (net)     2       0.000      6.269 r
  u_cortexm0integration/u_cortexm0/u_logic/U138/A (AND4_X1_A7TULL)    0.161    0.000 z    6.269 r
  u_cortexm0integration/u_cortexm0/u_logic/U138/Y (AND4_X1_A7TULL)    0.150    0.363 z    6.632 r
  u_cortexm0integration/u_cortexm0/u_logic/n7644 (net)     1       0.000      6.632 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Qugl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_8)    0.000 z    6.632 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Qugl85_reg/EN (net)    0.000    6.632 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.150    0.000 z    6.632 r
  data arrival time                                                           6.632

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.402     20.798
  data required time                                                         20.798
  ------------------------------------------------------------------------------------
  data required time                                                         20.798
  data arrival time                                                          -6.632
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.166


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/QN (SDFFS_X1_A7TULL)    0.687    0.974 z    2.974 f
  u_cortexm0integration/u_cortexm0/u_logic/n8157 (net)    16       0.000      2.974 f
  u_cortexm0integration/u_cortexm0/u_logic/U550/A (INV_X1_A7TULL)    0.687    0.000 z    2.974 f
  u_cortexm0integration/u_cortexm0/u_logic/U550/Y (INV_X1_A7TULL)    1.057    0.868 z    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/n1487 (net)    23       0.000      3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U3726/B (NAND2_X1_A7TULL)    1.057    0.000 z    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U3726/Y (NAND2_X1_A7TULL)    0.603    0.572 z    4.414 f
  u_cortexm0integration/u_cortexm0/u_logic/n7007 (net)     7       0.000      4.414 f
  u_cortexm0integration/u_cortexm0/u_logic/U3727/B (NAND2_X1_A7TULL)    0.603    0.000 z    4.414 f
  u_cortexm0integration/u_cortexm0/u_logic/U3727/Y (NAND2_X1_A7TULL)    0.255    0.287 z    4.700 r
  u_cortexm0integration/u_cortexm0/u_logic/n5994 (net)     2       0.000      4.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U7208/B0 (OAI21_X1_A7TULL)    0.255    0.000 z    4.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U7208/Y (OAI21_X1_A7TULL)    0.268    0.222 z    4.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n7449 (net)     2       0.000      4.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U7209/A0 (AOI22_X1_A7TULL)    0.268    0.000 z    4.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U7209/Y (AOI22_X1_A7TULL)    0.273    0.234 z    5.157 r
  u_cortexm0integration/u_cortexm0/u_logic/n5996 (net)     1       0.000      5.157 r
  u_cortexm0integration/u_cortexm0/u_logic/U7210/B (AND3_X2_A7TULL)    0.273    0.000 z    5.157 r
  u_cortexm0integration/u_cortexm0/u_logic/U7210/Y (AND3_X2_A7TULL)    0.143    0.346 z    5.503 r
  u_cortexm0integration/u_cortexm0/u_logic/n6080 (net)     2       0.000      5.503 r
  u_cortexm0integration/u_cortexm0/u_logic/U7220/B0 (OAI211_X1_A7TULL)    0.143    0.000 z    5.503 r
  u_cortexm0integration/u_cortexm0/u_logic/U7220/Y (OAI211_X1_A7TULL)    0.370    0.298 z    5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/n6122 (net)     2       0.000      5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/U7311/B0 (AOI211_X2_A7TULL)    0.370    0.000 z    5.801 f
  u_cortexm0integration/u_cortexm0/u_logic/U7311/Y (AOI211_X2_A7TULL)    0.527    0.447 z    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/n6123 (net)     1       0.000      6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U7312/B1 (OAI22_X4_A7TULL)    0.527    0.000 z    6.247 r
  u_cortexm0integration/u_cortexm0/u_logic/U7312/Y (OAI22_X4_A7TULL)    0.167    0.245 z    6.492 f
  u_cortexm0integration/u_cortexm0/u_logic/n8328 (net)     2       0.000      6.492 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ps5l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_10)    0.000 z    6.492 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ps5l85_reg/EN (net)    0.000    6.492 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.167    0.000 z    6.492 f
  data arrival time                                                           6.492

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.475     20.725
  data required time                                                         20.725
  ------------------------------------------------------------------------------------
  data required time                                                         20.725
  data arrival time                                                          -6.492
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.233


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/A (NAND2_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3684/Y (NAND2_X1_A7TULL)    0.361    0.325 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/n7443 (net)     5       0.000      6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U8291/A (NOR2_X1_A7TULL)    0.361    0.000 z    6.282 f
  u_cortexm0integration/u_cortexm0/u_logic/U8291/Y (NOR2_X1_A7TULL)    0.228    0.232 z    6.514 r
  u_cortexm0integration/u_cortexm0/u_logic/n8321 (net)     1       0.000      6.514 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Fxol85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_3)    0.000 z    6.514 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Fxol85_reg/EN (net)    0.000    6.514 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.228    0.000 z    6.514 r
  data arrival time                                                           6.514

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.424     20.776
  data required time                                                         20.776
  ------------------------------------------------------------------------------------
  data required time                                                         20.776
  data arrival time                                                          -6.514
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.262


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.237    0.701 z    2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6                 0.000      2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000 z    2.701 f
  u_ahb_gpio_1/IOADDR[8] (net)                                     0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                          0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)         0.237     0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)         0.297     0.946 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3                  0.000      3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)        0.297     0.000 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)        1.418     1.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14                  0.000      4.647 r
  u_ahb_gpio_1/u_iop_gpio/U144/A (NAND3_X1_A7TULL)       1.418     0.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/U144/Y (NAND3_X1_A7TULL)       0.526     0.488 z    5.135 f
  u_ahb_gpio_1/u_iop_gpio/n319 (net)            2                  0.000      5.135 f
  u_ahb_gpio_1/u_iop_gpio/U145/C (NOR3_X1_A7TULL)        0.526     0.000 z    5.135 f
  u_ahb_gpio_1/u_iop_gpio/U145/Y (NOR3_X1_A7TULL)        0.805     0.688 z    5.823 r
  u_ahb_gpio_1/u_iop_gpio/n121 (net)            4                  0.000      5.823 r
  u_ahb_gpio_1/u_iop_gpio/U344/B0 (AOI31_X2_A7TULL)      0.805     0.000 z    5.823 r
  u_ahb_gpio_1/u_iop_gpio/U344/Y (AOI31_X2_A7TULL)       0.255     0.195 z    6.018 f
  u_ahb_gpio_1/u_iop_gpio/n127 (net)            2                  0.000      6.018 f
  u_ahb_gpio_1/u_iop_gpio/U346/A0 (OAI32_X2_A7TULL)      0.255     0.000 z    6.018 f
  u_ahb_gpio_1/u_iop_gpio/U346/Y (OAI32_X2_A7TULL)       0.481     0.389 z    6.407 r
  u_ahb_gpio_1/u_iop_gpio/n597 (net)            1                  0.000      6.407 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_41)    0.000 z    6.407 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (net)    0.000    6.407 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/E (TLATNTSCA_X8_A7TULL)    0.481    0.000 z    6.407 r
  data arrival time                                                           6.407

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.496     20.704
  data required time                                                         20.704
  ------------------------------------------------------------------------------------
  data required time                                                         20.704
  data arrival time                                                          -6.407
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.297


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.237    0.701 z    2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6                 0.000      2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000 z    2.701 f
  u_ahb_gpio_1/IOADDR[8] (net)                                     0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                          0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)         0.237     0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)         0.297     0.946 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3                  0.000      3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)        0.297     0.000 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)        1.418     1.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14                  0.000      4.647 r
  u_ahb_gpio_1/u_iop_gpio/U144/A (NAND3_X1_A7TULL)       1.418     0.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/U144/Y (NAND3_X1_A7TULL)       0.526     0.488 z    5.135 f
  u_ahb_gpio_1/u_iop_gpio/n319 (net)            2                  0.000      5.135 f
  u_ahb_gpio_1/u_iop_gpio/U145/C (NOR3_X1_A7TULL)        0.526     0.000 z    5.135 f
  u_ahb_gpio_1/u_iop_gpio/U145/Y (NOR3_X1_A7TULL)        0.805     0.688 z    5.823 r
  u_ahb_gpio_1/u_iop_gpio/n121 (net)            4                  0.000      5.823 r
  u_ahb_gpio_1/u_iop_gpio/U146/A (INV_X1_A7TULL)         0.805     0.000 z    5.823 r
  u_ahb_gpio_1/u_iop_gpio/U146/Y (INV_X1_A7TULL)         0.219     0.189 z    6.012 f
  u_ahb_gpio_1/u_iop_gpio/n2 (net)              1                  0.000      6.012 f
  u_ahb_gpio_1/u_iop_gpio/U157/A0 (AOI211_X1_A7TULL)     0.219     0.000 z    6.012 f
  u_ahb_gpio_1/u_iop_gpio/U157/Y (AOI211_X1_A7TULL)      0.410     0.404 z    6.415 r
  u_ahb_gpio_1/u_iop_gpio/n596 (net)            1                  0.000      6.415 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_40)    0.000 z    6.415 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (net)    0.000    6.415 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/E (TLATNTSCA_X8_A7TULL)    0.410    0.000 z    6.415 r
  data arrival time                                                           6.415

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.475     20.725
  data required time                                                         20.725
  ------------------------------------------------------------------------------------
  data required time                                                         20.725
  data arrival time                                                          -6.415
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.309


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/B (NAND2B_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/Y (NAND2B_X1_A7TULL)    0.299    0.276 z    6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/n7369 (net)     4       0.000      6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/U5118/A (NOR2_X1_A7TULL)    0.299    0.000 z    6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/U5118/Y (NOR2_X1_A7TULL)    0.211    0.214 z    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n8320 (net)     1       0.000      6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_J3rl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_2)    0.000 z    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_J3rl85_reg/EN (net)    0.000    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.211    0.000 z    6.448 r
  data arrival time                                                           6.448

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.448
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.333


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/B (NAND2B_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/Y (NAND2B_X1_A7TULL)    0.299    0.276 z    6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/n7369 (net)     4       0.000      6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/U3957/A (NOR2_X1_A7TULL)    0.299    0.000 z    6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/U3957/Y (NOR2_X1_A7TULL)    0.211    0.214 z    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n8322 (net)     1       0.000      6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N3nl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_4)    0.000 z    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N3nl85_reg/EN (net)    0.000    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.211    0.000 z    6.448 r
  data arrival time                                                           6.448

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.448
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.333


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3677/Y (NOR2_X1_A7TULL)    0.336    0.264 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/n2561 (net)     3       0.000      5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/B (NAND2B_X1_A7TULL)    0.336    0.000 z    5.957 r
  u_cortexm0integration/u_cortexm0/u_logic/U3955/Y (NAND2B_X1_A7TULL)    0.299    0.276 z    6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/n7369 (net)     4       0.000      6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/U4104/A (NOR2_X1_A7TULL)    0.299    0.000 z    6.233 f
  u_cortexm0integration/u_cortexm0/u_logic/U4104/Y (NOR2_X1_A7TULL)    0.211    0.214 z    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/n8331 (net)     1       0.000      6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Znll85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_13)    0.000 z    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Znll85_reg/EN (net)    0.000    6.448 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.211    0.000 z    6.448 r
  data arrival time                                                           6.448

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.448
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.333


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/Y (NOR2_X1_A7TULL)    0.281    0.232 z    5.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n3461 (net)     2       0.000      5.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/C (NAND3_X1_A7TULL)    0.281    0.000 z    5.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/Y (NAND3_X1_A7TULL)    0.297    0.282 z    6.207 f
  u_cortexm0integration/u_cortexm0/u_logic/n3444 (net)     2       0.000      6.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U3888/A (NOR2_X1_A7TULL)    0.297    0.000 z    6.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U3888/Y (NOR2_X1_A7TULL)    0.211    0.214 z    6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/n8330 (net)     1       0.000      6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_H0ql85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_12)    0.000 z    6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_H0ql85_reg/EN (net)    0.000    6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.211    0.000 z    6.420 r
  data arrival time                                                           6.420

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.420
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.360


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/A (INV_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U911/Y (INV_X1_A7TULL)    0.519    0.533 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/n2693 (net)    11       0.000      4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/A (NAND2_X1_A7TULL)    0.519    0.000 z    4.120 r
  u_cortexm0integration/u_cortexm0/u_logic/U3613/Y (NAND2_X1_A7TULL)    0.362    0.326 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/n6917 (net)     3       0.000      4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/B0 (OAI21_X2_A7TULL)    0.362    0.000 z    4.446 f
  u_cortexm0integration/u_cortexm0/u_logic/U3614/Y (OAI21_X2_A7TULL)    0.220    0.168 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/n2352 (net)     1       0.000      4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/A (NAND2_X1_A7TULL)    0.220    0.000 z    4.613 r
  u_cortexm0integration/u_cortexm0/u_logic/U3615/Y (NAND2_X1_A7TULL)    0.231    0.160 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/n2357 (net)     1       0.000      4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/B (NAND4_X1_A7TULL)    0.231    0.000 z    4.773 f
  u_cortexm0integration/u_cortexm0/u_logic/U3621/Y (NAND4_X1_A7TULL)    0.168    0.182 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/n2359 (net)     1       0.000      4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/A (INV_X1_A7TULL)    0.168    0.000 z    4.955 r
  u_cortexm0integration/u_cortexm0/u_logic/U3622/Y (INV_X1_A7TULL)    0.135    0.140 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/n2379 (net)     1       0.000      5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/A (NAND4_X4_A7TULL)    0.135    0.000 z    5.095 f
  u_cortexm0integration/u_cortexm0/u_logic/U3646/Y (NAND4_X4_A7TULL)    0.198    0.142 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/n2481 (net)     3       0.000      5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/A (NAND2_X1_A7TULL)    0.198    0.000 z    5.237 r
  u_cortexm0integration/u_cortexm0/u_logic/U3650/Y (NAND2_X1_A7TULL)    0.129    0.144 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/n2382 (net)     1       0.000      5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/AN (NAND2B_X2_A7TULL)    0.129    0.000 z    5.381 f
  u_cortexm0integration/u_cortexm0/u_logic/U3651/Y (NAND2B_X2_A7TULL)    0.170    0.313 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2525 (net)     3       0.000      5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/A (NOR2_X1_A7TULL)    0.170    0.000 z    5.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3886/Y (NOR2_X1_A7TULL)    0.281    0.232 z    5.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n3461 (net)     2       0.000      5.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/C (NAND3_X1_A7TULL)    0.281    0.000 z    5.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U3887/Y (NAND3_X1_A7TULL)    0.297    0.282 z    6.207 f
  u_cortexm0integration/u_cortexm0/u_logic/n3444 (net)     2       0.000      6.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U5120/A (NOR2_X1_A7TULL)    0.297    0.000 z    6.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U5120/Y (NOR2_X1_A7TULL)    0.211    0.214 z    6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/n8336 (net)     1       0.000      6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_I88l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_18)    0.000 z    6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_I88l85_reg/EN (net)    0.000    6.420 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.211    0.000 z    6.420 r
  data arrival time                                                           6.420

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.420
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.360


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    4.736 r
  u_cortexm0integration/HREADY (net)                               0.000      4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (net)                    0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)          0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.427    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.003    0.796 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26       0.000      5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/A (INV_X1_A7TULL)    1.003    0.000 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/Y (INV_X1_A7TULL)    0.468    0.468 z    5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/n2685 (net)     8       0.000      5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U4165/A (NOR2_X1_A7TULL)    0.468    0.000 z    5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U4165/Y (NOR2_X1_A7TULL)    0.347    0.347 z    6.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n8318 (net)     2       0.000      6.346 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_X98l85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_0)    0.000 z    6.346 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_X98l85_reg_1/EN (net)    0.000    6.346 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.347    0.000 z    6.346 r
  data arrival time                                                           6.346

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.458     20.742
  data required time                                                         20.742
  ------------------------------------------------------------------------------------
  data required time                                                         20.742
  data arrival time                                                          -6.346
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.397


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    4.736 r
  u_cortexm0integration/HREADY (net)                               0.000      4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (net)                    0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)          0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.427    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.003    0.796 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26       0.000      5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/A (INV_X1_A7TULL)    1.003    0.000 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/Y (INV_X1_A7TULL)    0.468    0.468 z    5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/n2685 (net)     8       0.000      5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U7901/B0 (AOI31_X1_A7TULL)    0.468    0.000 z    5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U7901/Y (AOI31_X1_A7TULL)    0.277    0.320 z    6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/n8327 (net)     1       0.000      6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Mdgl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_9)    0.000 z    6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Mdgl85_reg/EN (net)    0.000    6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.277    0.000 z    6.319 r
  data arrival time                                                           6.319

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.438     20.762
  data required time                                                         20.762
  ------------------------------------------------------------------------------------
  data required time                                                         20.762
  data arrival time                                                          -6.319
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.443


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    4.736 r
  u_cortexm0integration/HREADY (net)                               0.000      4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (net)                    0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)          0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.427    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.003    0.796 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26       0.000      5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/A (INV_X1_A7TULL)    1.003    0.000 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U820/Y (INV_X1_A7TULL)    0.468    0.468 z    5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/n2685 (net)     8       0.000      5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U8298/B0 (AOI31_X1_A7TULL)    0.468    0.000 z    5.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U8298/Y (AOI31_X1_A7TULL)    0.277    0.320 z    6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/n8329 (net)     1       0.000      6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Afgl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_11)    0.000 z    6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Afgl85_reg/EN (net)    0.000    6.319 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.277    0.000 z    6.319 r
  data arrival time                                                           6.319

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.438     20.762
  data required time                                                         20.762
  ------------------------------------------------------------------------------------
  data required time                                                         20.762
  data arrival time                                                          -6.319
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.443


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    4.736 r
  u_cortexm0integration/HREADY (net)                               0.000      4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (net)                    0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)          0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.427    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.003    0.796 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26       0.000      5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U2768/A (AND2_X2_A7TULL)    1.003    0.000 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U2768/Y (AND2_X2_A7TULL)    0.209    0.461 z    5.992 r
  u_cortexm0integration/u_cortexm0/u_logic/n8319 (net)     4       0.000      5.992 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Bktl85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_1)    0.000 z    5.992 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Bktl85_reg_1/EN (net)    0.000    5.992 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.209    0.000 z    5.992 r
  data arrival time                                                           5.992

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -5.992
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.789


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  u_cortexm0integration/HREADY (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    4.736 r
  u_cortexm0integration/HREADY (net)                               0.000      4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/HREADY (net)                    0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)          0.000      4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/A (BUF_X2_A7TULL)    0.427    0.000 z    4.736 r
  u_cortexm0integration/u_cortexm0/u_logic/U804/Y (BUF_X2_A7TULL)    1.003    0.796 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/n2684 (net)    26       0.000      5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U2500/B (NAND2B_X4_A7TULL)    1.003    0.000 z    5.531 r
  u_cortexm0integration/u_cortexm0/u_logic/U2500/Y (NAND2B_X4_A7TULL)    0.210    0.199 z    5.730 f
  u_cortexm0integration/u_cortexm0/u_logic/n7485 (net)     4       0.000      5.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U2501/A (INV_X1_A7TULL)    0.210    0.000 z    5.730 f
  u_cortexm0integration/u_cortexm0/u_logic/U2501/Y (INV_X1_A7TULL)    0.135    0.150 z    5.879 r
  u_cortexm0integration/u_cortexm0/u_logic/n8255 (net)     2       0.000      5.879 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_4_21_0)    0.000 z    5.879 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/EN (net)    0.000    5.879 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.135    0.000 z    5.879 r
  data arrival time                                                           5.879

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.398     20.802
  data required time                                                         20.802
  ------------------------------------------------------------------------------------
  data required time                                                         20.802
  data arrival time                                                          -5.879
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.923


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.237    0.701 z    2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6                 0.000      2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000 z    2.701 f
  u_ahb_gpio_1/IOADDR[8] (net)                                     0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                          0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)         0.237     0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)         0.297     0.946 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3                  0.000      3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)        0.297     0.000 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)        1.418     1.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14                  0.000      4.647 r
  u_ahb_gpio_1/u_iop_gpio/U142/A (NAND3_X1_A7TULL)       1.418     0.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/U142/Y (NAND3_X1_A7TULL)       0.594     0.555 z    5.201 f
  u_ahb_gpio_1/u_iop_gpio/n130 (net)            3                  0.000      5.201 f
  u_ahb_gpio_1/u_iop_gpio/U347/A0 (OAI32_X1_A7TULL)      0.594     0.000 z    5.201 f
  u_ahb_gpio_1/u_iop_gpio/U347/Y (OAI32_X1_A7TULL)       0.560     0.516 z    5.718 r
  u_ahb_gpio_1/u_iop_gpio/n599 (net)            1                  0.000      5.718 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_43)    0.000 z    5.718 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (net)    0.000    5.718 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.560    0.000 z    5.718 r
  data arrival time                                                           5.718

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.510     20.690
  data required time                                                         20.690
  ------------------------------------------------------------------------------------
  data required time                                                         20.690
  data arrival time                                                          -5.718
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.973


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.237    0.701 z    2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6                 0.000      2.701 f
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_ahb_to_iop_1)    0.000 z    2.701 f
  u_ahb_gpio_1/IOADDR[8] (net)                                     0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (cmsdk_mcu_system_cmsdk_iop_gpio_002a_0000_0_0)    0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                          0.000      2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/D (OR4_X1_A7TULL)         0.237     0.000 z    2.701 f
  u_ahb_gpio_1/u_iop_gpio/U137/Y (OR4_X1_A7TULL)         0.297     0.946 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/n120 (net)            3                  0.000      3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/C (NOR3_X2_A7TULL)        0.297     0.000 z    3.647 f
  u_ahb_gpio_1/u_iop_gpio/U138/Y (NOR3_X2_A7TULL)        1.418     1.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/n224 (net)           14                  0.000      4.647 r
  u_ahb_gpio_1/u_iop_gpio/U142/A (NAND3_X1_A7TULL)       1.418     0.000 z    4.647 r
  u_ahb_gpio_1/u_iop_gpio/U142/Y (NAND3_X1_A7TULL)       0.594     0.555 z    5.201 f
  u_ahb_gpio_1/u_iop_gpio/n130 (net)            3                  0.000      5.201 f
  u_ahb_gpio_1/u_iop_gpio/U143/C (NOR3_X1_A7TULL)        0.594     0.000 z    5.201 f
  u_ahb_gpio_1/u_iop_gpio/U143/Y (NOR3_X1_A7TULL)        0.349     0.416 z    5.617 r
  u_ahb_gpio_1/u_iop_gpio/n598 (net)            1                  0.000      5.617 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_42)    0.000 z    5.617 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (net)    0.000    5.617 r
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.349    0.000 z    5.617 r
  data arrival time                                                           5.617

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.458     20.742
  data required time                                                         20.742
  ------------------------------------------------------------------------------------
  data required time                                                         20.742
  data arrival time                                                          -5.617
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.124


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: clk_gate_reg_byte_strobe_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  U469/A (BUF_X4_A7TULL)                                 0.427     0.000 z    4.736 r
  U469/Y (BUF_X4_A7TULL)                                 0.157     0.302 z    5.037 r
  n907 (net)                                    8                  0.000      5.037 r
  clk_gate_reg_byte_strobe_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_32)    0.000 z    5.037 r
  clk_gate_reg_byte_strobe_reg/EN (net)                            0.000      5.037 r
  clk_gate_reg_byte_strobe_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.157    0.000 z    5.037 r
  data arrival time                                                           5.037

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      0.800     20.800
  clock uncertainty                                               -0.200     20.600
  clk_gate_reg_byte_strobe_reg/latch/CK (TLATNTSCA_X8_A7TULL)      0.000     20.600 r
  clock gating setup time                                         -0.404     20.196
  data required time                                                         20.196
  ------------------------------------------------------------------------------------
  data required time                                                         20.196
  data arrival time                                                          -5.037
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.159


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/QN (SDFFS_X1_A7TULL)    0.687    0.974 z    2.974 f
  u_cortexm0integration/u_cortexm0/u_logic/n8157 (net)    16       0.000      2.974 f
  u_cortexm0integration/u_cortexm0/u_logic/U550/A (INV_X1_A7TULL)    0.687    0.000 z    2.974 f
  u_cortexm0integration/u_cortexm0/u_logic/U550/Y (INV_X1_A7TULL)    1.057    0.868 z    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/n1487 (net)    23       0.000      3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U3726/B (NAND2_X1_A7TULL)    1.057    0.000 z    3.842 r
  u_cortexm0integration/u_cortexm0/u_logic/U3726/Y (NAND2_X1_A7TULL)    0.603    0.572 z    4.414 f
  u_cortexm0integration/u_cortexm0/u_logic/n7007 (net)     7       0.000      4.414 f
  u_cortexm0integration/u_cortexm0/u_logic/U3727/B (NAND2_X1_A7TULL)    0.603    0.000 z    4.414 f
  u_cortexm0integration/u_cortexm0/u_logic/U3727/Y (NAND2_X1_A7TULL)    0.255    0.287 z    4.700 r
  u_cortexm0integration/u_cortexm0/u_logic/n5994 (net)     2       0.000      4.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U3729/A (NAND2_X1_A7TULL)    0.255    0.000 z    4.700 r
  u_cortexm0integration/u_cortexm0/u_logic/U3729/Y (NAND2_X1_A7TULL)    0.170    0.167 z    4.867 f
  u_cortexm0integration/u_cortexm0/u_logic/n2431 (net)     1       0.000      4.867 f
  u_cortexm0integration/u_cortexm0/u_logic/U3731/A (NAND2_X1_A7TULL)    0.170    0.000 z    4.867 f
  u_cortexm0integration/u_cortexm0/u_logic/U3731/Y (NAND2_X1_A7TULL)    0.162    0.153 z    5.021 r
  u_cortexm0integration/u_cortexm0/u_logic/n5831 (net)     2       0.000      5.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U3732/B0 (OAI21_X1_A7TULL)    0.162    0.000 z    5.021 r
  u_cortexm0integration/u_cortexm0/u_logic/U3732/Y (OAI21_X1_A7TULL)    0.171    0.175 z    5.195 f
  u_cortexm0integration/u_cortexm0/u_logic/n2445 (net)     1       0.000      5.195 f
  u_cortexm0integration/u_cortexm0/u_logic/U3764/AN (NAND4B_X4_A7TULL)    0.171    0.000 z    5.195 f
  u_cortexm0integration/u_cortexm0/u_logic/U3764/Y (NAND4B_X4_A7TULL)    0.224    0.320 z    5.515 f
  u_cortexm0integration/u_cortexm0/u_logic/n8383 (net)     2       0.000      5.515 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_35)    0.000 z    5.515 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/EN (net)    0.000    5.515 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.224    0.000 z    5.515 f
  data arrival time                                                           5.515

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.492     20.708
  data required time                                                         20.708
  ------------------------------------------------------------------------------------
  data required time                                                         20.708
  data arrival time                                                          -5.515
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.193


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/C (NAND4_X12_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/Y (NAND4_X12_A7TULL)    0.454    0.476 z    4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (net)    14           0.000      4.229 f
  u_apb_subsystem/u_apb_slave_mux/U165/B (OR2_X1_A7TULL)    0.454    0.000 z    4.229 f
  u_apb_subsystem/u_apb_slave_mux/U165/Y (OR2_X1_A7TULL)    0.188    0.499 z    4.728 f
  u_apb_subsystem/u_apb_slave_mux/PREADY (net)     3               0.000      4.728 f
  u_apb_subsystem/u_apb_slave_mux/PREADY (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.728 f
  u_apb_subsystem/i_pready_mux (net)                               0.000      4.728 f
  u_apb_subsystem/u_ahb_to_apb/PREADY (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    4.728 f
  u_apb_subsystem/u_ahb_to_apb/PREADY (net)                        0.000      4.728 f
  u_apb_subsystem/u_ahb_to_apb/U128/B (NAND2_X1_A7TULL)    0.188    0.000 z    4.728 f
  u_apb_subsystem/u_ahb_to_apb/U128/Y (NAND2_X1_A7TULL)    0.200    0.196 z    4.924 r
  u_apb_subsystem/u_ahb_to_apb/n53 (net)        3                  0.000      4.924 r
  u_apb_subsystem/u_ahb_to_apb/U157/B (NOR2B_X1_A7TULL)    0.200    0.000 z    4.924 r
  u_apb_subsystem/u_ahb_to_apb/U157/Y (NOR2B_X1_A7TULL)    0.104    0.128 z    5.052 f
  u_apb_subsystem/u_ahb_to_apb/N80 (net)        1                  0.000      5.052 f
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_1)    0.000 z    5.052 f
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/EN (net)    0.000    5.052 f
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.104    0.000 z    5.052 f
  data arrival time                                                           5.052

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.456     20.744
  data required time                                                         20.744
  ------------------------------------------------------------------------------------
  data required time                                                         20.744
  data arrival time                                                          -5.052
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.691


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/Q (SDFFRQ_X1_A7TULL)    0.203    0.675 z    2.675 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (net)     4                 0.000      2.675 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000 z    2.675 f
  u_ahb_gpio_0/IOADDR[6] (net)                                     0.000      2.675 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000 z    2.675 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (net)                          0.000      2.675 f
  u_ahb_gpio_0/u_iop_gpio/U138/D (NOR4_X1_A7TULL)        0.203     0.000 z    2.675 f
  u_ahb_gpio_0/u_iop_gpio/U138/Y (NOR4_X1_A7TULL)        0.781     0.662 z    3.338 r
  u_ahb_gpio_0/u_iop_gpio/n9 (net)              4                  0.000      3.338 r
  u_ahb_gpio_0/u_iop_gpio/U148/B (NAND3_X1_A7TULL)       0.781     0.000 z    3.338 r
  u_ahb_gpio_0/u_iop_gpio/U148/Y (NAND3_X1_A7TULL)       0.739     0.653 z    3.991 f
  u_ahb_gpio_0/u_iop_gpio/n89 (net)             5                  0.000      3.991 f
  u_ahb_gpio_0/u_iop_gpio/U154/A1 (OAI21_X1_A7TULL)      0.739     0.000 z    3.991 f
  u_ahb_gpio_0/u_iop_gpio/U154/Y (OAI21_X1_A7TULL)       0.384     0.438 z    4.429 r
  u_ahb_gpio_0/u_iop_gpio/n5 (net)              2                  0.000      4.429 r
  u_ahb_gpio_0/u_iop_gpio/U155/C0 (AOI211_X1_A7TULL)     0.384     0.000 z    4.429 r
  u_ahb_gpio_0/u_iop_gpio/U155/Y (AOI211_X1_A7TULL)      0.258     0.190 z    4.619 f
  u_ahb_gpio_0/u_iop_gpio/n573 (net)            1                  0.000      4.619 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_37)    0.000 z    4.619 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (net)    0.000    4.619 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/E (TLATNTSCA_X8_A7TULL)    0.258    0.000 z    4.619 f
  data arrival time                                                           4.619

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.503     20.697
  data required time                                                         20.697
  ------------------------------------------------------------------------------------
  data required time                                                         20.697
  data arrival time                                                          -4.619
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.078


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_/Q (SDFFRQ_X1_A7TULL)    0.203    0.675 z    2.675 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (net)     4                 0.000      2.675 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000 z    2.675 f
  u_ahb_gpio_0/IOADDR[6] (net)                                     0.000      2.675 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000 z    2.675 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (net)                          0.000      2.675 f
  u_ahb_gpio_0/u_iop_gpio/U138/D (NOR4_X1_A7TULL)        0.203     0.000 z    2.675 f
  u_ahb_gpio_0/u_iop_gpio/U138/Y (NOR4_X1_A7TULL)        0.781     0.662 z    3.338 r
  u_ahb_gpio_0/u_iop_gpio/n9 (net)              4                  0.000      3.338 r
  u_ahb_gpio_0/u_iop_gpio/U148/B (NAND3_X1_A7TULL)       0.781     0.000 z    3.338 r
  u_ahb_gpio_0/u_iop_gpio/U148/Y (NAND3_X1_A7TULL)       0.739     0.653 z    3.991 f
  u_ahb_gpio_0/u_iop_gpio/n89 (net)             5                  0.000      3.991 f
  u_ahb_gpio_0/u_iop_gpio/U154/A1 (OAI21_X1_A7TULL)      0.739     0.000 z    3.991 f
  u_ahb_gpio_0/u_iop_gpio/U154/Y (OAI21_X1_A7TULL)       0.384     0.438 z    4.429 r
  u_ahb_gpio_0/u_iop_gpio/n5 (net)              2                  0.000      4.429 r
  u_ahb_gpio_0/u_iop_gpio/U160/C0 (AOI211_X1_A7TULL)     0.384     0.000 z    4.429 r
  u_ahb_gpio_0/u_iop_gpio/U160/Y (AOI211_X1_A7TULL)      0.237     0.190 z    4.619 f
  u_ahb_gpio_0/u_iop_gpio/n572 (net)            1                  0.000      4.619 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_36)    0.000 z    4.619 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (net)    0.000    4.619 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/E (TLATNTSCA_X8_A7TULL)    0.237    0.000 z    4.619 f
  data arrival time                                                           4.619

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.496     20.704
  data required time                                                         20.704
  ------------------------------------------------------------------------------------
  data required time                                                         20.704
  data arrival time                                                          -4.619
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.085


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/Q (SDFFRQ_X1_A7TULL)    0.186    0.662 z    2.662 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (net)     4                0.000      2.662 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000 z    2.662 f
  u_ahb_gpio_0/IOADDR[11] (net)                                    0.000      2.662 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000 z    2.662 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (net)                         0.000      2.662 f
  u_ahb_gpio_0/u_iop_gpio/U140/A (NOR2_X1_A7TULL)        0.186     0.000 z    2.662 f
  u_ahb_gpio_0/u_iop_gpio/U140/Y (NOR2_X1_A7TULL)        0.368     0.288 z    2.949 r
  u_ahb_gpio_0/u_iop_gpio/n7 (net)              3                  0.000      2.949 r
  u_ahb_gpio_0/u_iop_gpio/U141/A (INV_X1_A7TULL)         0.368     0.000 z    2.949 r
  u_ahb_gpio_0/u_iop_gpio/U141/Y (INV_X1_A7TULL)         0.233     0.243 z    3.192 f
  u_ahb_gpio_0/u_iop_gpio/n10 (net)             3                  0.000      3.192 f
  u_ahb_gpio_0/u_iop_gpio/U142/B (NOR2_X1_A7TULL)        0.233     0.000 z    3.192 f
  u_ahb_gpio_0/u_iop_gpio/U142/Y (NOR2_X1_A7TULL)        0.878     0.615 z    3.807 r
  u_ahb_gpio_0/u_iop_gpio/n328 (net)            5                  0.000      3.807 r
  u_ahb_gpio_0/u_iop_gpio/U145/B (NAND3_X1_A7TULL)       0.878     0.000 z    3.807 r
  u_ahb_gpio_0/u_iop_gpio/U145/Y (NAND3_X1_A7TULL)       0.400     0.394 z    4.201 f
  u_ahb_gpio_0/u_iop_gpio/n116 (net)            2                  0.000      4.201 f
  u_ahb_gpio_0/u_iop_gpio/U146/C0 (AOI211_X1_A7TULL)     0.400     0.000 z    4.201 f
  u_ahb_gpio_0/u_iop_gpio/U146/Y (AOI211_X1_A7TULL)      0.412     0.419 z    4.619 r
  u_ahb_gpio_0/u_iop_gpio/n575 (net)            1                  0.000      4.619 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_39)    0.000 z    4.619 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (net)    0.000    4.619 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.412    0.000 z    4.619 r
  data arrival time                                                           4.619

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.476     20.724
  data required time                                                         20.724
  ------------------------------------------------------------------------------------
  data required time                                                         20.724
  data arrival time                                                          -4.619
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.105


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_/Q (SDFFRQ_X1_A7TULL)    0.186    0.662 z    2.662 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (net)     4                0.000      2.662 f
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_ahb_to_iop_0)    0.000 z    2.662 f
  u_ahb_gpio_0/IOADDR[11] (net)                                    0.000      2.662 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (cmsdk_mcu_system_cmsdk_iop_gpio_0000_0000_0_0)    0.000 z    2.662 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (net)                         0.000      2.662 f
  u_ahb_gpio_0/u_iop_gpio/U140/A (NOR2_X1_A7TULL)        0.186     0.000 z    2.662 f
  u_ahb_gpio_0/u_iop_gpio/U140/Y (NOR2_X1_A7TULL)        0.368     0.288 z    2.949 r
  u_ahb_gpio_0/u_iop_gpio/n7 (net)              3                  0.000      2.949 r
  u_ahb_gpio_0/u_iop_gpio/U141/A (INV_X1_A7TULL)         0.368     0.000 z    2.949 r
  u_ahb_gpio_0/u_iop_gpio/U141/Y (INV_X1_A7TULL)         0.233     0.243 z    3.192 f
  u_ahb_gpio_0/u_iop_gpio/n10 (net)             3                  0.000      3.192 f
  u_ahb_gpio_0/u_iop_gpio/U142/B (NOR2_X1_A7TULL)        0.233     0.000 z    3.192 f
  u_ahb_gpio_0/u_iop_gpio/U142/Y (NOR2_X1_A7TULL)        0.878     0.615 z    3.807 r
  u_ahb_gpio_0/u_iop_gpio/n328 (net)            5                  0.000      3.807 r
  u_ahb_gpio_0/u_iop_gpio/U145/B (NAND3_X1_A7TULL)       0.878     0.000 z    3.807 r
  u_ahb_gpio_0/u_iop_gpio/U145/Y (NAND3_X1_A7TULL)       0.400     0.394 z    4.201 f
  u_ahb_gpio_0/u_iop_gpio/n116 (net)            2                  0.000      4.201 f
  u_ahb_gpio_0/u_iop_gpio/U359/C0 (AOI221_X1_A7TULL)     0.400     0.000 z    4.201 f
  u_ahb_gpio_0/u_iop_gpio/U359/Y (AOI221_X1_A7TULL)      0.438     0.381 z    4.582 r
  u_ahb_gpio_0/u_iop_gpio/n574 (net)            1                  0.000      4.582 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_38)    0.000 z    4.582 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (net)    0.000    4.582 r
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.438    0.000 z    4.582 r
  data arrival time                                                           4.582

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.483     20.717
  data required time                                                         20.717
  ------------------------------------------------------------------------------------
  data required time                                                         20.717
  data arrival time                                                          -4.582
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.134


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/Q (SDFFRQ_X1_A7TULL)    0.248    0.708 z    2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6      0.000      2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/AN (NAND2B_X1_A7TULL)    0.248    0.000 z    2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/Y (NAND2B_X1_A7TULL)    0.311    0.459 z    3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/n2059 (net)     4       0.000      3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U2860/A (INV_X1_A7TULL)    0.311    0.000 z    3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U2860/Y (INV_X1_A7TULL)    0.158    0.174 z    3.341 r
  u_cortexm0integration/u_cortexm0/u_logic/n1777 (net)     1       0.000      3.341 r
  u_cortexm0integration/u_cortexm0/u_logic/U2861/B (NAND2B_X2_A7TULL)    0.158    0.000 z    3.341 r
  u_cortexm0integration/u_cortexm0/u_logic/U2861/Y (NAND2B_X2_A7TULL)    0.213    0.178 z    3.519 f
  u_cortexm0integration/u_cortexm0/u_logic/n2557 (net)     4       0.000      3.519 f
  u_cortexm0integration/u_cortexm0/u_logic/U3947/A (NOR2_X3_A7TULL)    0.213    0.000 z    3.519 f
  u_cortexm0integration/u_cortexm0/u_logic/U3947/Y (NOR2_X3_A7TULL)    1.165    0.759 z    4.278 r
  u_cortexm0integration/u_cortexm0/u_logic/n5723 (net)    26       0.000      4.278 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Zcvl85_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_26)    0.000 z    4.278 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Zcvl85_reg_1/EN (net)    0.000    4.278 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.165    0.000 z    4.278 r
  data arrival time                                                           4.278

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.573     20.627
  data required time                                                         20.627
  ------------------------------------------------------------------------------------
  data required time                                                         20.627
  data arrival time                                                          -4.278
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.349


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: clk_gate_reg_byte_strobe_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_/Q (SDFFRQ_X1_A7TULL)    0.750    1.018 z    3.018 f
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23                  0.000      3.018 f
  u_ahb_slave_mux_sys_bus/U10/A (INV_X1_A7TULL)          0.750     0.000 z    3.018 f
  u_ahb_slave_mux_sys_bus/U10/Y (INV_X1_A7TULL)          0.936     0.823 z    3.842 r
  u_ahb_slave_mux_sys_bus/n76 (net)            12                  0.000      3.842 r
  u_ahb_slave_mux_sys_bus/U83/B1 (OAI2B2_X1_A7TULL)      0.936     0.000 z    3.842 r
  u_ahb_slave_mux_sys_bus/U83/Y (OAI2B2_X1_A7TULL)       0.382     0.503 z    4.345 f
  u_ahb_slave_mux_sys_bus/n47 (net)             1                  0.000      4.345 f
  u_ahb_slave_mux_sys_bus/U84/B (NOR2_X4_A7TULL)         0.382     0.000 z    4.345 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.390 z    4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000      4.736 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z    4.736 r
  n592 (net)                                                       0.000      4.736 r
  U469/A (BUF_X4_A7TULL)                                 0.427     0.000 z    4.736 r
  U469/Y (BUF_X4_A7TULL)                                 0.157     0.302 z    5.037 r
  n907 (net)                                    8                  0.000      5.037 r
  clk_gate_reg_byte_strobe_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_44)    0.000 z    5.037 r
  clk_gate_reg_byte_strobe_reg_0/EN (net)                          0.000      5.037 r
  clk_gate_reg_byte_strobe_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.157    0.000 z    5.037 r
  data arrival time                                                           5.037

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  clk_gate_reg_byte_strobe_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000     21.800 r
  clock gating setup time                                         -0.404     21.396
  data required time                                                         21.396
  ------------------------------------------------------------------------------------
  data required time                                                         21.396
  data arrival time                                                          -5.037
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.359


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/Q (SDFFRQ_X1_A7TULL)    0.248    0.708 z    2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6      0.000      2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/AN (NAND2B_X1_A7TULL)    0.248    0.000 z    2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/Y (NAND2B_X1_A7TULL)    0.311    0.459 z    3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/n2059 (net)     4       0.000      3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U3172/A (NOR2_X1_A7TULL)    0.311    0.000 z    3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U3172/Y (NOR2_X1_A7TULL)    0.457    0.378 z    3.545 r
  u_cortexm0integration/u_cortexm0/u_logic/n2425 (net)     4       0.000      3.545 r
  u_cortexm0integration/u_cortexm0/u_logic/U3251/A (AND2_X2_A7TULL)    0.457    0.000 z    3.545 r
  u_cortexm0integration/u_cortexm0/u_logic/U3251/Y (AND2_X2_A7TULL)    0.345    0.471 z    4.017 r
  u_cortexm0integration/u_cortexm0/u_logic/n2493 (net)     9       0.000      4.017 r
  u_cortexm0integration/u_cortexm0/u_logic/U3837/A (INV_X1_A7TULL)    0.345    0.000 z    4.017 r
  u_cortexm0integration/u_cortexm0/u_logic/U3837/Y (INV_X1_A7TULL)    0.130    0.133 z    4.150 f
  u_cortexm0integration/u_cortexm0/u_logic/n2494 (net)     1       0.000      4.150 f
  u_cortexm0integration/u_cortexm0/u_logic/U3838/A (NOR2_X1_A7TULL)    0.130    0.000 z    4.150 f
  u_cortexm0integration/u_cortexm0/u_logic/U3838/Y (NOR2_X1_A7TULL)    0.231    0.164 z    4.313 r
  u_cortexm0integration/u_cortexm0/u_logic/n8347 (net)     1       0.000      4.313 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_E9wl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_30)    0.000 z    4.313 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_E9wl85_reg/EN (net)    0.000    4.313 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.231    0.000 z    4.313 r
  data arrival time                                                           4.313

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.425     20.775
  data required time                                                         20.775
  ------------------------------------------------------------------------------------
  data required time                                                         20.775
  data arrival time                                                          -4.313
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.462


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.369    0.789 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8      0.000      2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/B (NOR2_X1_A7TULL)    0.369    0.000 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/Y (NOR2_X1_A7TULL)    0.291    0.300 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/n1779 (net)     2       0.000      3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2864/A (NAND2_X1_A7TULL)    0.291    0.000 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2864/Y (NAND2_X1_A7TULL)    0.159    0.171 z    3.260 f
  u_cortexm0integration/u_cortexm0/u_logic/n1780 (net)     1       0.000      3.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U2866/A (NOR2_X1_A7TULL)    0.159    0.000 z    3.260 f
  u_cortexm0integration/u_cortexm0/u_logic/U2866/Y (NOR2_X1_A7TULL)    0.517    0.364 z    3.624 r
  u_cortexm0integration/u_cortexm0/u_logic/n2548 (net)     5       0.000      3.624 r
  u_cortexm0integration/u_cortexm0/u_logic/U3928/A (AND2_X2_A7TULL)    0.517    0.000 z    3.624 r
  u_cortexm0integration/u_cortexm0/u_logic/U3928/Y (AND2_X2_A7TULL)    0.239    0.418 z    4.042 r
  u_cortexm0integration/u_cortexm0/u_logic/n7502 (net)     4       0.000      4.042 r
  u_cortexm0integration/u_cortexm0/u_logic/U3929/A (INV_X1_A7TULL)    0.239    0.000 z    4.042 r
  u_cortexm0integration/u_cortexm0/u_logic/U3929/Y (INV_X1_A7TULL)    0.130    0.146 z    4.188 f
  u_cortexm0integration/u_cortexm0/u_logic/n2681 (net)     2       0.000      4.188 f
  u_cortexm0integration/u_cortexm0/u_logic/U3930/B (NAND2_X1_A7TULL)    0.130    0.000 z    4.188 f
  u_cortexm0integration/u_cortexm0/u_logic/U3930/Y (NAND2_X1_A7TULL)    0.169    0.121 z    4.309 r
  u_cortexm0integration/u_cortexm0/u_logic/n4776 (net)     1       0.000      4.309 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_1_18_0)    0.000 z    4.309 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/EN (net)    0.000    4.309 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.169    0.000 z    4.309 r
  data arrival time                                                           4.309

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.407     20.793
  data required time                                                         20.793
  ------------------------------------------------------------------------------------
  data required time                                                         20.793
  data arrival time                                                          -4.309
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.483


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg/Q (SDFFRQ_X1_A7TULL)    0.286    0.733 z    2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/Aar675 (net)     7      0.000      2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U2872/A (INV_X1_A7TULL)    0.286    0.000 z    2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U2872/Y (INV_X1_A7TULL)    0.166    0.183 z    2.917 r
  u_cortexm0integration/u_cortexm0/u_logic/n2149 (net)     2       0.000      2.917 r
  u_cortexm0integration/u_cortexm0/u_logic/U2873/B (NAND3_X1_A7TULL)    0.166    0.000 z    2.917 r
  u_cortexm0integration/u_cortexm0/u_logic/U2873/Y (NAND3_X1_A7TULL)    0.378    0.297 z    3.214 f
  u_cortexm0integration/u_cortexm0/u_logic/n2705 (net)     3       0.000      3.214 f
  u_cortexm0integration/u_cortexm0/u_logic/U3249/A (NOR2_X1_A7TULL)    0.378    0.000 z    3.214 f
  u_cortexm0integration/u_cortexm0/u_logic/U3249/Y (NOR2_X1_A7TULL)    0.641    0.509 z    3.723 r
  u_cortexm0integration/u_cortexm0/u_logic/n2296 (net)     6       0.000      3.723 r
  u_cortexm0integration/u_cortexm0/u_logic/U3291/A (INV_X1_A7TULL)    0.641    0.000 z    3.723 r
  u_cortexm0integration/u_cortexm0/u_logic/U3291/Y (INV_X1_A7TULL)    0.301    0.306 z    4.029 f
  u_cortexm0integration/u_cortexm0/u_logic/n2488 (net)     4       0.000      4.029 f
  u_cortexm0integration/u_cortexm0/u_logic/U3832/A (NOR2_X1_A7TULL)    0.301    0.000 z    4.029 f
  u_cortexm0integration/u_cortexm0/u_logic/U3832/Y (NOR2_X1_A7TULL)    0.231    0.215 z    4.243 r
  u_cortexm0integration/u_cortexm0/u_logic/n8339 (net)     1       0.000      4.243 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Izwl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_21)    0.000 z    4.243 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Izwl85_reg/EN (net)    0.000    4.243 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.231    0.000 z    4.243 r
  data arrival time                                                           4.243

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.425     20.775
  data required time                                                         20.775
  ------------------------------------------------------------------------------------
  data required time                                                         20.775
  data arrival time                                                          -4.243
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.532


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg/Q (SDFFRQ_X1_A7TULL)    0.248    0.708 z    2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6      0.000      2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/AN (NAND2B_X1_A7TULL)    0.248    0.000 z    2.708 f
  u_cortexm0integration/u_cortexm0/u_logic/U2859/Y (NAND2B_X1_A7TULL)    0.311    0.459 z    3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/n2059 (net)     4       0.000      3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U3256/A (NOR2_X1_A7TULL)    0.311    0.000 z    3.167 f
  u_cortexm0integration/u_cortexm0/u_logic/U3256/Y (NOR2_X1_A7TULL)    0.257    0.249 z    3.416 r
  u_cortexm0integration/u_cortexm0/u_logic/n2094 (net)     2       0.000      3.416 r
  u_cortexm0integration/u_cortexm0/u_logic/U3257/A (AND2_X2_A7TULL)    0.257    0.000 z    3.416 r
  u_cortexm0integration/u_cortexm0/u_logic/U3257/Y (AND2_X2_A7TULL)    0.242    0.362 z    3.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n2334 (net)     6       0.000      3.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3292/A (INV_X1_A7TULL)    0.242    0.000 z    3.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3292/Y (INV_X1_A7TULL)    0.176    0.185 z    3.963 f
  u_cortexm0integration/u_cortexm0/u_logic/n2489 (net)     4       0.000      3.963 f
  u_cortexm0integration/u_cortexm0/u_logic/U3833/A (NOR2_X1_A7TULL)    0.176    0.000 z    3.963 f
  u_cortexm0integration/u_cortexm0/u_logic/U3833/Y (NOR2_X1_A7TULL)    0.231    0.178 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n8346 (net)     1       0.000      4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Dmwl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_29)    0.000 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Dmwl85_reg/EN (net)    0.000    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.231    0.000 z    4.141 r
  data arrival time                                                           4.141

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.425     20.775
  data required time                                                         20.775
  ------------------------------------------------------------------------------------
  data required time                                                         20.775
  data arrival time                                                          -4.141
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.634


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ayzl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.369    0.789 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8      0.000      2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/B (NOR2_X1_A7TULL)    0.369    0.000 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/Y (NOR2_X1_A7TULL)    0.291    0.300 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/n1779 (net)     2       0.000      3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/A (NAND2_X1_A7TULL)    0.291    0.000 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/Y (NAND2_X1_A7TULL)    0.332    0.296 z    3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/n2625 (net)     5       0.000      3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/AN (NAND2B_X1_A7TULL)    0.332    0.000 z    3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/Y (NAND2B_X1_A7TULL)    0.316    0.496 z    3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/n7106 (net)     4       0.000      3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/U3926/B (NOR2_X1_A7TULL)    0.316    0.000 z    3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/U3926/Y (NOR2_X1_A7TULL)    0.239    0.232 z    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n8337 (net)     1       0.000      4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ayzl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_19)    0.000 z    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ayzl85_reg/EN (net)    0.000    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ayzl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.239    0.000 z    4.114 r
  data arrival time                                                           4.114

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ayzl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.427     20.773
  data required time                                                         20.773
  ------------------------------------------------------------------------------------
  data required time                                                         20.773
  data arrival time                                                          -4.114
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.659


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.369    0.789 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8      0.000      2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/B (NOR2_X1_A7TULL)    0.369    0.000 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/Y (NOR2_X1_A7TULL)    0.291    0.300 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/n1779 (net)     2       0.000      3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/A (NAND2_X1_A7TULL)    0.291    0.000 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/Y (NAND2_X1_A7TULL)    0.332    0.296 z    3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/n2625 (net)     5       0.000      3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/AN (NAND2B_X1_A7TULL)    0.332    0.000 z    3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/Y (NAND2B_X1_A7TULL)    0.316    0.496 z    3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/n7106 (net)     4       0.000      3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/U4078/B (NOR2_X1_A7TULL)    0.316    0.000 z    3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/U4078/Y (NOR2_X1_A7TULL)    0.225    0.232 z    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n8338 (net)     1       0.000      4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ocxl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_20)    0.000 z    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ocxl85_reg/EN (net)    0.000    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.225    0.000 z    4.114 r
  data arrival time                                                           4.114

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.423     20.777
  data required time                                                         20.777
  ------------------------------------------------------------------------------------
  data required time                                                         20.777
  data arrival time                                                          -4.114
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.663


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y9el85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg/Q (SDFFRQ_X1_A7TULL)    0.369    0.789 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8      0.000      2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/B (NOR2_X1_A7TULL)    0.369    0.000 z    2.789 f
  u_cortexm0integration/u_cortexm0/u_logic/U2850/Y (NOR2_X1_A7TULL)    0.291    0.300 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/n1779 (net)     2       0.000      3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/A (NAND2_X1_A7TULL)    0.291    0.000 z    3.089 r
  u_cortexm0integration/u_cortexm0/u_logic/U2852/Y (NAND2_X1_A7TULL)    0.332    0.296 z    3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/n2625 (net)     5       0.000      3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/AN (NAND2B_X1_A7TULL)    0.332    0.000 z    3.386 f
  u_cortexm0integration/u_cortexm0/u_logic/U3925/Y (NAND2B_X1_A7TULL)    0.316    0.496 z    3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/n7106 (net)     4       0.000      3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/U4714/B (NOR2_X1_A7TULL)    0.316    0.000 z    3.882 f
  u_cortexm0integration/u_cortexm0/u_logic/U4714/Y (NOR2_X1_A7TULL)    0.208    0.232 z    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n8340 (net)     1       0.000      4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Y9el85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_22)    0.000 z    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Y9el85_reg/EN (net)    0.000    4.114 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y9el85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.208    0.000 z    4.114 r
  data arrival time                                                           4.114

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y9el85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.418     20.782
  data required time                                                         20.782
  ------------------------------------------------------------------------------------
  data required time                                                         20.782
  data arrival time                                                          -4.114
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.667


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg/Q (SDFFRQ_X1_A7TULL)    0.286    0.733 z    2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/Aar675 (net)     7      0.000      2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U3237/AN (NAND2B_X1_A7TULL)    0.286    0.000 z    2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U3237/Y (NAND2B_X1_A7TULL)    0.157    0.372 z    3.105 f
  u_cortexm0integration/u_cortexm0/u_logic/n2052 (net)     1       0.000      3.105 f
  u_cortexm0integration/u_cortexm0/u_logic/U3238/B (NOR2_X1_A7TULL)    0.157    0.000 z    3.105 f
  u_cortexm0integration/u_cortexm0/u_logic/U3238/Y (NOR2_X1_A7TULL)    0.285    0.228 z    3.333 r
  u_cortexm0integration/u_cortexm0/u_logic/n2058 (net)     2       0.000      3.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3254/A (AND2_X2_A7TULL)    0.285    0.000 z    3.333 r
  u_cortexm0integration/u_cortexm0/u_logic/U3254/Y (AND2_X2_A7TULL)    0.242    0.368 z    3.701 r
  u_cortexm0integration/u_cortexm0/u_logic/n2329 (net)     6       0.000      3.701 r
  u_cortexm0integration/u_cortexm0/u_logic/U3255/A (INV_X1_A7TULL)    0.242    0.000 z    3.701 r
  u_cortexm0integration/u_cortexm0/u_logic/U3255/Y (INV_X1_A7TULL)    0.178    0.186 z    3.888 f
  u_cortexm0integration/u_cortexm0/u_logic/n2492 (net)     4       0.000      3.888 f
  u_cortexm0integration/u_cortexm0/u_logic/U3836/A (NOR2_X1_A7TULL)    0.178    0.000 z    3.888 f
  u_cortexm0integration/u_cortexm0/u_logic/U3836/Y (NOR2_X1_A7TULL)    0.231    0.179 z    4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n8344 (net)     1       0.000      4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Tuzl85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_27)    0.000 z    4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Tuzl85_reg/EN (net)    0.000    4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.231    0.000 z    4.066 r
  data arrival time                                                           4.066

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.425     20.775
  data required time                                                         20.775
  ------------------------------------------------------------------------------------
  data required time                                                         20.775
  data arrival time                                                          -4.066
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.709


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Gx9l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg/Q (SDFFRQ_X1_A7TULL)    0.286    0.733 z    2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/Aar675 (net)     7      0.000      2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U2872/A (INV_X1_A7TULL)    0.286    0.000 z    2.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U2872/Y (INV_X1_A7TULL)    0.166    0.183 z    2.917 r
  u_cortexm0integration/u_cortexm0/u_logic/n2149 (net)     2       0.000      2.917 r
  u_cortexm0integration/u_cortexm0/u_logic/U2873/B (NAND3_X1_A7TULL)    0.166    0.000 z    2.917 r
  u_cortexm0integration/u_cortexm0/u_logic/U2873/Y (NAND3_X1_A7TULL)    0.378    0.297 z    3.214 f
  u_cortexm0integration/u_cortexm0/u_logic/n2705 (net)     3       0.000      3.214 f
  u_cortexm0integration/u_cortexm0/u_logic/U2874/A (NOR2_X1_A7TULL)    0.378    0.000 z    3.214 f
  u_cortexm0integration/u_cortexm0/u_logic/U2874/Y (NOR2_X1_A7TULL)    0.619    0.497 z    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/n2485 (net)     6       0.000      3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U3829/A (INV_X1_A7TULL)    0.619    0.000 z    3.710 r
  u_cortexm0integration/u_cortexm0/u_logic/U3829/Y (INV_X1_A7TULL)    0.197    0.186 z    3.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n2486 (net)     1       0.000      3.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U3830/A (NOR2_X2_A7TULL)    0.197    0.000 z    3.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U3830/Y (NOR2_X2_A7TULL)    0.206    0.170 z    4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/n8341 (net)     1       0.000      4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Gx9l85_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cortexm0ds_logic_5_22_23)    0.000 z    4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Gx9l85_reg/EN (net)    0.000    4.066 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Gx9l85_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.206    0.000 z    4.066 r
  data arrival time                                                           4.066

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Gx9l85_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.418     20.782
  data required time                                                         20.782
  ------------------------------------------------------------------------------------
  data required time                                                         20.782
  data arrival time                                                          -4.066
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.716


  Startpoint: sram_hreadyout
              (input port clocked by VCLK)
  Endpoint: HREADY (output port clocked by VCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                             8.000     10.000 r
  sram_hreadyout (in)                                    0.120     0.019 z   10.019 r
  sram_hreadyout (net)                          1                  0.000     10.019 r
  U431/A (BUF_X4_A7TULL)                                 0.120     0.000 z   10.019 r
  U431/Y (BUF_X4_A7TULL)                                 0.056     0.158 z   10.177 r
  n629 (net)                                    1                  0.000     10.177 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   10.177 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (net)                         0.000     10.177 r
  u_ahb_slave_mux_sys_bus/U82/B1N (AO2B2B_X2_A7TULL)     0.056     0.000 z   10.177 r
  u_ahb_slave_mux_sys_bus/U82/Y (AO2B2B_X2_A7TULL)       0.152     0.619 z   10.795 f
  u_ahb_slave_mux_sys_bus/n48 (net)             1                  0.000     10.795 f
  u_ahb_slave_mux_sys_bus/U84/A (NOR2_X4_A7TULL)         0.152     0.000 z   10.795 f
  u_ahb_slave_mux_sys_bus/U84/Y (NOR2_X4_A7TULL)         0.427     0.308 z   11.103 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9                  0.000     11.103 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   11.103 r
  n592 (net)                                                       0.000     11.103 r
  U469/A (BUF_X4_A7TULL)                                 0.427     0.000 z   11.103 r
  U469/Y (BUF_X4_A7TULL)                                 0.157     0.302 z   11.405 r
  n907 (net)                                    8                  0.000     11.405 r
  U40/A (BUF_X4_A7TULL)                                  0.157     0.000 z   11.405 r
  U40/Y (BUF_X4_A7TULL)                                  0.773     0.586 z   11.991 r
  HREADY (net)                                  1                  0.000     11.991 r
  HREADY (out)                                           0.773     0.000 z   11.991 r
  data arrival time                                                          11.991

  max_delay                                                       18.250     18.250
  clock network delay (ideal)                                      2.000     20.250
  clock uncertainty                                               -0.200     20.050
  output external delay                                           -6.000     14.050
  data required time                                                         14.050
  ------------------------------------------------------------------------------------
  data required time                                                         14.050
  data arrival time                                                         -11.991
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.059


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6819/B0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6819/Y (AOI211_X2_A7TULL)    0.700    0.510 z   17.000 r
  u_cortexm0integration/u_cortexm0/u_logic/n7426 (net)     3       0.000     17.000 r
  u_cortexm0integration/u_cortexm0/u_logic/U8228/C1 (OAI222_X1_A7TULL)    0.700    0.000 z   17.000 r
  u_cortexm0integration/u_cortexm0/u_logic/U8228/Y (OAI222_X1_A7TULL)    0.433    0.505 z   17.505 f
  u_cortexm0integration/u_cortexm0/u_logic/n7435 (net)     1       0.000     17.505 f
  u_cortexm0integration/u_cortexm0/u_logic/U8230/A (MX2_X2_A7TULL)    0.433    0.000 z   17.505 f
  u_cortexm0integration/u_cortexm0/u_logic/U8230/Y (MX2_X2_A7TULL)    0.105    0.419 z   17.924 f
  u_cortexm0integration/u_cortexm0/u_logic/n8386 (net)     1       0.000     17.924 f
  u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg/D (SDFFRQ_X1_A7TULL)    0.105    0.000 z   17.924 f
  data arrival time                                                          17.924

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.676     21.124
  data required time                                                         21.124
  ------------------------------------------------------------------------------------
  data required time                                                         21.124
  data arrival time                                                         -17.924
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.200


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Eb9l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7342/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7342/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n8428 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/Eb9l85_reg/D (SDFFSQ_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Eb9l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.378


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wmfl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7338/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7338/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n8420 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/Wmfl85_reg/D (SDFFSQ_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wmfl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.378


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oufl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8060/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8060/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n8424 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/Oufl85_reg/D (SDFFSQ_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Oufl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.378


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Cwfl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8056/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8056/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n8425 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/Cwfl85_reg/D (SDFFSQ_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Cwfl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.625     21.175
  data required time                                                         21.175
  ------------------------------------------------------------------------------------
  data required time                                                         21.175
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.378


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/T3el85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8048/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8048/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n7711 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/T3el85_reg/D (SDFFS_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/T3el85_reg/CK (SDFFS_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.616     21.184
  data required time                                                         21.184
  ------------------------------------------------------------------------------------
  data required time                                                         21.184
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.386


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8052/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8052/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n7709 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/D (SDFFS_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg/CK (SDFFS_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.616     21.184
  data required time                                                         21.184
  ------------------------------------------------------------------------------------
  data required time                                                         21.184
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.386


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dg4l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7334/A0 (OAI211_X4_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7334/Y (OAI211_X4_A7TULL)    0.395    0.497 z   17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/n7707 (net)     1       0.000     17.797 r
  u_cortexm0integration/u_cortexm0/u_logic/Dg4l85_reg/D (SDFFS_X1_A7TULL)    0.395    0.000 z   17.797 r
  data arrival time                                                          17.797

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dg4l85_reg/CK (SDFFS_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.616     21.184
  data required time                                                         21.184
  ------------------------------------------------------------------------------------
  data required time                                                         21.184
  data arrival time                                                         -17.797
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.386


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U8176/B0 (OAI21_X1_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U8176/Y (OAI21_X1_A7TULL)    0.234    0.201 z   17.323 f
  u_cortexm0integration/u_cortexm0/u_logic/n7380 (net)     1       0.000     17.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U8179/B (MX2_X1_A7TULL)    0.234    0.000 z   17.323 f
  u_cortexm0integration/u_cortexm0/u_logic/U8179/Y (MX2_X1_A7TULL)    0.125    0.413 z   17.736 f
  u_cortexm0integration/u_cortexm0/u_logic/n7611 (net)     1       0.000     17.736 f
  u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg/D (SDFFS_X1_A7TULL)    0.125    0.000 z   17.736 f
  data arrival time                                                          17.736

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg/CK (SDFFS_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -17.736
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.412


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kofl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7346/A0 (OAI211_X8_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7346/Y (OAI211_X8_A7TULL)    0.365    0.467 z   17.767 r
  u_cortexm0integration/u_cortexm0/u_logic/n8421 (net)     1       0.000     17.767 r
  u_cortexm0integration/u_cortexm0/u_logic/Kofl85_reg/D (SDFFSQ_X1_A7TULL)    0.365    0.000 z   17.767 r
  data arrival time                                                          17.767

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kofl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.618     21.182
  data required time                                                         21.182
  ------------------------------------------------------------------------------------
  data required time                                                         21.182
  data arrival time                                                         -17.767
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.415


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fzfl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8064/A0 (OAI211_X8_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U8064/Y (OAI211_X8_A7TULL)    0.365    0.467 z   17.767 r
  u_cortexm0integration/u_cortexm0/u_logic/n8426 (net)     1       0.000     17.767 r
  u_cortexm0integration/u_cortexm0/u_logic/Fzfl85_reg/D (SDFFSQ_X1_A7TULL)    0.365    0.000 z   17.767 r
  data arrival time                                                          17.767

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fzfl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.618     21.182
  data required time                                                         21.182
  ------------------------------------------------------------------------------------
  data required time                                                         21.182
  data arrival time                                                         -17.767
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.415


  Startpoint: flash_hresp
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ypfl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hresp (in)                                       0.136     0.030 z   14.030 f
  flash_hresp (net)                             1                  0.000     14.030 f
  U433/A (BUF_X8_A7TULL)                                 0.136     0.000 z   14.030 f
  U433/Y (BUF_X8_A7TULL)                                 0.050     0.188 z   14.219 f
  n627 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRESP0 (net)                             0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U88/B1 (AOI22_X1_A7TULL)       0.050     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U88/Y (AOI22_X1_A7TULL)        0.386     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n51 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U89/B (NAND2_X2_A7TULL)        0.386     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U89/Y (NAND2_X2_A7TULL)        0.177     0.190 z   14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (net)           3                  0.000     14.709 f
  u_ahb_slave_mux_sys_bus/HRESP (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.709 f
  cm0_hresp (net)                                                  0.000     14.709 f
  u_cortexm0integration/HRESP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.709 f
  u_cortexm0integration/HRESP (net)                                0.000     14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/HRESP (net)                     0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/hresp_i (net)           0.000     14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/A (NOR2_X2_A7TULL)    0.177    0.000 z   14.709 f
  u_cortexm0integration/u_cortexm0/u_logic/U2504/Y (NOR2_X2_A7TULL)    1.159    0.745 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n7334 (net)    20       0.000     15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/A (INV_X1_A7TULL)    1.159    0.000 z   15.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U927/Y (INV_X1_A7TULL)    0.296    0.261 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/n3142 (net)     2       0.000     15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/A (NOR3_X2_A7TULL)    0.296    0.000 z   15.716 f
  u_cortexm0integration/u_cortexm0/u_logic/U2717/Y (NOR3_X2_A7TULL)    0.844    0.589 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/n6151 (net)     7       0.000     16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/A (INV_X1_A7TULL)    0.844    0.000 z   16.305 r
  u_cortexm0integration/u_cortexm0/u_logic/U2825/Y (INV_X1_A7TULL)    1.175    0.996 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n6507 (net)    10       0.000     17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7350/A0 (OAI211_X8_A7TULL)    1.175    0.000 z   17.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U7350/Y (OAI211_X8_A7TULL)    0.365    0.467 z   17.767 r
  u_cortexm0integration/u_cortexm0/u_logic/n8429 (net)     1       0.000     17.767 r
  u_cortexm0integration/u_cortexm0/u_logic/Ypfl85_reg/D (SDFFSQ_X1_A7TULL)    0.365    0.000 z   17.767 r
  data arrival time                                                          17.767

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ypfl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.618     21.182
  data required time                                                         21.182
  ------------------------------------------------------------------------------------
  data required time                                                         21.182
  data arrival time                                                         -17.767
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.415


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    0.632    0.470 z   16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2       0.000     16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    0.632    0.000 z   16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    0.349    0.347 z   17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16      0.000     17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U8309/A1 (OA22_X2_A7TULL)    0.349    0.000 z   17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U8309/Y (OA22_X2_A7TULL)    0.125    0.435 z   17.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n8407 (net)     1       0.000     17.743 f
  u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.743 f
  data arrival time                                                          17.743

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.743
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.445


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U8169/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U8169/Y (NOR2_X1_A7TULL)    0.314    0.258 z   17.091 r
  u_cortexm0integration/u_cortexm0/u_logic/n7378 (net)     2       0.000     17.091 r
  u_cortexm0integration/u_cortexm0/u_logic/U8173/A0 (AOI21_X1_A7TULL)    0.314    0.000 z   17.091 r
  u_cortexm0integration/u_cortexm0/u_logic/U8173/Y (AOI21_X1_A7TULL)    0.275    0.246 z   17.337 f
  u_cortexm0integration/u_cortexm0/u_logic/n7371 (net)     1       0.000     17.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U8174/S0 (MX2_X2_A7TULL)    0.275    0.000 z   17.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U8174/Y (MX2_X2_A7TULL)    0.106    0.317 z   17.655 f
  u_cortexm0integration/u_cortexm0/u_logic/n7613 (net)     1       0.000     17.655 f
  u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg/D (SDFFS_X4_A7TULL)    0.106    0.000 z   17.655 f
  data arrival time                                                          17.655

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg/CK (SDFFS_X4_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -17.655
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.468


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X2_A7TULL)    0.615    0.510 z   17.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2       0.000     17.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X4_A7TULL)    0.615    0.000 z   17.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X4_A7TULL)    0.300    0.279 z   17.279 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16      0.000     17.279 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/B (MX2_X1_A7TULL)    0.300    0.000 z   17.279 f
  u_cortexm0integration/u_cortexm0/u_logic/U8226/Y (MX2_X1_A7TULL)    0.125    0.436 z   17.715 f
  u_cortexm0integration/u_cortexm0/u_logic/n8398 (net)     1       0.000     17.715 f
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.715 f
  data arrival time                                                          17.715

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.715
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.472


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    0.632    0.470 z   16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2       0.000     16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    0.632    0.000 z   16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    0.349    0.347 z   17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16      0.000     17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U8310/A1 (OA22_X1_A7TULL)    0.349    0.000 z   17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U8310/Y (OA22_X1_A7TULL)    0.190    0.545 z   17.852 f
  u_cortexm0integration/u_cortexm0/u_logic/n8410 (net)     1       0.000     17.852 f
  u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg/D (SDFFSHQ_X2_A7TULL)    0.190    0.000 z   17.852 f
  data arrival time                                                          17.852

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.452     21.348
  data required time                                                         21.348
  ------------------------------------------------------------------------------------
  data required time                                                         21.348
  data arrival time                                                         -17.852
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.495


  Startpoint: sram_hrdata[19]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/D03m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[19] (in)                                   0.130     0.024 z   14.024 f
  sram_hrdata[19] (net)                         1                  0.000     14.024 f
  U418/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U418/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n642 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA1[19] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA1[19] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U17/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U17/Y (AOI22_X1_A7TULL)        0.425     0.364 z   14.583 r
  u_ahb_slave_mux_sys_bus/n2 (net)              1                  0.000     14.583 r
  u_ahb_slave_mux_sys_bus/U18/B0 (OAI2B11_X4_A7TULL)     0.425     0.000 z   14.583 r
  u_ahb_slave_mux_sys_bus/U18/Y (OAI2B11_X4_A7TULL)      0.238     0.212 z   14.795 f
  u_ahb_slave_mux_sys_bus/HRDATA[19] (net)      2                  0.000     14.795 f
  u_ahb_slave_mux_sys_bus/HRDATA[19] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.795 f
  cm0_hrdata[19] (net)                                             0.000     14.795 f
  u_cortexm0integration/HRDATA[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.795 f
  u_cortexm0integration/HRDATA[19] (net)                           0.000     14.795 f
  u_cortexm0integration/u_cortexm0/HRDATA[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/HRDATA[19] (net)                0.000     14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[19] (net)      0.000     14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/U4203/B1 (AOI22_X1_A7TULL)    0.238    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/U4203/Y (AOI22_X1_A7TULL)    0.272    0.341 z   15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2726 (net)     1       0.000     15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U4204/C (NAND4_X1_A7TULL)    0.272    0.000 z   15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U4204/Y (NAND4_X1_A7TULL)    0.297    0.295 z   15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/n2729 (net)     1       0.000     15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/U4205/B (OR2_X1_A7TULL)    0.297    0.000 z   15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/U4205/Y (OR2_X1_A7TULL)    0.212    0.479 z   15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/n5647 (net)     4       0.000     15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/U4218/A1 (AOI22_X1_A7TULL)    0.212    0.000 z   15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/U4218/Y (AOI22_X1_A7TULL)    0.326    0.272 z   16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/n2744 (net)     1       0.000     16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/U4219/B0 (OAI21_X2_A7TULL)    0.326    0.000 z   16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/U4219/Y (OAI21_X2_A7TULL)    0.173    0.156 z   16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/n2745 (net)     1       0.000     16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U4220/B0 (AOI21_X1_A7TULL)    0.173    0.000 z   16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U4220/Y (AOI21_X1_A7TULL)    0.400    0.299 z   16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/n6223 (net)     2       0.000     16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/U4568/A (AND3_X4_A7TULL)    0.400    0.000 z   16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/U4568/Y (AND3_X4_A7TULL)    0.133    0.335 z   16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/n7308 (net)     3       0.000     16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/U6846/A (NAND2_X2_A7TULL)    0.133    0.000 z   16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/U6846/Y (NAND2_X2_A7TULL)    0.310    0.235 z   17.207 f
  u_cortexm0integration/u_cortexm0/u_logic/Yle775 (net)    14      0.000     17.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U8211/B (MX2_X1_A7TULL)    0.310    0.000 z   17.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U8211/Y (MX2_X1_A7TULL)    0.125    0.440 z   17.646 f
  u_cortexm0integration/u_cortexm0/u_logic/n8408 (net)     1       0.000     17.646 f
  u_cortexm0integration/u_cortexm0/u_logic/D03m85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.646 f
  data arrival time                                                          17.646

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/D03m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.646
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.541


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/A (AND2_X4_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/Y (AND2_X4_A7TULL)    0.137    0.329 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/n5676 (net)     8       0.000     16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/U6884/A (INV_X1_A7TULL)    0.137    0.000 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/U6884/Y (INV_X1_A7TULL)    0.119    0.121 z   16.171 r
  u_cortexm0integration/u_cortexm0/u_logic/n5677 (net)     1       0.000     16.171 r
  u_cortexm0integration/u_cortexm0/u_logic/U6885/B0 (OAI21_X2_A7TULL)    0.119    0.000 z   16.171 r
  u_cortexm0integration/u_cortexm0/u_logic/U6885/Y (OAI21_X2_A7TULL)    0.192    0.144 z   16.316 f
  u_cortexm0integration/u_cortexm0/u_logic/n5680 (net)     1       0.000     16.316 f
  u_cortexm0integration/u_cortexm0/u_logic/U6886/B (NOR2_X4_A7TULL)    0.192    0.000 z   16.316 f
  u_cortexm0integration/u_cortexm0/u_logic/U6886/Y (NOR2_X4_A7TULL)    0.183    0.199 z   16.515 r
  u_cortexm0integration/u_cortexm0/u_logic/n6268 (net)     3       0.000     16.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U6889/A (NAND3_X1_A7TULL)    0.183    0.000 z   16.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U6889/Y (NAND3_X1_A7TULL)    0.333    0.268 z   16.783 f
  u_cortexm0integration/u_cortexm0/u_logic/n7439 (net)     3       0.000     16.783 f
  u_cortexm0integration/u_cortexm0/u_logic/U6890/B0N (OAI21B_X2_A7TULL)    0.333    0.000 z   16.783 f
  u_cortexm0integration/u_cortexm0/u_logic/U6890/Y (OAI21B_X2_A7TULL)    0.438    0.528 z   17.311 f
  u_cortexm0integration/u_cortexm0/u_logic/Kuc775 (net)    15      0.000     17.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U8234/B (MX2_X1_A7TULL)    0.438    0.000 z   17.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U8234/Y (MX2_X1_A7TULL)    0.157    0.515 z   17.826 f
  u_cortexm0integration/u_cortexm0/u_logic/n8388 (net)     1       0.000     17.826 f
  u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg/D (SDFFSHQ_X4_A7TULL)    0.157    0.000 z   17.826 f
  data arrival time                                                          17.826

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg/CK (SDFFSHQ_X4_A7TULL)    0.000   21.800 r
  library setup time                                              -0.413     21.387
  data required time                                                         21.387
  ------------------------------------------------------------------------------------
  data required time                                                         21.387
  data arrival time                                                         -17.826
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.561


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/B0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6875/Y (AOI211_X2_A7TULL)    0.632    0.470 z   16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/n7315 (net)     2       0.000     16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/B (NAND3B_X4_A7TULL)    0.632    0.000 z   16.960 r
  u_cortexm0integration/u_cortexm0/u_logic/U6879/Y (NAND3B_X4_A7TULL)    0.349    0.347 z   17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16      0.000     17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U8227/B (MX2_X1_A7TULL)    0.349    0.000 z   17.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U8227/Y (MX2_X1_A7TULL)    0.137    0.465 z   17.772 f
  u_cortexm0integration/u_cortexm0/u_logic/n8405 (net)     1       0.000     17.772 f
  u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg/D (SDFFSHQ_X2_A7TULL)    0.137    0.000 z   17.772 f
  data arrival time                                                          17.772

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.434     21.366
  data required time                                                         21.366
  ------------------------------------------------------------------------------------
  data required time                                                         21.366
  data arrival time                                                         -17.772
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.594


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vnol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U6827/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U6827/Y (AOI22_X1_A7TULL)    0.338    0.388 z   16.004 r
  u_cortexm0integration/u_cortexm0/u_logic/n5581 (net)     1       0.000     16.004 r
  u_cortexm0integration/u_cortexm0/u_logic/U6828/B0 (OAI21_X2_A7TULL)    0.338    0.000 z   16.004 r
  u_cortexm0integration/u_cortexm0/u_logic/U6828/Y (OAI21_X2_A7TULL)    0.155    0.169 z   16.173 f
  u_cortexm0integration/u_cortexm0/u_logic/n5582 (net)     1       0.000     16.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U6829/C0 (AOI211_X2_A7TULL)    0.155    0.000 z   16.173 f
  u_cortexm0integration/u_cortexm0/u_logic/U6829/Y (AOI211_X2_A7TULL)    0.579    0.467 z   16.639 r
  u_cortexm0integration/u_cortexm0/u_logic/n6195 (net)     3       0.000     16.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U6831/A (NAND3_X2_A7TULL)    0.579    0.000 z   16.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U6831/Y (NAND3_X2_A7TULL)    0.492    0.448 z   17.087 f
  u_cortexm0integration/u_cortexm0/u_logic/Lp0775 (net)    14      0.000     17.087 f
  u_cortexm0integration/u_cortexm0/u_logic/U8190/B (MX2_X1_A7TULL)    0.492    0.000 z   17.087 f
  u_cortexm0integration/u_cortexm0/u_logic/U8190/Y (MX2_X1_A7TULL)    0.127    0.504 z   17.591 f
  u_cortexm0integration/u_cortexm0/u_logic/n8391 (net)     1       0.000     17.591 f
  u_cortexm0integration/u_cortexm0/u_logic/Vnol85_reg/D (SDFFSQ_X1_A7TULL)    0.127    0.000 z   17.591 f
  data arrival time                                                          17.591

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vnol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.613     21.187
  data required time                                                         21.187
  ------------------------------------------------------------------------------------
  data required time                                                         21.187
  data arrival time                                                         -17.591
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.596


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vynl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/A (AND2_X4_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/Y (AND2_X4_A7TULL)    0.137    0.329 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/n5676 (net)     8       0.000     16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/U6884/A (INV_X1_A7TULL)    0.137    0.000 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/U6884/Y (INV_X1_A7TULL)    0.119    0.121 z   16.171 r
  u_cortexm0integration/u_cortexm0/u_logic/n5677 (net)     1       0.000     16.171 r
  u_cortexm0integration/u_cortexm0/u_logic/U6885/B0 (OAI21_X2_A7TULL)    0.119    0.000 z   16.171 r
  u_cortexm0integration/u_cortexm0/u_logic/U6885/Y (OAI21_X2_A7TULL)    0.192    0.144 z   16.316 f
  u_cortexm0integration/u_cortexm0/u_logic/n5680 (net)     1       0.000     16.316 f
  u_cortexm0integration/u_cortexm0/u_logic/U6886/B (NOR2_X4_A7TULL)    0.192    0.000 z   16.316 f
  u_cortexm0integration/u_cortexm0/u_logic/U6886/Y (NOR2_X4_A7TULL)    0.183    0.199 z   16.515 r
  u_cortexm0integration/u_cortexm0/u_logic/n6268 (net)     3       0.000     16.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U6889/A (NAND3_X1_A7TULL)    0.183    0.000 z   16.515 r
  u_cortexm0integration/u_cortexm0/u_logic/U6889/Y (NAND3_X1_A7TULL)    0.333    0.268 z   16.783 f
  u_cortexm0integration/u_cortexm0/u_logic/n7439 (net)     3       0.000     16.783 f
  u_cortexm0integration/u_cortexm0/u_logic/U8231/B0N (OAI21B_X1_A7TULL)    0.333    0.000 z   16.783 f
  u_cortexm0integration/u_cortexm0/u_logic/U8231/Y (OAI21B_X1_A7TULL)    0.237    0.386 z   17.169 f
  u_cortexm0integration/u_cortexm0/u_logic/n7441 (net)     1       0.000     17.169 f
  u_cortexm0integration/u_cortexm0/u_logic/U8233/A (MX2_X1_A7TULL)    0.237    0.000 z   17.169 f
  u_cortexm0integration/u_cortexm0/u_logic/U8233/Y (MX2_X1_A7TULL)    0.125    0.405 z   17.573 f
  u_cortexm0integration/u_cortexm0/u_logic/n8390 (net)     1       0.000     17.573 f
  u_cortexm0integration/u_cortexm0/u_logic/Vynl85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.573 f
  data arrival time                                                          17.573

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vynl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.573
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.614


  Startpoint: sram_hrdata[19]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/R13m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[19] (in)                                   0.130     0.024 z   14.024 f
  sram_hrdata[19] (net)                         1                  0.000     14.024 f
  U418/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U418/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n642 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA1[19] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA1[19] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U17/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U17/Y (AOI22_X1_A7TULL)        0.425     0.364 z   14.583 r
  u_ahb_slave_mux_sys_bus/n2 (net)              1                  0.000     14.583 r
  u_ahb_slave_mux_sys_bus/U18/B0 (OAI2B11_X4_A7TULL)     0.425     0.000 z   14.583 r
  u_ahb_slave_mux_sys_bus/U18/Y (OAI2B11_X4_A7TULL)      0.238     0.212 z   14.795 f
  u_ahb_slave_mux_sys_bus/HRDATA[19] (net)      2                  0.000     14.795 f
  u_ahb_slave_mux_sys_bus/HRDATA[19] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.795 f
  cm0_hrdata[19] (net)                                             0.000     14.795 f
  u_cortexm0integration/HRDATA[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.795 f
  u_cortexm0integration/HRDATA[19] (net)                           0.000     14.795 f
  u_cortexm0integration/u_cortexm0/HRDATA[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/HRDATA[19] (net)                0.000     14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[19] (net)      0.000     14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/U4203/B1 (AOI22_X1_A7TULL)    0.238    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/U4203/Y (AOI22_X1_A7TULL)    0.272    0.341 z   15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2726 (net)     1       0.000     15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U4204/C (NAND4_X1_A7TULL)    0.272    0.000 z   15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U4204/Y (NAND4_X1_A7TULL)    0.297    0.295 z   15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/n2729 (net)     1       0.000     15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/U4205/B (OR2_X1_A7TULL)    0.297    0.000 z   15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/U4205/Y (OR2_X1_A7TULL)    0.212    0.479 z   15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/n5647 (net)     4       0.000     15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/U4218/A1 (AOI22_X1_A7TULL)    0.212    0.000 z   15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/U4218/Y (AOI22_X1_A7TULL)    0.326    0.272 z   16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/n2744 (net)     1       0.000     16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/U4219/B0 (OAI21_X2_A7TULL)    0.326    0.000 z   16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/U4219/Y (OAI21_X2_A7TULL)    0.173    0.156 z   16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/n2745 (net)     1       0.000     16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U4220/B0 (AOI21_X1_A7TULL)    0.173    0.000 z   16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U4220/Y (AOI21_X1_A7TULL)    0.400    0.299 z   16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/n6223 (net)     2       0.000     16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/U4568/A (AND3_X4_A7TULL)    0.400    0.000 z   16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/U4568/Y (AND3_X4_A7TULL)    0.133    0.335 z   16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/n7308 (net)     3       0.000     16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/U6846/A (NAND2_X2_A7TULL)    0.133    0.000 z   16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/U6846/Y (NAND2_X2_A7TULL)    0.310    0.235 z   17.207 f
  u_cortexm0integration/u_cortexm0/u_logic/Yle775 (net)    14      0.000     17.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U8210/B (MX2_X1_A7TULL)    0.310    0.000 z   17.207 f
  u_cortexm0integration/u_cortexm0/u_logic/U8210/Y (MX2_X1_A7TULL)    0.130    0.444 z   17.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n8397 (net)     1       0.000     17.651 f
  u_cortexm0integration/u_cortexm0/u_logic/R13m85_reg/D (SDFFSHQ_X1_A7TULL)    0.130    0.000 z   17.651 f
  data arrival time                                                          17.651

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/R13m85_reg/CK (SDFFSHQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.532     21.268
  data required time                                                         21.268
  ------------------------------------------------------------------------------------
  data required time                                                         21.268
  data arrival time                                                         -17.651
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.617


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X2_A7TULL)    0.320    0.319 z   16.565 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     16.565 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    0.320    0.000 z   16.565 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    0.389    0.540 z   17.105 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     17.105 f
  u_cortexm0integration/u_cortexm0/u_logic/U8181/A (MX2_X1_A7TULL)    0.389    0.000 z   17.105 f
  u_cortexm0integration/u_cortexm0/u_logic/U8181/Y (MX2_X1_A7TULL)    0.125    0.460 z   17.565 f
  u_cortexm0integration/u_cortexm0/u_logic/n8396 (net)     1       0.000     17.565 f
  u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.565 f
  data arrival time                                                          17.565

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.565
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.623


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/B (NAND4B_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U7402/Y (NAND4B_X2_A7TULL)    0.320    0.319 z   16.565 f
  u_cortexm0integration/u_cortexm0/u_logic/n7399 (net)     3       0.000     16.565 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/AN (NAND2B_X2_A7TULL)    0.320    0.000 z   16.565 f
  u_cortexm0integration/u_cortexm0/u_logic/U8180/Y (NAND2B_X2_A7TULL)    0.389    0.540 z   17.105 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16      0.000     17.105 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/A (MX2_X1_A7TULL)    0.389    0.000 z   17.105 f
  u_cortexm0integration/u_cortexm0/u_logic/U8182/Y (MX2_X1_A7TULL)    0.125    0.460 z   17.565 f
  u_cortexm0integration/u_cortexm0/u_logic/n8393 (net)     1       0.000     17.565 f
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.565 f
  data arrival time                                                          17.565

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.565
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.623


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/C0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6871/Y (AOI211_X2_A7TULL)    0.615    0.510 z   17.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n7332 (net)     2       0.000     17.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/A (NAND2_X4_A7TULL)    0.615    0.000 z   17.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U6872/Y (NAND2_X4_A7TULL)    0.300    0.279 z   17.279 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16      0.000     17.279 f
  u_cortexm0integration/u_cortexm0/u_logic/U8225/B (MX2_X1_A7TULL)    0.300    0.000 z   17.279 f
  u_cortexm0integration/u_cortexm0/u_logic/U8225/Y (MX2_X1_A7TULL)    0.137    0.447 z   17.726 f
  u_cortexm0integration/u_cortexm0/u_logic/n8385 (net)     1       0.000     17.726 f
  u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg/D (SDFFSHQ_X2_A7TULL)    0.137    0.000 z   17.726 f
  data arrival time                                                          17.726

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.434     21.366
  data required time                                                         21.366
  ------------------------------------------------------------------------------------
  data required time                                                         21.366
  data arrival time                                                         -17.726
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.640


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[9]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[9] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[9] (net)                         1                  0.000     14.024 f
  U443/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U443/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n617 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[9] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U77/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U77/Y (AOI22_X1_A7TULL)        0.340     0.299 z   14.518 r
  u_ahb_slave_mux_sys_bus/n43 (net)             1                  0.000     14.518 r
  u_ahb_slave_mux_sys_bus/U78/C0 (OAI2B11_X2_A7TULL)     0.340     0.000 z   14.518 r
  u_ahb_slave_mux_sys_bus/U78/Y (OAI2B11_X2_A7TULL)      0.291     0.269 z   14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (net)       3                  0.000     14.788 f
  u_ahb_slave_mux_sys_bus/HRDATA[9] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.788 f
  cm0_hrdata[9] (net)                                              0.000     14.788 f
  u_cortexm0integration/HRDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.788 f
  u_cortexm0integration/HRDATA[9] (net)                            0.000     14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/HRDATA[9] (net)                 0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[9] (net)       0.000     14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/A1 (AOI211_X1_A7TULL)    0.291    0.000 z   14.788 f
  u_cortexm0integration/u_cortexm0/u_logic/U4644/Y (AOI211_X1_A7TULL)    0.461    0.488 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/n3099 (net)     1       0.000     15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/A (NAND4_X2_A7TULL)    0.461    0.000 z   15.276 r
  u_cortexm0integration/u_cortexm0/u_logic/U4655/Y (NAND4_X2_A7TULL)    0.367    0.340 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/n6173 (net)     4       0.000     15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/B0 (AOI22_X1_A7TULL)    0.367    0.000 z   15.616 f
  u_cortexm0integration/u_cortexm0/u_logic/U7357/Y (AOI22_X1_A7TULL)    0.345    0.389 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/n6176 (net)     1       0.000     16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/C0 (OAI211_X2_A7TULL)    0.345    0.000 z   16.005 r
  u_cortexm0integration/u_cortexm0/u_logic/U7358/Y (OAI211_X2_A7TULL)    0.183    0.219 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/n6180 (net)     1       0.000     16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/B (NOR2_X1_A7TULL)    0.183    0.000 z   16.224 f
  u_cortexm0integration/u_cortexm0/u_logic/U7359/Y (NOR2_X1_A7TULL)    0.419    0.334 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n7262 (net)     3       0.000     16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/A (NAND2_X1_A7TULL)    0.419    0.000 z   16.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U7419/Y (NAND2_X1_A7TULL)    0.277    0.275 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n7367 (net)     3       0.000     16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/A (NOR2_X1_A7TULL)    0.277    0.000 z   16.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U7420/Y (NOR2_X1_A7TULL)    0.328    0.288 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/n7375 (net)     2       0.000     17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/B0 (OAI21_X2_A7TULL)    0.328    0.000 z   17.122 r
  u_cortexm0integration/u_cortexm0/u_logic/U7421/Y (OAI21_X2_A7TULL)    0.412    0.310 z   17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14      0.000     17.432 f
  u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg/D (SDFFSQ_X1_A7TULL)    0.412    0.000 z   17.432 f
  data arrival time                                                          17.432

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.693     21.107
  data required time                                                         21.107
  ------------------------------------------------------------------------------------
  data required time                                                         21.107
  data arrival time                                                         -17.432
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.675


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6862/B0 (AOI211_X2_A7TULL)    0.243    0.000 z   16.491 f
  u_cortexm0integration/u_cortexm0/u_logic/U6862/Y (AOI211_X2_A7TULL)    0.615    0.460 z   16.950 r
  u_cortexm0integration/u_cortexm0/u_logic/n7321 (net)     2       0.000     16.950 r
  u_cortexm0integration/u_cortexm0/u_logic/U6868/A (NAND2_X4_A7TULL)    0.615    0.000 z   16.950 r
  u_cortexm0integration/u_cortexm0/u_logic/U6868/Y (NAND2_X4_A7TULL)    0.289    0.277 z   17.227 f
  u_cortexm0integration/u_cortexm0/u_logic/Xcc775 (net)    16      0.000     17.227 f
  u_cortexm0integration/u_cortexm0/u_logic/U8224/B (MX2_X1_A7TULL)    0.289    0.000 z   17.227 f
  u_cortexm0integration/u_cortexm0/u_logic/U8224/Y (MX2_X1_A7TULL)    0.137    0.443 z   17.670 f
  u_cortexm0integration/u_cortexm0/u_logic/n8402 (net)     1       0.000     17.670 f
  u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg/D (SDFFSHQ_X2_A7TULL)    0.137    0.000 z   17.670 f
  data arrival time                                                          17.670

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.434     21.366
  data required time                                                         21.366
  ------------------------------------------------------------------------------------
  data required time                                                         21.366
  data arrival time                                                         -17.670
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.696


  Startpoint: sram_hrdata[19]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Mk2m85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  sram_hrdata[19] (in)                                   0.130     0.024 z   14.024 f
  sram_hrdata[19] (net)                         1                  0.000     14.024 f
  U418/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U418/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n642 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA1[19] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA1[19] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U17/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U17/Y (AOI22_X1_A7TULL)        0.425     0.364 z   14.583 r
  u_ahb_slave_mux_sys_bus/n2 (net)              1                  0.000     14.583 r
  u_ahb_slave_mux_sys_bus/U18/B0 (OAI2B11_X4_A7TULL)     0.425     0.000 z   14.583 r
  u_ahb_slave_mux_sys_bus/U18/Y (OAI2B11_X4_A7TULL)      0.238     0.212 z   14.795 f
  u_ahb_slave_mux_sys_bus/HRDATA[19] (net)      2                  0.000     14.795 f
  u_ahb_slave_mux_sys_bus/HRDATA[19] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.795 f
  cm0_hrdata[19] (net)                                             0.000     14.795 f
  u_cortexm0integration/HRDATA[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.795 f
  u_cortexm0integration/HRDATA[19] (net)                           0.000     14.795 f
  u_cortexm0integration/u_cortexm0/HRDATA[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/HRDATA[19] (net)                0.000     14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[19] (net)      0.000     14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/U4203/B1 (AOI22_X1_A7TULL)    0.238    0.000 z   14.795 f
  u_cortexm0integration/u_cortexm0/u_logic/U4203/Y (AOI22_X1_A7TULL)    0.272    0.341 z   15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/n2726 (net)     1       0.000     15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U4204/C (NAND4_X1_A7TULL)    0.272    0.000 z   15.136 r
  u_cortexm0integration/u_cortexm0/u_logic/U4204/Y (NAND4_X1_A7TULL)    0.297    0.295 z   15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/n2729 (net)     1       0.000     15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/U4205/B (OR2_X1_A7TULL)    0.297    0.000 z   15.432 f
  u_cortexm0integration/u_cortexm0/u_logic/U4205/Y (OR2_X1_A7TULL)    0.212    0.479 z   15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/n5647 (net)     4       0.000     15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/U4218/A1 (AOI22_X1_A7TULL)    0.212    0.000 z   15.910 f
  u_cortexm0integration/u_cortexm0/u_logic/U4218/Y (AOI22_X1_A7TULL)    0.326    0.272 z   16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/n2744 (net)     1       0.000     16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/U4219/B0 (OAI21_X2_A7TULL)    0.326    0.000 z   16.182 r
  u_cortexm0integration/u_cortexm0/u_logic/U4219/Y (OAI21_X2_A7TULL)    0.173    0.156 z   16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/n2745 (net)     1       0.000     16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U4220/B0 (AOI21_X1_A7TULL)    0.173    0.000 z   16.337 f
  u_cortexm0integration/u_cortexm0/u_logic/U4220/Y (AOI21_X1_A7TULL)    0.400    0.299 z   16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/n6223 (net)     2       0.000     16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/U4568/A (AND3_X4_A7TULL)    0.400    0.000 z   16.636 r
  u_cortexm0integration/u_cortexm0/u_logic/U4568/Y (AND3_X4_A7TULL)    0.133    0.335 z   16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/n7308 (net)     3       0.000     16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/U4569/A (INV_X1_A7TULL)    0.133    0.000 z   16.971 r
  u_cortexm0integration/u_cortexm0/u_logic/U4569/Y (INV_X1_A7TULL)    0.079    0.091 z   17.063 f
  u_cortexm0integration/u_cortexm0/u_logic/n3020 (net)     1       0.000     17.063 f
  u_cortexm0integration/u_cortexm0/u_logic/U4570/B0 (AOI31_X1_A7TULL)    0.079    0.000 z   17.063 f
  u_cortexm0integration/u_cortexm0/u_logic/U4570/Y (AOI31_X1_A7TULL)    0.302    0.224 z   17.287 r
  u_cortexm0integration/u_cortexm0/u_logic/n3025 (net)     1       0.000     17.287 r
  u_cortexm0integration/u_cortexm0/u_logic/U4574/A0 (OAI211_X2_A7TULL)    0.302    0.000 z   17.287 r
  u_cortexm0integration/u_cortexm0/u_logic/U4574/Y (OAI211_X2_A7TULL)    0.156    0.194 z   17.480 f
  u_cortexm0integration/u_cortexm0/u_logic/n8403 (net)     1       0.000     17.480 f
  u_cortexm0integration/u_cortexm0/u_logic/Mk2m85_reg/D (SDFFSQ_X1_A7TULL)    0.156    0.000 z   17.480 f
  data arrival time                                                          17.480

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Mk2m85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.621     21.179
  data required time                                                         21.179
  ------------------------------------------------------------------------------------
  data required time                                                         21.179
  data arrival time                                                         -17.480
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.699


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/A (AND2_X4_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U3545/Y (AND2_X4_A7TULL)    0.137    0.329 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/n5676 (net)     8       0.000     16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/U6857/B0 (AOI211_X2_A7TULL)    0.137    0.000 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/U6857/Y (AOI211_X2_A7TULL)    0.448    0.331 z   16.382 r
  u_cortexm0integration/u_cortexm0/u_logic/n7261 (net)     2       0.000     16.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U6858/A (NAND2_X1_A7TULL)    0.448    0.000 z   16.382 r
  u_cortexm0integration/u_cortexm0/u_logic/U6858/Y (NAND2_X1_A7TULL)    0.274    0.274 z   16.655 f
  u_cortexm0integration/u_cortexm0/u_logic/n7357 (net)     3       0.000     16.655 f
  u_cortexm0integration/u_cortexm0/u_logic/U6859/B0N (OAI21B_X2_A7TULL)    0.274    0.000 z   16.655 f
  u_cortexm0integration/u_cortexm0/u_logic/U6859/Y (OAI21B_X2_A7TULL)    0.438    0.506 z   17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/Z31775 (net)    15      0.000     17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/U8223/B (MX2_X1_A7TULL)    0.438    0.000 z   17.162 f
  u_cortexm0integration/u_cortexm0/u_logic/U8223/Y (MX2_X1_A7TULL)    0.138    0.497 z   17.658 f
  u_cortexm0integration/u_cortexm0/u_logic/n8389 (net)     1       0.000     17.658 f
  u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg/D (SDFFSHQ_X2_A7TULL)    0.138    0.000 z   17.658 f
  data arrival time                                                          17.658

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.435     21.365
  data required time                                                         21.365
  ------------------------------------------------------------------------------------
  data required time                                                         21.365
  data arrival time                                                         -17.658
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.707


  Startpoint: flash_hrdata[23]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[23] (in)                                  0.130     0.024 z   14.024 f
  flash_hrdata[23] (net)                        1                  0.000     14.024 f
  U457/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U457/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n603 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[23] (net)                        0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U123/B1 (AOI22_X1_A7TULL)      0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U123/Y (AOI22_X1_A7TULL)       0.383     0.300 z   14.519 r
  u_ahb_slave_mux_sys_bus/n80 (net)             1                  0.000     14.519 r
  u_ahb_slave_mux_sys_bus/U124/B0 (OAI2BB1_X2_A7TULL)    0.383     0.000 z   14.519 r
  u_ahb_slave_mux_sys_bus/U124/Y (OAI2BB1_X2_A7TULL)     0.140     0.156 z   14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (net)      2                  0.000     14.675 f
  u_ahb_slave_mux_sys_bus/HRDATA[23] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.675 f
  cm0_hrdata[23] (net)                                             0.000     14.675 f
  u_cortexm0integration/HRDATA[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.675 f
  u_cortexm0integration/HRDATA[23] (net)                           0.000     14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/HRDATA[23] (net)                0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[23] (net)      0.000     14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/B (NAND2B_X1_A7TULL)    0.140    0.000 z   14.675 f
  u_cortexm0integration/u_cortexm0/u_logic/U3331/Y (NAND2B_X1_A7TULL)    0.197    0.174 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/n2121 (net)     1       0.000     14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/B (NAND2B_X4_A7TULL)    0.197    0.000 z   14.850 r
  u_cortexm0integration/u_cortexm0/u_logic/U3332/Y (NAND2B_X4_A7TULL)    0.136    0.139 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n5620 (net)     5       0.000     14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/A (NAND3_X1_A7TULL)    0.136    0.000 z   14.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U3334/Y (NAND3_X1_A7TULL)    0.192    0.141 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/n2126 (net)     1       0.000     15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/A (NAND3_X2_A7TULL)    0.192    0.000 z   15.129 r
  u_cortexm0integration/u_cortexm0/u_logic/U3339/Y (NAND3_X2_A7TULL)    0.147    0.148 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/n2127 (net)     1       0.000     15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/B0 (AOI21_X1_A7TULL)    0.147    0.000 z   15.277 f
  u_cortexm0integration/u_cortexm0/u_logic/U3340/Y (AOI21_X1_A7TULL)    0.255    0.213 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n2161 (net)     1       0.000     15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/B (NAND3_X2_A7TULL)    0.255    0.000 z   15.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.231 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   15.722 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   16.044 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6633/A (AND2_X4_A7TULL)    0.514    0.000 z   16.246 r
  u_cortexm0integration/u_cortexm0/u_logic/U6633/Y (AND2_X4_A7TULL)    0.112    0.307 z   16.554 r
  u_cortexm0integration/u_cortexm0/u_logic/n7342 (net)     3       0.000     16.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U8154/B1 (OAI222_X1_A7TULL)    0.112    0.000 z   16.554 r
  u_cortexm0integration/u_cortexm0/u_logic/U8154/Y (OAI222_X1_A7TULL)    0.414    0.435 z   16.989 f
  u_cortexm0integration/u_cortexm0/u_logic/n7345 (net)     1       0.000     16.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U8156/A (MX2_X1_A7TULL)    0.414    0.000 z   16.989 f
  u_cortexm0integration/u_cortexm0/u_logic/U8156/Y (MX2_X1_A7TULL)    0.125    0.469 z   17.458 f
  u_cortexm0integration/u_cortexm0/u_logic/n8406 (net)     1       0.000     17.458 f
  u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.458 f
  data arrival time                                                          17.458

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.458
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.730


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[8] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[8] (net)                         1                  0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U442/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n618 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)        0.303     0.273 z   14.492 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1                  0.000     14.492 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)     0.303     0.000 z   14.492 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)      0.443     0.381 z   14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3                  0.000     14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.873 f
  cm0_hrdata[8] (net)                                              0.000     14.873 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.873 f
  u_cortexm0integration/HRDATA[8] (net)                            0.000     14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)                 0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)       0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.443    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.297    0.323 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1       0.000     15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.297    0.000 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.273    0.282 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1       0.000     15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.273    0.000 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.315    0.286 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2       0.000     15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.315    0.000 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.208    0.267 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1       0.000     16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.208    0.000 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.475    0.413 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1       0.000     16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.475    0.000 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.200    0.220 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3       0.000     16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.200    0.000 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    0.610    0.628 z   17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14      0.000     17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg/D (SDFFSQ_X1_A7TULL)    0.610    0.000 z   17.291 f
  data arrival time                                                          17.291

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.745     21.055
  data required time                                                         21.055
  ------------------------------------------------------------------------------------
  data required time                                                         21.055
  data arrival time                                                         -17.291
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.764


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[8] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[8] (net)                         1                  0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U442/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n618 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)        0.303     0.273 z   14.492 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1                  0.000     14.492 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)     0.303     0.000 z   14.492 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)      0.443     0.381 z   14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3                  0.000     14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.873 f
  cm0_hrdata[8] (net)                                              0.000     14.873 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.873 f
  u_cortexm0integration/HRDATA[8] (net)                            0.000     14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)                 0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)       0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.443    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.297    0.323 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1       0.000     15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.297    0.000 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.273    0.282 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1       0.000     15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.273    0.000 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.315    0.286 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2       0.000     15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.315    0.000 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.208    0.267 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1       0.000     16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.208    0.000 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.475    0.413 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1       0.000     16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.475    0.000 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.200    0.220 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3       0.000     16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.200    0.000 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    0.610    0.628 z   17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14      0.000     17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg/D (SDFFSQ_X1_A7TULL)    0.610    0.000 z   17.291 f
  data arrival time                                                          17.291

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.745     21.055
  data required time                                                         21.055
  ------------------------------------------------------------------------------------
  data required time                                                         21.055
  data arrival time                                                         -17.291
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.764


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[8] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[8] (net)                         1                  0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U442/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n618 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)        0.303     0.273 z   14.492 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1                  0.000     14.492 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)     0.303     0.000 z   14.492 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)      0.443     0.381 z   14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3                  0.000     14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.873 f
  cm0_hrdata[8] (net)                                              0.000     14.873 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.873 f
  u_cortexm0integration/HRDATA[8] (net)                            0.000     14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)                 0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)       0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.443    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.297    0.323 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1       0.000     15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.297    0.000 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.273    0.282 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1       0.000     15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.273    0.000 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.315    0.286 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2       0.000     15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.315    0.000 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.208    0.267 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1       0.000     16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.208    0.000 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.475    0.413 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1       0.000     16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.475    0.000 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.200    0.220 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3       0.000     16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.200    0.000 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    0.610    0.628 z   17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14      0.000     17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg/D (SDFFSQ_X1_A7TULL)    0.610    0.000 z   17.291 f
  data arrival time                                                          17.291

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.745     21.055
  data required time                                                         21.055
  ------------------------------------------------------------------------------------
  data required time                                                         21.055
  data arrival time                                                         -17.291
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.764


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[8] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[8] (net)                         1                  0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U442/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n618 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)        0.303     0.273 z   14.492 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1                  0.000     14.492 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)     0.303     0.000 z   14.492 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)      0.443     0.381 z   14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3                  0.000     14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.873 f
  cm0_hrdata[8] (net)                                              0.000     14.873 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.873 f
  u_cortexm0integration/HRDATA[8] (net)                            0.000     14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)                 0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)       0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.443    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.297    0.323 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1       0.000     15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.297    0.000 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.273    0.282 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1       0.000     15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.273    0.000 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.315    0.286 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2       0.000     15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.315    0.000 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.208    0.267 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1       0.000     16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.208    0.000 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.475    0.413 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1       0.000     16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.475    0.000 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.200    0.220 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3       0.000     16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.200    0.000 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    0.610    0.628 z   17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14      0.000     17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg/D (SDFFSQ_X1_A7TULL)    0.610    0.000 z   17.291 f
  data arrival time                                                          17.291

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.745     21.055
  data required time                                                         21.055
  ------------------------------------------------------------------------------------
  data required time                                                         21.055
  data arrival time                                                         -17.291
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.764


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[8] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[8] (net)                         1                  0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U442/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n618 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)        0.303     0.273 z   14.492 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1                  0.000     14.492 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)     0.303     0.000 z   14.492 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)      0.443     0.381 z   14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3                  0.000     14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.873 f
  cm0_hrdata[8] (net)                                              0.000     14.873 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.873 f
  u_cortexm0integration/HRDATA[8] (net)                            0.000     14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)                 0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)       0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.443    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.297    0.323 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1       0.000     15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.297    0.000 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.273    0.282 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1       0.000     15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.273    0.000 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.315    0.286 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2       0.000     15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.315    0.000 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.208    0.267 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1       0.000     16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.208    0.000 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.475    0.413 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1       0.000     16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.475    0.000 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.200    0.220 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3       0.000     16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.200    0.000 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    0.610    0.628 z   17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14      0.000     17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg/D (SDFFSQ_X1_A7TULL)    0.610    0.000 z   17.291 f
  data arrival time                                                          17.291

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.745     21.055
  data required time                                                         21.055
  ------------------------------------------------------------------------------------
  data required time                                                         21.055
  data arrival time                                                         -17.291
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.764


  Startpoint: flash_hrdata[8]
              (input port clocked by VCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Inputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  input external delay                                            12.000     14.000 f
  flash_hrdata[8] (in)                                   0.130     0.024 z   14.024 f
  flash_hrdata[8] (net)                         1                  0.000     14.024 f
  U442/A (BUF_X6_A7TULL)                                 0.130     0.000 z   14.024 f
  U442/Y (BUF_X6_A7TULL)                                 0.055     0.195 z   14.219 f
  n618 (net)                                    1                  0.000     14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)                         0.000     14.219 f
  u_ahb_slave_mux_sys_bus/U24/B1 (AOI22_X1_A7TULL)       0.055     0.000 z   14.219 f
  u_ahb_slave_mux_sys_bus/U24/Y (AOI22_X1_A7TULL)        0.303     0.273 z   14.492 r
  u_ahb_slave_mux_sys_bus/n4 (net)              1                  0.000     14.492 r
  u_ahb_slave_mux_sys_bus/U25/C0 (OAI2B11_X1_A7TULL)     0.303     0.000 z   14.492 r
  u_ahb_slave_mux_sys_bus/U25/Y (OAI2B11_X1_A7TULL)      0.443     0.381 z   14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3                  0.000     14.873 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (cmsdk_mcu_system_cmsdk_ahb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE0_PORT3_ENABLE1_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE1_PORT8_ENABLE1_PORT9_ENABLE0_DW32_0)    0.000 z   14.873 f
  cm0_hrdata[8] (net)                                              0.000     14.873 f
  u_cortexm0integration/HRDATA[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   14.873 f
  u_cortexm0integration/HRDATA[8] (net)                            0.000     14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)                 0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)       0.000     14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/A1 (AOI22_X1_A7TULL)    0.443    0.000 z   14.873 f
  u_cortexm0integration/u_cortexm0/u_logic/U4057/Y (AOI22_X1_A7TULL)    0.297    0.323 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/n2651 (net)     1       0.000     15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/C0 (OAI211_X1_A7TULL)    0.297    0.000 z   15.196 r
  u_cortexm0integration/u_cortexm0/u_logic/U4058/Y (OAI211_X1_A7TULL)    0.273    0.282 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/n2653 (net)     1       0.000     15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/B0 (AOI21_X1_A7TULL)    0.273    0.000 z   15.478 f
  u_cortexm0integration/u_cortexm0/u_logic/U4059/Y (AOI21_X1_A7TULL)    0.315    0.286 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/n5608 (net)     2       0.000     15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/B0 (OAI22_X1_A7TULL)    0.315    0.000 z   15.764 r
  u_cortexm0integration/u_cortexm0/u_logic/U6848/Y (OAI22_X1_A7TULL)    0.208    0.267 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/n5610 (net)     1       0.000     16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/C0 (AOI211_X1_A7TULL)    0.208    0.000 z   16.031 f
  u_cortexm0integration/u_cortexm0/u_logic/U6849/Y (AOI211_X1_A7TULL)    0.475    0.413 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/n5611 (net)     1       0.000     16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/B0 (OAI21_X2_A7TULL)    0.475    0.000 z   16.444 r
  u_cortexm0integration/u_cortexm0/u_logic/U6850/Y (OAI21_X2_A7TULL)    0.200    0.220 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/n7403 (net)     3       0.000     16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/AN (NAND4B_X2_A7TULL)    0.200    0.000 z   16.664 f
  u_cortexm0integration/u_cortexm0/u_logic/U6854/Y (NAND4B_X2_A7TULL)    0.610    0.628 z   17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14      0.000     17.291 f
  u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg/D (SDFFSQ_X1_A7TULL)    0.610    0.000 z   17.291 f
  data arrival time                                                          17.291

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.745     21.055
  data required time                                                         21.055
  ------------------------------------------------------------------------------------
  data required time                                                         21.055
  data arrival time                                                         -17.291
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.764


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: sram_hsel (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.207    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.207    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.193    0.264 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4       0.000      8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.193    0.000 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.167    0.290 z    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.000    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)                 0.000      8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.894 f
  u_cortexm0integration/HADDR[19] (net)                            0.000      8.894 f
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.894 f
  n536 (net)                                                       0.000      8.894 f
  u_addr_decode/haddr[19] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z    8.894 f
  u_addr_decode/haddr[19] (net)                                    0.000      8.894 f
  u_addr_decode/U3/B (NOR4_X2_A7TULL)                    0.167     0.000 z    8.894 f
  u_addr_decode/U3/Y (NOR4_X2_A7TULL)                    0.311     0.290 z    9.184 r
  u_addr_decode/n1 (net)                        1                  0.000      9.184 r
  u_addr_decode/U4/B (NAND2_X2_A7TULL)                   0.311     0.000 z    9.184 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.114     0.135 z    9.319 f
  u_addr_decode/n5 (net)                        1                  0.000      9.319 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.114     0.000 z    9.319 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.184     0.289 z    9.609 f
  u_addr_decode/n12 (net)                       3                  0.000      9.609 f
  u_addr_decode/U8/A (OR4_X4_A7TULL)                     0.184     0.000 z    9.609 f
  u_addr_decode/U8/Y (OR4_X4_A7TULL)                     0.168     0.437 z   10.046 f
  u_addr_decode/n6 (net)                        1                  0.000     10.046 f
  u_addr_decode/U9/B (NOR2_X8_A7TULL)                    0.168     0.000 z   10.046 f
  u_addr_decode/U9/Y (NOR2_X8_A7TULL)                    0.233     0.220 z   10.266 r
  u_addr_decode/n17 (net)                       3                  0.000     10.266 r
  u_addr_decode/U12/A (AND2_X12_A7TULL)                  0.233     0.000 z   10.266 r
  u_addr_decode/U12/Y (AND2_X12_A7TULL)                  0.101     0.238 z   10.503 r
  u_addr_decode/sram_hsel (net)                 2                  0.000     10.503 r
  u_addr_decode/sram_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z   10.503 r
  n628 (net)                                                       0.000     10.503 r
  U432/A (BUF_X32_A7TULL)                                0.101     0.000 z   10.503 r
  U432/Y (BUF_X32_A7TULL)                                0.138     0.200 z   10.704 r
  sram_hsel (net)                               1                  0.000     10.704 r
  sram_hsel (out)                                        0.138     0.000 z   10.704 r
  data arrival time                                                          10.704

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.704
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.096


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: flash_hsel (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.207    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.207    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.193    0.264 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4       0.000      8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.193    0.000 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.167    0.290 z    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.000    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)                 0.000      8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.894 f
  u_cortexm0integration/HADDR[19] (net)                            0.000      8.894 f
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.894 f
  n536 (net)                                                       0.000      8.894 f
  u_addr_decode/haddr[19] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z    8.894 f
  u_addr_decode/haddr[19] (net)                                    0.000      8.894 f
  u_addr_decode/U3/B (NOR4_X2_A7TULL)                    0.167     0.000 z    8.894 f
  u_addr_decode/U3/Y (NOR4_X2_A7TULL)                    0.311     0.290 z    9.184 r
  u_addr_decode/n1 (net)                        1                  0.000      9.184 r
  u_addr_decode/U4/B (NAND2_X2_A7TULL)                   0.311     0.000 z    9.184 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.114     0.135 z    9.319 f
  u_addr_decode/n5 (net)                        1                  0.000      9.319 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.114     0.000 z    9.319 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.184     0.289 z    9.609 f
  u_addr_decode/n12 (net)                       3                  0.000      9.609 f
  u_addr_decode/U8/A (OR4_X4_A7TULL)                     0.184     0.000 z    9.609 f
  u_addr_decode/U8/Y (OR4_X4_A7TULL)                     0.168     0.437 z   10.046 f
  u_addr_decode/n6 (net)                        1                  0.000     10.046 f
  u_addr_decode/U9/B (NOR2_X8_A7TULL)                    0.168     0.000 z   10.046 f
  u_addr_decode/U9/Y (NOR2_X8_A7TULL)                    0.233     0.220 z   10.266 r
  u_addr_decode/n17 (net)                       3                  0.000     10.266 r
  u_addr_decode/U11/A (AND2_X12_A7TULL)                  0.233     0.000 z   10.266 r
  u_addr_decode/U11/Y (AND2_X12_A7TULL)                  0.100     0.238 z   10.503 r
  u_addr_decode/flash_hsel (net)                2                  0.000     10.503 r
  u_addr_decode/flash_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z   10.503 r
  n593 (net)                                                       0.000     10.503 r
  U249/A (BUF_X32_A7TULL)                                0.100     0.000 z   10.503 r
  U249/Y (BUF_X32_A7TULL)                                0.138     0.200 z   10.703 r
  flash_hsel (net)                              1                  0.000     10.703 r
  flash_hsel (out)                                       0.138     0.000 z   10.703 r
  data arrival time                                                          10.703

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.703
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.097


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[31] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U511/A (NOR2_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U511/Y (NOR2_X1_A7TULL)    0.582    0.554 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n7228 (net)     5       0.000      4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U514/A (NOR2_X1_A7TULL)    0.582    0.000 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U514/Y (NOR2_X1_A7TULL)    0.194    0.195 z    4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/n20 (net)     1         0.000      4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/U515/C0 (OAI211_X2_A7TULL)    0.194    0.000 z    4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/U515/Y (OAI211_X2_A7TULL)    0.297    0.157 z    4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/n23 (net)     1         0.000      4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/U516/A (NAND2_X1_A7TULL)    0.297    0.000 z    4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/U516/Y (NAND2_X1_A7TULL)    0.227    0.225 z    4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/n24 (net)     1         0.000      4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U517/B (NAND2_X3_A7TULL)    0.227    0.000 z    4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U517/Y (NAND2_X3_A7TULL)    0.171    0.193 z    4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/n1754 (net)     3       0.000      4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/U522/A (NAND2_X4_A7TULL)    0.171    0.000 z    4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/U522/Y (NAND2_X4_A7TULL)    0.152    0.117 z    5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/n28 (net)     2         0.000      5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/U523/A (NAND2_X4_A7TULL)    0.152    0.000 z    5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/U523/Y (NAND2_X4_A7TULL)    0.160    0.151 z    5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/n7250 (net)     6       0.000      5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/U524/AN (NAND2B_X4_A7TULL)    0.160    0.000 z    5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/U524/Y (NAND2B_X4_A7TULL)    0.259    0.276 z    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2545 (net)     4       0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U525/A (INV_X4_A7TULL)    0.259    0.000 z    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U525/Y (INV_X4_A7TULL)    0.070    0.072 z    5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n27 (net)     1         0.000      5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U526/A (NOR2_X2_A7TULL)    0.070    0.000 z    5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U526/Y (NOR2_X2_A7TULL)    0.481    0.318 z    5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/n29 (net)     1         0.000      5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/U528/A0 (OAI22_X8_A7TULL)    0.481    0.000 z    5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/U528/Y (OAI22_X8_A7TULL)    0.244    0.267 z    6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/n7090 (net)    10       0.000      6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U62/A (AND2_X8_A7TULL)    0.244    0.000 z    6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U62/Y (AND2_X8_A7TULL)    0.071    0.265 z    6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/n7622 (net)     1       0.000      6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U5096/B (ADDH_X4_A7TULL)    0.071    0.000 z    6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U5096/CO (ADDH_X4_A7TULL)    0.090    0.229 z    6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n3429 (net)     1       0.000      6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5104/B (ADDH_X4_A7TULL)    0.090    0.000 z    6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5104/CO (ADDH_X4_A7TULL)    0.090    0.235 z    6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n3415 (net)     1       0.000      6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5092/B (ADDH_X4_A7TULL)    0.090    0.000 z    6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5092/CO (ADDH_X4_A7TULL)    0.091    0.236 z    7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/n3438 (net)     1       0.000      7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/U5112/B (ADDH_X4_A7TULL)    0.091    0.000 z    7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/U5112/CO (ADDH_X4_A7TULL)    0.090    0.236 z    7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/n3406 (net)     1       0.000      7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U5083/B (ADDH_X4_A7TULL)    0.090    0.000 z    7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U5083/CO (ADDH_X4_A7TULL)    0.077    0.222 z    7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/n5693 (net)     2       0.000      7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/U547/A (NAND2_X2_A7TULL)    0.077    0.000 z    7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/U547/Y (NAND2_X2_A7TULL)    0.143    0.110 z    7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/n37 (net)     1         0.000      7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U548/A (INV_X3_A7TULL)    0.143    0.000 z    7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U548/Y (INV_X3_A7TULL)    0.084    0.092 z    7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/n5688 (net)     1       0.000      7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/U6891/B (ADDH_X4_A7TULL)    0.084    0.000 z    7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/U6891/CO (ADDH_X4_A7TULL)    0.075    0.219 z    7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/n3467 (net)     1       0.000      7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/U5150/B (ADDH_X2_A7TULL)    0.075    0.000 z    7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/U5150/CO (ADDH_X2_A7TULL)    0.112    0.265 z    8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/n1386 (net)     2       0.000      8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/U2312/A (INV_X2_A7TULL)    0.112    0.000 z    8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/U2312/Y (INV_X2_A7TULL)    0.097    0.101 z    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/n1387 (net)     1       0.000      8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2313/A (NOR2_X2_A7TULL)    0.097    0.000 z    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2313/Y (NOR2_X2_A7TULL)    0.084    0.083 z    8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n1553 (net)     2       0.000      8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U63/A (AND2_X4_A7TULL)    0.084    0.000 z    8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U63/Y (AND2_X4_A7TULL)    0.077    0.219 z    8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/n7641 (net)     1       0.000      8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/U2452/B (ADDH_X2_A7TULL)    0.077    0.000 z    8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/U2452/CO (ADDH_X2_A7TULL)    0.091    0.246 z    8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/n1389 (net)     1       0.000      8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/U2316/B (XOR2_X2_A7TULL)    0.091    0.000 z    8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/U2316/Y (XOR2_X2_A7TULL)    0.416    0.272 z    9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/n5714 (net)     2       0.000      9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/A1N (OAI2BB1_X4_A7TULL)    0.416    0.000 z    9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/Y (OAI2BB1_X4_A7TULL)    0.284    0.399 z    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.000    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.539 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (net)                 0.000      9.539 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.539 r
  u_cortexm0integration/HADDR[31] (net)                            0.000      9.539 r
  u_cortexm0integration/HADDR[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.539 r
  n524 (net)                                                       0.000      9.539 r
  U537/A (BUF_X2_A7TULL)                                 0.284     0.000 z    9.539 r
  U537/Y (BUF_X2_A7TULL)                                 1.515     1.051 z   10.590 r
  HADDR[31] (net)                               1                  0.000     10.590 r
  HADDR[31] (out)                                        1.515     0.000 z   10.590 r
  data arrival time                                                          10.590

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.590
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.210


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HTRANS[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg/Q (SDFFSQ_X2_A7TULL)    0.130    0.639 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1      0.000      2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/A (BUF_X6_A7TULL)    0.130    0.000 z    2.639 r
  u_cortexm0integration/u_cortexm0/u_logic/U767/Y (BUF_X6_A7TULL)    0.466    0.397 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/n2236 (net)    35       0.000      3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/B (NAND2B_X2_A7TULL)    0.466    0.000 z    3.037 r
  u_cortexm0integration/u_cortexm0/u_logic/U509/Y (NAND2B_X2_A7TULL)    0.696    0.550 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/n6990 (net)    23       0.000      3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U511/A (NOR2_X1_A7TULL)    0.696    0.000 z    3.587 f
  u_cortexm0integration/u_cortexm0/u_logic/U511/Y (NOR2_X1_A7TULL)    0.582    0.554 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/n7228 (net)     5       0.000      4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U514/A (NOR2_X1_A7TULL)    0.582    0.000 z    4.141 r
  u_cortexm0integration/u_cortexm0/u_logic/U514/Y (NOR2_X1_A7TULL)    0.194    0.195 z    4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/n20 (net)     1         0.000      4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/U515/C0 (OAI211_X2_A7TULL)    0.194    0.000 z    4.336 f
  u_cortexm0integration/u_cortexm0/u_logic/U515/Y (OAI211_X2_A7TULL)    0.297    0.157 z    4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/n23 (net)     1         0.000      4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/U516/A (NAND2_X1_A7TULL)    0.297    0.000 z    4.493 r
  u_cortexm0integration/u_cortexm0/u_logic/U516/Y (NAND2_X1_A7TULL)    0.227    0.225 z    4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/n24 (net)     1         0.000      4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U517/B (NAND2_X3_A7TULL)    0.227    0.000 z    4.718 f
  u_cortexm0integration/u_cortexm0/u_logic/U517/Y (NAND2_X3_A7TULL)    0.171    0.193 z    4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/n1754 (net)     3       0.000      4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/U522/A (NAND2_X4_A7TULL)    0.171    0.000 z    4.910 r
  u_cortexm0integration/u_cortexm0/u_logic/U522/Y (NAND2_X4_A7TULL)    0.152    0.117 z    5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/n28 (net)     2         0.000      5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/U523/A (NAND2_X4_A7TULL)    0.152    0.000 z    5.027 f
  u_cortexm0integration/u_cortexm0/u_logic/U523/Y (NAND2_X4_A7TULL)    0.160    0.151 z    5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/n7250 (net)     6       0.000      5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/U524/AN (NAND2B_X4_A7TULL)    0.160    0.000 z    5.178 r
  u_cortexm0integration/u_cortexm0/u_logic/U524/Y (NAND2B_X4_A7TULL)    0.259    0.276 z    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/n2545 (net)     4       0.000      5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U525/A (INV_X4_A7TULL)    0.259    0.000 z    5.454 r
  u_cortexm0integration/u_cortexm0/u_logic/U525/Y (INV_X4_A7TULL)    0.070    0.072 z    5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/n27 (net)     1         0.000      5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U526/A (NOR2_X2_A7TULL)    0.070    0.000 z    5.526 f
  u_cortexm0integration/u_cortexm0/u_logic/U526/Y (NOR2_X2_A7TULL)    0.481    0.318 z    5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/n29 (net)     1         0.000      5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/U528/A0 (OAI22_X8_A7TULL)    0.481    0.000 z    5.844 r
  u_cortexm0integration/u_cortexm0/u_logic/U528/Y (OAI22_X8_A7TULL)    0.244    0.267 z    6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/n7090 (net)    10       0.000      6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U62/A (AND2_X8_A7TULL)    0.244    0.000 z    6.111 f
  u_cortexm0integration/u_cortexm0/u_logic/U62/Y (AND2_X8_A7TULL)    0.071    0.265 z    6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/n7622 (net)     1       0.000      6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U5096/B (ADDH_X4_A7TULL)    0.071    0.000 z    6.375 f
  u_cortexm0integration/u_cortexm0/u_logic/U5096/CO (ADDH_X4_A7TULL)    0.090    0.229 z    6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n3429 (net)     1       0.000      6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5104/B (ADDH_X4_A7TULL)    0.090    0.000 z    6.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5104/CO (ADDH_X4_A7TULL)    0.090    0.235 z    6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/n3415 (net)     1       0.000      6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5092/B (ADDH_X4_A7TULL)    0.090    0.000 z    6.839 f
  u_cortexm0integration/u_cortexm0/u_logic/U5092/CO (ADDH_X4_A7TULL)    0.091    0.236 z    7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/n3438 (net)     1       0.000      7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/U5112/B (ADDH_X4_A7TULL)    0.091    0.000 z    7.075 f
  u_cortexm0integration/u_cortexm0/u_logic/U5112/CO (ADDH_X4_A7TULL)    0.090    0.236 z    7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/n3406 (net)     1       0.000      7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U5083/B (ADDH_X4_A7TULL)    0.090    0.000 z    7.311 f
  u_cortexm0integration/u_cortexm0/u_logic/U5083/CO (ADDH_X4_A7TULL)    0.077    0.222 z    7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/n5693 (net)     2       0.000      7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/U547/A (NAND2_X2_A7TULL)    0.077    0.000 z    7.533 f
  u_cortexm0integration/u_cortexm0/u_logic/U547/Y (NAND2_X2_A7TULL)    0.143    0.110 z    7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/n37 (net)     1         0.000      7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U548/A (INV_X3_A7TULL)    0.143    0.000 z    7.643 r
  u_cortexm0integration/u_cortexm0/u_logic/U548/Y (INV_X3_A7TULL)    0.084    0.092 z    7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/n5688 (net)     1       0.000      7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/U6891/B (ADDH_X4_A7TULL)    0.084    0.000 z    7.735 f
  u_cortexm0integration/u_cortexm0/u_logic/U6891/CO (ADDH_X4_A7TULL)    0.075    0.219 z    7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/n3467 (net)     1       0.000      7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/U5150/B (ADDH_X2_A7TULL)    0.075    0.000 z    7.954 f
  u_cortexm0integration/u_cortexm0/u_logic/U5150/CO (ADDH_X2_A7TULL)    0.112    0.265 z    8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/n1386 (net)     2       0.000      8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/U2312/A (INV_X2_A7TULL)    0.112    0.000 z    8.219 f
  u_cortexm0integration/u_cortexm0/u_logic/U2312/Y (INV_X2_A7TULL)    0.097    0.101 z    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/n1387 (net)     1       0.000      8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2313/A (NOR2_X2_A7TULL)    0.097    0.000 z    8.320 r
  u_cortexm0integration/u_cortexm0/u_logic/U2313/Y (NOR2_X2_A7TULL)    0.084    0.083 z    8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/n1553 (net)     2       0.000      8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U63/A (AND2_X4_A7TULL)    0.084    0.000 z    8.403 f
  u_cortexm0integration/u_cortexm0/u_logic/U63/Y (AND2_X4_A7TULL)    0.077    0.219 z    8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/n7641 (net)     1       0.000      8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/U2452/B (ADDH_X2_A7TULL)    0.077    0.000 z    8.622 f
  u_cortexm0integration/u_cortexm0/u_logic/U2452/CO (ADDH_X2_A7TULL)    0.091    0.246 z    8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/n1389 (net)     1       0.000      8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/U2316/B (XOR2_X2_A7TULL)    0.091    0.000 z    8.868 f
  u_cortexm0integration/u_cortexm0/u_logic/U2316/Y (XOR2_X2_A7TULL)    0.416    0.272 z    9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/n5714 (net)     2       0.000      9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/A1N (OAI2BB1_X4_A7TULL)    0.416    0.000 z    9.140 r
  u_cortexm0integration/u_cortexm0/u_logic/U2451/Y (OAI2BB1_X4_A7TULL)    0.284    0.399 z    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.000    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U6909/C (NAND4B_X4_A7TULL)    0.284    0.000 z    9.539 r
  u_cortexm0integration/u_cortexm0/u_logic/U6909/Y (NAND4B_X4_A7TULL)    0.244    0.257 z    9.796 f
  u_cortexm0integration/u_cortexm0/u_logic/n7103 (net)     2       0.000      9.796 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/B0 (AO22_X8_A7TULL)    0.244    0.000 z    9.796 f
  u_cortexm0integration/u_cortexm0/u_logic/U6914/Y (AO22_X8_A7TULL)    0.146    0.477 z   10.273 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (net)     7    0.000   10.273 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z   10.273 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (net)                 0.000     10.273 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z   10.273 f
  u_cortexm0integration/HTRANS[1] (net)                            0.000     10.273 f
  u_cortexm0integration/HTRANS[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z   10.273 f
  n556 (net)                                                       0.000     10.273 f
  U505/A (BUF_X32_A7TULL)                                0.146     0.000 z   10.273 f
  U505/Y (BUF_X32_A7TULL)                                0.099     0.236 z   10.509 f
  HTRANS[1] (net)                               1                  0.000     10.509 f
  HTRANS[1] (out)                                        0.099     0.000 z   10.509 f
  data arrival time                                                          10.509

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.509
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.291


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[29] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.164    0.288 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.164    0.000 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.177    0.166 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U2462/A (NAND2_X2_A7TULL)    0.177    0.000 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U2462/Y (NAND2_X2_A7TULL)    0.149    0.147 z    8.585 f
  u_cortexm0integration/u_cortexm0/u_logic/n1560 (net)     1       0.000      8.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U2464/A (XOR2_X4_A7TULL)    0.149    0.000 z    8.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U2464/Y (XOR2_X4_A7TULL)    0.451    0.220 z    8.805 r
  u_cortexm0integration/u_cortexm0/u_logic/n7339 (net)     3       0.000      8.805 r
  u_cortexm0integration/u_cortexm0/u_logic/U2466/A0 (AOI22_X4_A7TULL)    0.451    0.000 z    8.805 r
  u_cortexm0integration/u_cortexm0/u_logic/U2466/Y (AOI22_X4_A7TULL)    0.311    0.182 z    8.988 f
  u_cortexm0integration/u_cortexm0/u_logic/n5715 (net)     2       0.000      8.988 f
  u_cortexm0integration/u_cortexm0/u_logic/U2467/B0 (OAI2BB1_X4_A7TULL)    0.311    0.000 z    8.988 f
  u_cortexm0integration/u_cortexm0/u_logic/U2467/Y (OAI2BB1_X4_A7TULL)    0.306    0.298 z    9.286 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (net)     8    0.000    9.286 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.286 r
  u_cortexm0integration/u_cortexm0/HADDR[29] (net)                 0.000      9.286 r
  u_cortexm0integration/u_cortexm0/HADDR[29] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.286 r
  u_cortexm0integration/HADDR[29] (net)                            0.000      9.286 r
  u_cortexm0integration/HADDR[29] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.286 r
  n526 (net)                                                       0.000      9.286 r
  U535/A (BUF_X2_A7TULL)                                 0.306     0.000 z    9.286 r
  U535/Y (BUF_X2_A7TULL)                                 1.515     1.056 z   10.342 r
  HADDR[29] (net)                               1                  0.000     10.342 r
  HADDR[29] (out)                                        1.515     0.000 z   10.342 r
  data arrival time                                                          10.342

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.342
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.458


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[30] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.164    0.288 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.164    0.000 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.177    0.166 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U2454/A (NAND2_X2_A7TULL)    0.177    0.000 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U2454/Y (NAND2_X2_A7TULL)    0.149    0.147 z    8.585 f
  u_cortexm0integration/u_cortexm0/u_logic/n1550 (net)     1       0.000      8.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U2455/A (XOR2_X4_A7TULL)    0.149    0.000 z    8.585 f
  u_cortexm0integration/u_cortexm0/u_logic/U2455/Y (XOR2_X4_A7TULL)    0.489    0.231 z    8.817 r
  u_cortexm0integration/u_cortexm0/u_logic/n7351 (net)     4       0.000      8.817 r
  u_cortexm0integration/u_cortexm0/u_logic/U2457/A0 (AOI22_X4_A7TULL)    0.489    0.000 z    8.817 r
  u_cortexm0integration/u_cortexm0/u_logic/U2457/Y (AOI22_X4_A7TULL)    0.298    0.177 z    8.993 f
  u_cortexm0integration/u_cortexm0/u_logic/n1551 (net)     1       0.000      8.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U2458/B0 (OAI2BB1_X4_A7TULL)    0.298    0.000 z    8.993 f
  u_cortexm0integration/u_cortexm0/u_logic/U2458/Y (OAI2BB1_X4_A7TULL)    0.265    0.269 z    9.263 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[30] (net)     7    0.000    9.263 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[30] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.263 r
  u_cortexm0integration/u_cortexm0/HADDR[30] (net)                 0.000      9.263 r
  u_cortexm0integration/u_cortexm0/HADDR[30] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.263 r
  u_cortexm0integration/HADDR[30] (net)                            0.000      9.263 r
  u_cortexm0integration/HADDR[30] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.263 r
  n525 (net)                                                       0.000      9.263 r
  U536/A (BUF_X2_A7TULL)                                 0.265     0.000 z    9.263 r
  U536/Y (BUF_X2_A7TULL)                                 1.515     1.047 z   10.309 r
  HADDR[30] (net)                               1                  0.000     10.309 r
  HADDR[30] (out)                                        1.515     0.000 z   10.309 r
  data arrival time                                                          10.309

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.309
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.491


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[27] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.164    0.288 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.164    0.000 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.177    0.166 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/A (NAND2_X2_A7TULL)    0.177    0.000 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U5148/Y (NAND2_X2_A7TULL)    0.154    0.136 z    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/n3466 (net)     1       0.000      8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/A (XOR2_X3_A7TULL)    0.154    0.000 z    8.575 f
  u_cortexm0integration/u_cortexm0/u_logic/U5149/Y (XOR2_X3_A7TULL)    0.445    0.220 z    8.795 r
  u_cortexm0integration/u_cortexm0/u_logic/n7330 (net)     3       0.000      8.795 r
  u_cortexm0integration/u_cortexm0/u_logic/U5154/A1N (OAI2BB1_X4_A7TULL)    0.445    0.000 z    8.795 r
  u_cortexm0integration/u_cortexm0/u_logic/U5154/Y (OAI2BB1_X4_A7TULL)    0.218    0.339 z    9.134 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.000    9.134 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.134 r
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)                 0.000      9.134 r
  u_cortexm0integration/u_cortexm0/HADDR[27] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.134 r
  u_cortexm0integration/HADDR[27] (net)                            0.000      9.134 r
  u_cortexm0integration/HADDR[27] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.134 r
  n528 (net)                                                       0.000      9.134 r
  U533/A (BUF_X2_A7TULL)                                 0.218     0.000 z    9.134 r
  U533/Y (BUF_X2_A7TULL)                                 1.515     1.035 z   10.169 r
  HADDR[27] (net)                               1                  0.000     10.169 r
  HADDR[27] (out)                                        1.515     0.000 z   10.169 r
  data arrival time                                                          10.169

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.169
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.631


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[16] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.179    0.183 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4       0.000      8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U4073/A (NOR2_X1_A7TULL)    0.179    0.000 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U4073/Y (NOR2_X1_A7TULL)    0.227    0.203 z    8.241 r
  u_cortexm0integration/u_cortexm0/u_logic/n2662 (net)     1       0.000      8.241 r
  u_cortexm0integration/u_cortexm0/u_logic/U4075/A (XNOR2_X1_A7TULL)    0.227    0.000 z    8.241 r
  u_cortexm0integration/u_cortexm0/u_logic/U4075/Y (XNOR2_X1_A7TULL)    0.657    0.333 z    8.574 r
  u_cortexm0integration/u_cortexm0/u_logic/n7097 (net)     4       0.000      8.574 r
  u_cortexm0integration/u_cortexm0/u_logic/U7995/A1N (OAI2BB1_X2_A7TULL)    0.657    0.000 z    8.574 r
  u_cortexm0integration/u_cortexm0/u_logic/U7995/Y (OAI2BB1_X2_A7TULL)    0.394    0.514 z    9.088 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[16] (net)     9    0.000    9.088 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[16] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.088 r
  u_cortexm0integration/u_cortexm0/HADDR[16] (net)                 0.000      9.088 r
  u_cortexm0integration/u_cortexm0/HADDR[16] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.088 r
  u_cortexm0integration/HADDR[16] (net)                            0.000      9.088 r
  u_cortexm0integration/HADDR[16] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.088 r
  n539 (net)                                                       0.000      9.088 r
  U522/A (BUF_X2_A7TULL)                                 0.394     0.000 z    9.088 r
  U522/Y (BUF_X2_A7TULL)                                 1.515     1.077 z   10.166 r
  HADDR[16] (net)                               1                  0.000     10.166 r
  HADDR[16] (out)                                        1.515     0.000 z   10.166 r
  data arrival time                                                          10.166

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.166
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.634


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[23] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1428/B (NAND2_X4_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1428/Y (NAND2_X4_A7TULL)    0.219    0.229 z    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n5461 (net)     7       0.000      5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U93/B (OR2_X1_A7TULL)    0.219    0.000 z    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U93/Y (OR2_X1_A7TULL)    0.217    0.463 z    5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n7431 (net)     3       0.000      5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U1612/A0 (AOI21_X2_A7TULL)    0.217    0.000 z    5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U1612/Y (AOI21_X2_A7TULL)    0.259    0.266 z    6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/n778 (net)     2        0.000      6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/U1614/A0 (OAI21_X1_A7TULL)    0.259    0.000 z    6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/U1614/Y (OAI21_X1_A7TULL)    0.173    0.182 z    6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/n738 (net)     1        0.000      6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/U1615/B0 (AOI21_X1_A7TULL)    0.173    0.000 z    6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/U1615/Y (AOI21_X1_A7TULL)    0.325    0.262 z    6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/n740 (net)     1        0.000      6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/U1616/B0 (OAI21_X3_A7TULL)    0.325    0.000 z    6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/U1616/Y (OAI21_X3_A7TULL)    0.250    0.254 z    6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n742 (net)     1        0.000      6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/B (NOR2B_X12_A7TULL)    0.250    0.000 z    6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.292    0.282 z    7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U1790/A0 (OAI21_X1_A7TULL)    0.292    0.000 z    7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U1790/Y (OAI21_X1_A7TULL)    0.200    0.217 z    7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/n955 (net)     1        0.000      7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/U1831/A (XNOR2_X2_A7TULL)    0.200    0.000 z    7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/U1831/Y (XNOR2_X2_A7TULL)    0.600    0.328 z    7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/n3076 (net)     3       0.000      7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/A (NAND2_X4_A7TULL)    0.600    0.000 z    7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X4_A7TULL)    0.209    0.193 z    7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X4_A7TULL)    0.209    0.000 z    7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X4_A7TULL)    0.296    0.253 z    8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.296    0.000 z    8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.107    0.109 z    8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U5108/A (NOR2_X1_A7TULL)    0.107    0.000 z    8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U5108/Y (NOR2_X1_A7TULL)    0.232    0.183 z    8.344 r
  u_cortexm0integration/u_cortexm0/u_logic/n3434 (net)     1       0.000      8.344 r
  u_cortexm0integration/u_cortexm0/u_logic/U5109/A (NAND2_X2_A7TULL)    0.232    0.000 z    8.344 r
  u_cortexm0integration/u_cortexm0/u_logic/U5109/Y (NAND2_X2_A7TULL)    0.157    0.162 z    8.506 f
  u_cortexm0integration/u_cortexm0/u_logic/n3437 (net)     1       0.000      8.506 f
  u_cortexm0integration/u_cortexm0/u_logic/U5111/A (XOR2_X4_A7TULL)    0.157    0.000 z    8.506 f
  u_cortexm0integration/u_cortexm0/u_logic/U5111/Y (XOR2_X4_A7TULL)    0.427    0.208 z    8.714 r
  u_cortexm0integration/u_cortexm0/u_logic/n6278 (net)     4       0.000      8.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U5115/A1N (OAI2BB1_X4_A7TULL)    0.427    0.000 z    8.714 r
  u_cortexm0integration/u_cortexm0/u_logic/U5115/Y (OAI2BB1_X4_A7TULL)    0.212    0.330 z    9.044 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[23] (net)     4    0.000    9.044 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[23] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.044 r
  u_cortexm0integration/u_cortexm0/HADDR[23] (net)                 0.000      9.044 r
  u_cortexm0integration/u_cortexm0/HADDR[23] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.044 r
  u_cortexm0integration/HADDR[23] (net)                            0.000      9.044 r
  u_cortexm0integration/HADDR[23] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.044 r
  n532 (net)                                                       0.000      9.044 r
  U529/A (BUF_X2_A7TULL)                                 0.212     0.000 z    9.044 r
  U529/Y (BUF_X2_A7TULL)                                 1.515     1.033 z   10.078 r
  HADDR[23] (net)                               1                  0.000     10.078 r
  HADDR[23] (out)                                        1.515     0.000 z   10.078 r
  data arrival time                                                          10.078

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.078
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.722


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[26] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.164    0.288 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.164    0.000 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.177    0.166 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U6535/A (XNOR2_X2_A7TULL)    0.177    0.000 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U6535/Y (XNOR2_X2_A7TULL)    0.557    0.274 z    8.713 r
  u_cortexm0integration/u_cortexm0/u_logic/n7319 (net)     4       0.000      8.713 r
  u_cortexm0integration/u_cortexm0/u_logic/U6893/A1N (OAI2BB1_X4_A7TULL)    0.557    0.000 z    8.713 r
  u_cortexm0integration/u_cortexm0/u_logic/U6893/Y (OAI2BB1_X4_A7TULL)    0.191    0.336 z    9.049 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[26] (net)     4    0.000    9.049 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[26] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.049 r
  u_cortexm0integration/u_cortexm0/HADDR[26] (net)                 0.000      9.049 r
  u_cortexm0integration/u_cortexm0/HADDR[26] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.049 r
  u_cortexm0integration/HADDR[26] (net)                            0.000      9.049 r
  u_cortexm0integration/HADDR[26] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.049 r
  n529 (net)                                                       0.000      9.049 r
  U532/A (BUF_X2_A7TULL)                                 0.191     0.000 z    9.049 r
  U532/Y (BUF_X2_A7TULL)                                 1.515     1.026 z   10.076 r
  HADDR[26] (net)                               1                  0.000     10.076 r
  HADDR[26] (out)                                        1.515     0.000 z   10.076 r
  data arrival time                                                          10.076

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.076
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.724


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[24] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1428/B (NAND2_X4_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1428/Y (NAND2_X4_A7TULL)    0.219    0.229 z    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n5461 (net)     7       0.000      5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U93/B (OR2_X1_A7TULL)    0.219    0.000 z    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U93/Y (OR2_X1_A7TULL)    0.217    0.463 z    5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n7431 (net)     3       0.000      5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U1612/A0 (AOI21_X2_A7TULL)    0.217    0.000 z    5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U1612/Y (AOI21_X2_A7TULL)    0.259    0.266 z    6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/n778 (net)     2        0.000      6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/U1614/A0 (OAI21_X1_A7TULL)    0.259    0.000 z    6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/U1614/Y (OAI21_X1_A7TULL)    0.173    0.182 z    6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/n738 (net)     1        0.000      6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/U1615/B0 (AOI21_X1_A7TULL)    0.173    0.000 z    6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/U1615/Y (AOI21_X1_A7TULL)    0.325    0.262 z    6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/n740 (net)     1        0.000      6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/U1616/B0 (OAI21_X3_A7TULL)    0.325    0.000 z    6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/U1616/Y (OAI21_X3_A7TULL)    0.250    0.254 z    6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n742 (net)     1        0.000      6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/B (NOR2B_X12_A7TULL)    0.250    0.000 z    6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.292    0.282 z    7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U1790/A0 (OAI21_X1_A7TULL)    0.292    0.000 z    7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U1790/Y (OAI21_X1_A7TULL)    0.200    0.217 z    7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/n955 (net)     1        0.000      7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/U1831/A (XNOR2_X2_A7TULL)    0.200    0.000 z    7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/U1831/Y (XNOR2_X2_A7TULL)    0.600    0.328 z    7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/n3076 (net)     3       0.000      7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/A (NAND2_X4_A7TULL)    0.600    0.000 z    7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X4_A7TULL)    0.209    0.193 z    7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X4_A7TULL)    0.209    0.000 z    7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X4_A7TULL)    0.296    0.253 z    8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.296    0.000 z    8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.107    0.109 z    8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/A (NOR2_X1_A7TULL)    0.107    0.000 z    8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U5079/Y (NOR2_X1_A7TULL)    0.232    0.183 z    8.344 r
  u_cortexm0integration/u_cortexm0/u_logic/n3403 (net)     1       0.000      8.344 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/A (NAND2_X2_A7TULL)    0.232    0.000 z    8.344 r
  u_cortexm0integration/u_cortexm0/u_logic/U5080/Y (NAND2_X2_A7TULL)    0.157    0.162 z    8.506 f
  u_cortexm0integration/u_cortexm0/u_logic/n3405 (net)     1       0.000      8.506 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/A (XOR2_X4_A7TULL)    0.157    0.000 z    8.506 f
  u_cortexm0integration/u_cortexm0/u_logic/U5082/Y (XOR2_X4_A7TULL)    0.395    0.188 z    8.694 r
  u_cortexm0integration/u_cortexm0/u_logic/n6248 (net)     3       0.000      8.694 r
  u_cortexm0integration/u_cortexm0/u_logic/U5086/A1N (OAI2BB1_X4_A7TULL)    0.395    0.000 z    8.694 r
  u_cortexm0integration/u_cortexm0/u_logic/U5086/Y (OAI2BB1_X4_A7TULL)    0.218    0.328 z    9.022 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.000    9.022 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.022 r
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)                 0.000      9.022 r
  u_cortexm0integration/u_cortexm0/HADDR[24] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.022 r
  u_cortexm0integration/HADDR[24] (net)                            0.000      9.022 r
  u_cortexm0integration/HADDR[24] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.022 r
  n531 (net)                                                       0.000      9.022 r
  U530/A (BUF_X2_A7TULL)                                 0.218     0.000 z    9.022 r
  U530/Y (BUF_X2_A7TULL)                                 1.515     1.036 z   10.058 r
  HADDR[24] (net)                               1                  0.000     10.058 r
  HADDR[24] (out)                                        1.515     0.000 z   10.058 r
  data arrival time                                                          10.058

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.058
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.742


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[28] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/AN (NAND3B_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2153/Y (NAND3B_X4_A7TULL)    0.164    0.288 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/n1242 (net)     1       0.000      8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/A (INV_X4_A7TULL)    0.164    0.000 z    8.273 f
  u_cortexm0integration/u_cortexm0/u_logic/U2154/Y (INV_X4_A7TULL)    0.177    0.166 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/n5126 (net)     6       0.000      8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/A (NAND2_X2_A7TULL)    0.177    0.000 z    8.439 r
  u_cortexm0integration/u_cortexm0/u_logic/U2242/Y (NAND2_X2_A7TULL)    0.136    0.118 z    8.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n1372 (net)     1       0.000      8.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/A (XOR2_X2_A7TULL)    0.136    0.000 z    8.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U2288/Y (XOR2_X2_A7TULL)    0.524    0.265 z    8.822 r
  u_cortexm0integration/u_cortexm0/u_logic/n7324 (net)     4       0.000      8.822 r
  u_cortexm0integration/u_cortexm0/u_logic/U2301/A (NAND2_X2_A7TULL)    0.524    0.000 z    8.822 r
  u_cortexm0integration/u_cortexm0/u_logic/U2301/Y (NAND2_X2_A7TULL)    0.300    0.211 z    9.033 f
  u_cortexm0integration/u_cortexm0/u_logic/n1383 (net)     1       0.000      9.033 f
  u_cortexm0integration/u_cortexm0/u_logic/U2310/B (NAND3_X4_A7TULL)    0.300    0.000 z    9.033 f
  u_cortexm0integration/u_cortexm0/u_logic/U2310/Y (NAND3_X4_A7TULL)    0.240    0.243 z    9.276 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (net)     6    0.000    9.276 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    9.276 r
  u_cortexm0integration/u_cortexm0/HADDR[28] (net)                 0.000      9.276 r
  u_cortexm0integration/u_cortexm0/HADDR[28] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    9.276 r
  u_cortexm0integration/HADDR[28] (net)                            0.000      9.276 r
  u_cortexm0integration/HADDR[28] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    9.276 r
  n527 (net)                                                       0.000      9.276 r
  U534/A (BUF_X3_A7TULL)                                 0.240     0.000 z    9.276 r
  U534/Y (BUF_X3_A7TULL)                                 1.042     0.772 z   10.048 r
  HADDR[28] (net)                               1                  0.000     10.048 r
  HADDR[28] (out)                                        1.042     0.000 z   10.048 r
  data arrival time                                                          10.048

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.048
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.752


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[25] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1428/B (NAND2_X4_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1428/Y (NAND2_X4_A7TULL)    0.219    0.229 z    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/n5461 (net)     7       0.000      5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U93/B (OR2_X1_A7TULL)    0.219    0.000 z    5.352 f
  u_cortexm0integration/u_cortexm0/u_logic/U93/Y (OR2_X1_A7TULL)    0.217    0.463 z    5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n7431 (net)     3       0.000      5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U1612/A0 (AOI21_X2_A7TULL)    0.217    0.000 z    5.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U1612/Y (AOI21_X2_A7TULL)    0.259    0.266 z    6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/n778 (net)     2        0.000      6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/U1614/A0 (OAI21_X1_A7TULL)    0.259    0.000 z    6.082 r
  u_cortexm0integration/u_cortexm0/u_logic/U1614/Y (OAI21_X1_A7TULL)    0.173    0.182 z    6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/n738 (net)     1        0.000      6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/U1615/B0 (AOI21_X1_A7TULL)    0.173    0.000 z    6.263 f
  u_cortexm0integration/u_cortexm0/u_logic/U1615/Y (AOI21_X1_A7TULL)    0.325    0.262 z    6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/n740 (net)     1        0.000      6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/U1616/B0 (OAI21_X3_A7TULL)    0.325    0.000 z    6.525 r
  u_cortexm0integration/u_cortexm0/u_logic/U1616/Y (OAI21_X3_A7TULL)    0.250    0.254 z    6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n742 (net)     1        0.000      6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/B (NOR2B_X12_A7TULL)    0.250    0.000 z    6.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U1617/Y (NOR2B_X12_A7TULL)    0.292    0.282 z    7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/n1485 (net)    15       0.000      7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U1790/A0 (OAI21_X1_A7TULL)    0.292    0.000 z    7.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U1790/Y (OAI21_X1_A7TULL)    0.200    0.217 z    7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/n955 (net)     1        0.000      7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/U1831/A (XNOR2_X2_A7TULL)    0.200    0.000 z    7.278 f
  u_cortexm0integration/u_cortexm0/u_logic/U1831/Y (XNOR2_X2_A7TULL)    0.600    0.328 z    7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/n3076 (net)     3       0.000      7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/A (NAND2_X4_A7TULL)    0.600    0.000 z    7.606 r
  u_cortexm0integration/u_cortexm0/u_logic/U1882/Y (NAND2_X4_A7TULL)    0.209    0.193 z    7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/n3424 (net)     3       0.000      7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/A (NOR2_X4_A7TULL)    0.209    0.000 z    7.799 f
  u_cortexm0integration/u_cortexm0/u_logic/U1967/Y (NOR2_X4_A7TULL)    0.296    0.253 z    8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/n3402 (net)     3       0.000      8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/A (INV_X3_A7TULL)    0.296    0.000 z    8.052 r
  u_cortexm0integration/u_cortexm0/u_logic/U5078/Y (INV_X3_A7TULL)    0.107    0.109 z    8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n5108 (net)     3       0.000      8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U6519/A (NOR2_X2_A7TULL)    0.107    0.000 z    8.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U6519/Y (NOR2_X2_A7TULL)    0.194    0.160 z    8.321 r
  u_cortexm0integration/u_cortexm0/u_logic/n5110 (net)     1       0.000      8.321 r
  u_cortexm0integration/u_cortexm0/u_logic/U6520/A (NAND2_X2_A7TULL)    0.194    0.000 z    8.321 r
  u_cortexm0integration/u_cortexm0/u_logic/U6520/Y (NAND2_X2_A7TULL)    0.151    0.151 z    8.472 f
  u_cortexm0integration/u_cortexm0/u_logic/n5113 (net)     1       0.000      8.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U6522/A (XOR2_X4_A7TULL)    0.151    0.000 z    8.472 f
  u_cortexm0integration/u_cortexm0/u_logic/U6522/Y (XOR2_X4_A7TULL)    0.430    0.208 z    8.680 r
  u_cortexm0integration/u_cortexm0/u_logic/n7313 (net)     4       0.000      8.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U6897/A1N (OAI2BB1_X4_A7TULL)    0.430    0.000 z    8.680 r
  u_cortexm0integration/u_cortexm0/u_logic/U6897/Y (OAI2BB1_X4_A7TULL)    0.192    0.315 z    8.995 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[25] (net)     4    0.000    8.995 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[25] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.995 r
  u_cortexm0integration/u_cortexm0/HADDR[25] (net)                 0.000      8.995 r
  u_cortexm0integration/u_cortexm0/HADDR[25] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.995 r
  u_cortexm0integration/HADDR[25] (net)                            0.000      8.995 r
  u_cortexm0integration/HADDR[25] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.995 r
  n530 (net)                                                       0.000      8.995 r
  U531/A (BUF_X2_A7TULL)                                 0.192     0.000 z    8.995 r
  U531/Y (BUF_X2_A7TULL)                                 1.515     1.027 z   10.022 r
  HADDR[25] (net)                               1                  0.000     10.022 r
  HADDR[25] (out)                                        1.515     0.000 z   10.022 r
  data arrival time                                                          10.022

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.022
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.778


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[15] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.179    0.183 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4       0.000      8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U5071/A (NOR2_X1_A7TULL)    0.179    0.000 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U5071/Y (NOR2_X1_A7TULL)    0.227    0.203 z    8.241 r
  u_cortexm0integration/u_cortexm0/u_logic/n3396 (net)     1       0.000      8.241 r
  u_cortexm0integration/u_cortexm0/u_logic/U5073/A (XNOR2_X1_A7TULL)    0.227    0.000 z    8.241 r
  u_cortexm0integration/u_cortexm0/u_logic/U5073/Y (XNOR2_X1_A7TULL)    0.617    0.317 z    8.558 r
  u_cortexm0integration/u_cortexm0/u_logic/n6212 (net)     4       0.000      8.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U5077/A1N (OAI2BB1_X2_A7TULL)    0.617    0.000 z    8.558 r
  u_cortexm0integration/u_cortexm0/u_logic/U5077/Y (OAI2BB1_X2_A7TULL)    0.250    0.412 z    8.971 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[15] (net)     6    0.000    8.971 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[15] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.971 r
  u_cortexm0integration/u_cortexm0/HADDR[15] (net)                 0.000      8.971 r
  u_cortexm0integration/u_cortexm0/HADDR[15] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.971 r
  u_cortexm0integration/HADDR[15] (net)                            0.000      8.971 r
  u_cortexm0integration/HADDR[15] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.971 r
  n540 (net)                                                       0.000      8.971 r
  U521/A (BUF_X2_A7TULL)                                 0.250     0.000 z    8.971 r
  U521/Y (BUF_X2_A7TULL)                                 1.515     1.043 z   10.014 r
  HADDR[15] (net)                               1                  0.000     10.014 r
  HADDR[15] (out)                                        1.515     0.000 z   10.014 r
  data arrival time                                                          10.014

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                         -10.014
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.786


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[20] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4616/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4616/Y (NAND2_X2_A7TULL)    0.159    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3065 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4618/A (XOR2_X4_A7TULL)    0.159    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4618/Y (XOR2_X4_A7TULL)    0.414    0.198 z    8.538 r
  u_cortexm0integration/u_cortexm0/u_logic/n5323 (net)     4       0.000      8.538 r
  u_cortexm0integration/u_cortexm0/u_logic/U5099/A1N (OAI2BB1_X2_A7TULL)    0.414    0.000 z    8.538 r
  u_cortexm0integration/u_cortexm0/u_logic/U5099/Y (OAI2BB1_X2_A7TULL)    0.280    0.400 z    8.938 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[20] (net)     4    0.000    8.938 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[20] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.938 r
  u_cortexm0integration/u_cortexm0/HADDR[20] (net)                 0.000      8.938 r
  u_cortexm0integration/u_cortexm0/HADDR[20] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.938 r
  u_cortexm0integration/HADDR[20] (net)                            0.000      8.938 r
  u_cortexm0integration/HADDR[20] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.938 r
  n535 (net)                                                       0.000      8.938 r
  U526/A (BUF_X2_A7TULL)                                 0.280     0.000 z    8.938 r
  U526/Y (BUF_X2_A7TULL)                                 1.515     1.050 z    9.988 r
  HADDR[20] (net)                               1                  0.000      9.988 r
  HADDR[20] (out)                                        1.515     0.000 z    9.988 r
  data arrival time                                                           9.988

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.988
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.812


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[13] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.162    0.162 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2       0.000      7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.162    0.000 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.198    0.179 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3       0.000      7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/B (NAND2_X1_A7TULL)    0.198    0.000 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/Y (NAND2_X1_A7TULL)    0.217    0.198 z    7.919 f
  u_cortexm0integration/u_cortexm0/u_logic/n3386 (net)     2       0.000      7.919 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/A (NOR2_X1_A7TULL)    0.217    0.000 z    7.919 f
  u_cortexm0integration/u_cortexm0/u_logic/U2758/Y (NOR2_X1_A7TULL)    0.238    0.215 z    8.133 r
  u_cortexm0integration/u_cortexm0/u_logic/n1748 (net)     1       0.000      8.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/A (XNOR2_X1_A7TULL)    0.238    0.000 z    8.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2759/Y (XNOR2_X1_A7TULL)    0.712    0.358 z    8.491 r
  u_cortexm0integration/u_cortexm0/u_logic/n6205 (net)     4       0.000      8.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U2764/A1N (OAI2BB1_X2_A7TULL)    0.712    0.000 z    8.491 r
  u_cortexm0integration/u_cortexm0/u_logic/U2764/Y (OAI2BB1_X2_A7TULL)    0.259    0.433 z    8.924 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (net)     6    0.000    8.924 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.924 r
  u_cortexm0integration/u_cortexm0/HADDR[13] (net)                 0.000      8.924 r
  u_cortexm0integration/u_cortexm0/HADDR[13] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.924 r
  u_cortexm0integration/HADDR[13] (net)                            0.000      8.924 r
  u_cortexm0integration/HADDR[13] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.924 r
  n542 (net)                                                       0.000      8.924 r
  U519/A (BUF_X2_A7TULL)                                 0.259     0.000 z    8.924 r
  U519/Y (BUF_X2_A7TULL)                                 1.515     1.045 z    9.970 r
  HADDR[13] (net)                               1                  0.000      9.970 r
  HADDR[13] (out)                                        1.515     0.000 z    9.970 r
  data arrival time                                                           9.970

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.970
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.830


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[22] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4628/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4628/Y (NAND2_X2_A7TULL)    0.125    0.133 z    8.310 f
  u_cortexm0integration/u_cortexm0/u_logic/n3071 (net)     1       0.000      8.310 f
  u_cortexm0integration/u_cortexm0/u_logic/U4630/A (XOR2_X2_A7TULL)    0.125    0.000 z    8.310 f
  u_cortexm0integration/u_cortexm0/u_logic/U4630/Y (XOR2_X2_A7TULL)    0.532    0.267 z    8.577 r
  u_cortexm0integration/u_cortexm0/u_logic/n5311 (net)     4       0.000      8.577 r
  u_cortexm0integration/u_cortexm0/u_logic/U5095/A1N (OAI2BB1_X4_A7TULL)    0.532    0.000 z    8.577 r
  u_cortexm0integration/u_cortexm0/u_logic/U5095/Y (OAI2BB1_X4_A7TULL)    0.218    0.354 z    8.931 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[22] (net)     4    0.000    8.931 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[22] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.931 r
  u_cortexm0integration/u_cortexm0/HADDR[22] (net)                 0.000      8.931 r
  u_cortexm0integration/u_cortexm0/HADDR[22] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.931 r
  u_cortexm0integration/HADDR[22] (net)                            0.000      8.931 r
  u_cortexm0integration/HADDR[22] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.931 r
  n533 (net)                                                       0.000      8.931 r
  U528/A (BUF_X2_A7TULL)                                 0.218     0.000 z    8.931 r
  U528/Y (BUF_X2_A7TULL)                                 1.515     1.035 z    9.966 r
  HADDR[22] (net)                               1                  0.000      9.966 r
  HADDR[22] (out)                                        1.515     0.000 z    9.966 r
  data arrival time                                                           9.966

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.966
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.834


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[17] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.179    0.183 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4       0.000      8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U4708/A (NOR2_X1_A7TULL)    0.179    0.000 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U4708/Y (NOR2_X1_A7TULL)    0.262    0.223 z    8.262 r
  u_cortexm0integration/u_cortexm0/u_logic/n3168 (net)     1       0.000      8.262 r
  u_cortexm0integration/u_cortexm0/u_logic/U4710/A (XNOR2_X2_A7TULL)    0.262    0.000 z    8.262 r
  u_cortexm0integration/u_cortexm0/u_logic/U4710/Y (XNOR2_X2_A7TULL)    0.550    0.301 z    8.563 r
  u_cortexm0integration/u_cortexm0/u_logic/n5712 (net)     4       0.000      8.563 r
  u_cortexm0integration/u_cortexm0/u_logic/U6906/A1N (OAI2BB1_X4_A7TULL)    0.550    0.000 z    8.563 r
  u_cortexm0integration/u_cortexm0/u_logic/U6906/Y (OAI2BB1_X4_A7TULL)    0.210    0.350 z    8.913 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[17] (net)     4    0.000    8.913 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[17] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.913 r
  u_cortexm0integration/u_cortexm0/HADDR[17] (net)                 0.000      8.913 r
  u_cortexm0integration/u_cortexm0/HADDR[17] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.913 r
  u_cortexm0integration/HADDR[17] (net)                            0.000      8.913 r
  u_cortexm0integration/HADDR[17] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.913 r
  n538 (net)                                                       0.000      8.913 r
  U523/A (BUF_X2_A7TULL)                                 0.210     0.000 z    8.913 r
  U523/Y (BUF_X2_A7TULL)                                 1.515     1.033 z    9.946 r
  HADDR[17] (net)                               1                  0.000      9.946 r
  HADDR[17] (out)                                        1.515     0.000 z    9.946 r
  data arrival time                                                           9.946

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.946
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.854


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[19] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.207    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.207    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.432    0.227 z    8.567 r
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4       0.000      8.567 r
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.432    0.000 z    8.567 r
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.207    0.328 z    8.895 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.000    8.895 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.895 r
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)                 0.000      8.895 r
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.895 r
  u_cortexm0integration/HADDR[19] (net)                            0.000      8.895 r
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.895 r
  n536 (net)                                                       0.000      8.895 r
  U525/A (BUF_X2_A7TULL)                                 0.207     0.000 z    8.895 r
  U525/Y (BUF_X2_A7TULL)                                 1.515     1.032 z    9.927 r
  HADDR[19] (net)                               1                  0.000      9.927 r
  HADDR[19] (out)                                        1.515     0.000 z    9.927 r
  data arrival time                                                           9.927

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.927
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.873


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[21] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U5101/A (NAND2_X4_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U5101/Y (NAND2_X4_A7TULL)    0.129    0.126 z    8.303 f
  u_cortexm0integration/u_cortexm0/u_logic/n3428 (net)     1       0.000      8.303 f
  u_cortexm0integration/u_cortexm0/u_logic/U5103/A (XOR2_X4_A7TULL)    0.129    0.000 z    8.303 f
  u_cortexm0integration/u_cortexm0/u_logic/U5103/Y (XOR2_X4_A7TULL)    0.432    0.201 z    8.504 r
  u_cortexm0integration/u_cortexm0/u_logic/n6272 (net)     4       0.000      8.504 r
  u_cortexm0integration/u_cortexm0/u_logic/U5107/A1N (OAI2BB1_X4_A7TULL)    0.432    0.000 z    8.504 r
  u_cortexm0integration/u_cortexm0/u_logic/U5107/Y (OAI2BB1_X4_A7TULL)    0.207    0.327 z    8.832 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[21] (net)     4    0.000    8.832 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[21] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.832 r
  u_cortexm0integration/u_cortexm0/HADDR[21] (net)                 0.000      8.832 r
  u_cortexm0integration/u_cortexm0/HADDR[21] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.832 r
  u_cortexm0integration/HADDR[21] (net)                            0.000      8.832 r
  u_cortexm0integration/HADDR[21] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.832 r
  n534 (net)                                                       0.000      8.832 r
  U527/A (BUF_X2_A7TULL)                                 0.207     0.000 z    8.832 r
  U527/Y (BUF_X2_A7TULL)                                 1.515     1.032 z    9.863 r
  HADDR[21] (net)                               1                  0.000      9.863 r
  HADDR[21] (out)                                        1.515     0.000 z    9.863 r
  data arrival time                                                           9.863

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.863
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.937


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[18] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4608/A (XNOR2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4608/Y (XNOR2_X2_A7TULL)    0.557    0.296 z    8.473 r
  u_cortexm0integration/u_cortexm0/u_logic/n5705 (net)     4       0.000      8.473 r
  u_cortexm0integration/u_cortexm0/u_logic/U6901/A1N (OAI2BB1_X4_A7TULL)    0.557    0.000 z    8.473 r
  u_cortexm0integration/u_cortexm0/u_logic/U6901/Y (OAI2BB1_X4_A7TULL)    0.212    0.353 z    8.826 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[18] (net)     4    0.000    8.826 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[18] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.826 r
  u_cortexm0integration/u_cortexm0/HADDR[18] (net)                 0.000      8.826 r
  u_cortexm0integration/u_cortexm0/HADDR[18] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.826 r
  u_cortexm0integration/HADDR[18] (net)                            0.000      8.826 r
  u_cortexm0integration/HADDR[18] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.826 r
  n537 (net)                                                       0.000      8.826 r
  U524/A (BUF_X2_A7TULL)                                 0.212     0.000 z    8.826 r
  U524/Y (BUF_X2_A7TULL)                                 1.515     1.033 z    9.860 r
  HADDR[18] (net)                               1                  0.000      9.860 r
  HADDR[18] (out)                                        1.515     0.000 z    9.860 r
  data arrival time                                                           9.860

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.860
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.940


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[14] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/A (INV_X1_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U3811/Y (INV_X1_A7TULL)    0.179    0.183 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/n3393 (net)     4       0.000      8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U3813/A (XOR2_X1_A7TULL)    0.179    0.000 z    8.039 f
  u_cortexm0integration/u_cortexm0/u_logic/U3813/Y (XOR2_X1_A7TULL)    0.607    0.340 z    8.379 r
  u_cortexm0integration/u_cortexm0/u_logic/n6198 (net)     4       0.000      8.379 r
  u_cortexm0integration/u_cortexm0/u_logic/U3817/A1N (OAI2BB1_X2_A7TULL)    0.607    0.000 z    8.379 r
  u_cortexm0integration/u_cortexm0/u_logic/U3817/Y (OAI2BB1_X2_A7TULL)    0.261    0.419 z    8.798 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[14] (net)     6    0.000    8.798 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[14] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.798 r
  u_cortexm0integration/u_cortexm0/HADDR[14] (net)                 0.000      8.798 r
  u_cortexm0integration/u_cortexm0/HADDR[14] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.798 r
  u_cortexm0integration/HADDR[14] (net)                            0.000      8.798 r
  u_cortexm0integration/HADDR[14] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.798 r
  n541 (net)                                                       0.000      8.798 r
  U520/A (BUF_X2_A7TULL)                                 0.261     0.000 z    8.798 r
  U520/Y (BUF_X2_A7TULL)                                 1.515     1.046 z    9.843 r
  HADDR[14] (net)                               1                  0.000      9.843 r
  HADDR[14] (out)                                        1.515     0.000 z    9.843 r
  data arrival time                                                           9.843

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.843
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 1.957


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[12] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.162    0.162 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2       0.000      7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.162    0.000 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.198    0.179 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3       0.000      7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/B (NAND2_X1_A7TULL)    0.198    0.000 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2757/Y (NAND2_X1_A7TULL)    0.217    0.198 z    7.919 f
  u_cortexm0integration/u_cortexm0/u_logic/n3386 (net)     2       0.000      7.919 f
  u_cortexm0integration/u_cortexm0/u_logic/U5065/A (XOR2_X1_A7TULL)    0.217    0.000 z    7.919 f
  u_cortexm0integration/u_cortexm0/u_logic/U5065/Y (XOR2_X1_A7TULL)    0.625    0.358 z    8.277 r
  u_cortexm0integration/u_cortexm0/u_logic/n6226 (net)     4       0.000      8.277 r
  u_cortexm0integration/u_cortexm0/u_logic/U5070/A1N (OAI2BB1_X2_A7TULL)    0.625    0.000 z    8.277 r
  u_cortexm0integration/u_cortexm0/u_logic/U5070/Y (OAI2BB1_X2_A7TULL)    0.305    0.453 z    8.730 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[12] (net)     8    0.000    8.730 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[12] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.730 r
  u_cortexm0integration/u_cortexm0/HADDR[12] (net)                 0.000      8.730 r
  u_cortexm0integration/u_cortexm0/HADDR[12] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.730 r
  u_cortexm0integration/HADDR[12] (net)                            0.000      8.730 r
  u_cortexm0integration/HADDR[12] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.730 r
  n543 (net)                                                       0.000      8.730 r
  U518/A (BUF_X2_A7TULL)                                 0.305     0.000 z    8.730 r
  U518/Y (BUF_X2_A7TULL)                                 1.515     1.056 z    9.786 r
  HADDR[12] (net)                               1                  0.000      9.786 r
  HADDR[12] (out)                                        1.515     0.000 z    9.786 r
  data arrival time                                                           9.786

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.786
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.014


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[10] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.162    0.162 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2       0.000      7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.162    0.000 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.198    0.179 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3       0.000      7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2739/A (XNOR2_X1_A7TULL)    0.198    0.000 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2739/Y (XNOR2_X1_A7TULL)    0.681    0.333 z    8.054 r
  u_cortexm0integration/u_cortexm0/u_logic/n6231 (net)     4       0.000      8.054 r
  u_cortexm0integration/u_cortexm0/u_logic/U2740/A (NAND2_X1_A7TULL)    0.681    0.000 z    8.054 r
  u_cortexm0integration/u_cortexm0/u_logic/U2740/Y (NAND2_X1_A7TULL)    0.329    0.262 z    8.315 f
  u_cortexm0integration/u_cortexm0/u_logic/n1736 (net)     1       0.000      8.315 f
  u_cortexm0integration/u_cortexm0/u_logic/U2747/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.315 f
  u_cortexm0integration/u_cortexm0/u_logic/U2747/Y (NAND2_X2_A7TULL)    0.358    0.323 z    8.638 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[10] (net)    10    0.000    8.638 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[10] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.638 r
  u_cortexm0integration/u_cortexm0/HADDR[10] (net)                 0.000      8.638 r
  u_cortexm0integration/u_cortexm0/HADDR[10] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.638 r
  u_cortexm0integration/HADDR[10] (net)                            0.000      8.638 r
  u_cortexm0integration/HADDR[10] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.638 r
  n545 (net)                                                       0.000      8.638 r
  U516/A (BUF_X2_A7TULL)                                 0.358     0.000 z    8.638 r
  U516/Y (BUF_X2_A7TULL)                                 1.515     1.069 z    9.707 r
  HADDR[10] (net)                               1                  0.000      9.707 r
  HADDR[10] (out)                                        1.515     0.000 z    9.707 r
  data arrival time                                                           9.707

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.707
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.093


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[8] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/A (INV_X1_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/Y (INV_X1_A7TULL)    0.155    0.163 z    7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/n2467 (net)     3       0.000      7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U2730/A (NOR2_X1_A7TULL)    0.155    0.000 z    7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U2730/Y (NOR2_X1_A7TULL)    0.227    0.195 z    7.738 r
  u_cortexm0integration/u_cortexm0/u_logic/n1721 (net)     1       0.000      7.738 r
  u_cortexm0integration/u_cortexm0/u_logic/U2732/A (XNOR2_X1_A7TULL)    0.227    0.000 z    7.738 r
  u_cortexm0integration/u_cortexm0/u_logic/U2732/Y (XNOR2_X1_A7TULL)    0.630    0.322 z    8.060 r
  u_cortexm0integration/u_cortexm0/u_logic/n6215 (net)     4       0.000      8.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U2733/A (NAND2_X1_A7TULL)    0.630    0.000 z    8.060 r
  u_cortexm0integration/u_cortexm0/u_logic/U2733/Y (NAND2_X1_A7TULL)    0.329    0.255 z    8.315 f
  u_cortexm0integration/u_cortexm0/u_logic/n1726 (net)     1       0.000      8.315 f
  u_cortexm0integration/u_cortexm0/u_logic/U2737/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.315 f
  u_cortexm0integration/u_cortexm0/u_logic/U2737/Y (NAND2_X2_A7TULL)    0.346    0.315 z    8.630 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[8] (net)    10    0.000    8.630 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[8] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.630 r
  u_cortexm0integration/u_cortexm0/HADDR[8] (net)                  0.000      8.630 r
  u_cortexm0integration/u_cortexm0/HADDR[8] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.630 r
  u_cortexm0integration/HADDR[8] (net)                             0.000      8.630 r
  u_cortexm0integration/HADDR[8] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.630 r
  n547 (net)                                                       0.000      8.630 r
  U514/A (BUF_X2_A7TULL)                                 0.346     0.000 z    8.630 r
  U514/Y (BUF_X2_A7TULL)                                 1.515     1.066 z    9.696 r
  HADDR[8] (net)                                1                  0.000      9.696 r
  HADDR[8] (out)                                         1.515     0.000 z    9.696 r
  data arrival time                                                           9.696

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.696
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.104


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[9] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/A (INV_X1_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/Y (INV_X1_A7TULL)    0.155    0.163 z    7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/n2467 (net)     3       0.000      7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U3804/A (NOR2_X1_A7TULL)    0.155    0.000 z    7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U3804/Y (NOR2_X1_A7TULL)    0.233    0.195 z    7.738 r
  u_cortexm0integration/u_cortexm0/u_logic/n2469 (net)     1       0.000      7.738 r
  u_cortexm0integration/u_cortexm0/u_logic/U3805/A (XNOR2_X1_A7TULL)    0.233    0.000 z    7.738 r
  u_cortexm0integration/u_cortexm0/u_logic/U3805/Y (XNOR2_X1_A7TULL)    0.621    0.318 z    8.056 r
  u_cortexm0integration/u_cortexm0/u_logic/n6262 (net)     4       0.000      8.056 r
  u_cortexm0integration/u_cortexm0/u_logic/U3806/A (NAND2_X1_A7TULL)    0.621    0.000 z    8.056 r
  u_cortexm0integration/u_cortexm0/u_logic/U3806/Y (NAND2_X1_A7TULL)    0.329    0.253 z    8.310 f
  u_cortexm0integration/u_cortexm0/u_logic/n2474 (net)     1       0.000      8.310 f
  u_cortexm0integration/u_cortexm0/u_logic/U3810/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.310 f
  u_cortexm0integration/u_cortexm0/u_logic/U3810/Y (NAND2_X2_A7TULL)    0.347    0.316 z    8.626 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[9] (net)    10    0.000    8.626 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.626 r
  u_cortexm0integration/u_cortexm0/HADDR[9] (net)                  0.000      8.626 r
  u_cortexm0integration/u_cortexm0/HADDR[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.626 r
  u_cortexm0integration/HADDR[9] (net)                             0.000      8.626 r
  u_cortexm0integration/HADDR[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.626 r
  n546 (net)                                                       0.000      8.626 r
  U515/A (BUF_X2_A7TULL)                                 0.347     0.000 z    8.626 r
  U515/Y (BUF_X2_A7TULL)                                 1.515     1.066 z    9.692 r
  HADDR[9] (net)                                1                  0.000      9.692 r
  HADDR[9] (out)                                         1.515     0.000 z    9.692 r
  data arrival time                                                           9.692

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.692
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.108


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[11] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/B (NAND2_X2_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U1787/Y (NAND2_X2_A7TULL)    0.162    0.162 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/n1727 (net)     2       0.000      7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/A (INV_X1_A7TULL)    0.162    0.000 z    7.542 f
  u_cortexm0integration/u_cortexm0/u_logic/U2738/Y (INV_X1_A7TULL)    0.198    0.179 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/n1745 (net)     3       0.000      7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2748/A (NAND2_X1_A7TULL)    0.198    0.000 z    7.721 r
  u_cortexm0integration/u_cortexm0/u_logic/U2748/Y (NAND2_X1_A7TULL)    0.210    0.167 z    7.888 f
  u_cortexm0integration/u_cortexm0/u_logic/n1739 (net)     1       0.000      7.888 f
  u_cortexm0integration/u_cortexm0/u_logic/U2749/A (XOR2_X1_A7TULL)    0.210    0.000 z    7.888 f
  u_cortexm0integration/u_cortexm0/u_logic/U2749/Y (XOR2_X1_A7TULL)    0.656    0.375 z    8.262 r
  u_cortexm0integration/u_cortexm0/u_logic/n6221 (net)     4       0.000      8.262 r
  u_cortexm0integration/u_cortexm0/u_logic/U2750/A (NAND2_X1_A7TULL)    0.656    0.000 z    8.262 r
  u_cortexm0integration/u_cortexm0/u_logic/U2750/Y (NAND2_X1_A7TULL)    0.329    0.258 z    8.521 f
  u_cortexm0integration/u_cortexm0/u_logic/n1744 (net)     1       0.000      8.521 f
  u_cortexm0integration/u_cortexm0/u_logic/U2756/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.521 f
  u_cortexm0integration/u_cortexm0/u_logic/U2756/Y (NAND2_X2_A7TULL)    0.374    0.333 z    8.854 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[11] (net)    10    0.000    8.854 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[11] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.854 r
  u_cortexm0integration/u_cortexm0/HADDR[11] (net)                 0.000      8.854 r
  u_cortexm0integration/u_cortexm0/HADDR[11] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.854 r
  u_cortexm0integration/HADDR[11] (net)                            0.000      8.854 r
  u_cortexm0integration/HADDR[11] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.854 r
  n544 (net)                                                       0.000      8.854 r
  U517/A (BUF_X4_A7TULL)                                 0.374     0.000 z    8.854 r
  U517/Y (BUF_X4_A7TULL)                                 0.772     0.643 z    9.497 r
  HADDR[11] (net)                               1                  0.000      9.497 r
  HADDR[11] (out)                                        0.772     0.000 z    9.497 r
  data arrival time                                                           9.497

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.497
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.303


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[6] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/A (INV_X1_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/Y (INV_X1_A7TULL)    0.151    0.168 z    7.326 r
  u_cortexm0integration/u_cortexm0/u_logic/n1577 (net)     2       0.000      7.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U2484/A (NAND2_X1_A7TULL)    0.151    0.000 z    7.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U2484/Y (NAND2_X1_A7TULL)    0.204    0.141 z    7.467 f
  u_cortexm0integration/u_cortexm0/u_logic/n1578 (net)     1       0.000      7.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U2485/B (XOR2_X1_A7TULL)    0.204    0.000 z    7.467 f
  u_cortexm0integration/u_cortexm0/u_logic/U2485/Y (XOR2_X1_A7TULL)    0.624    0.410 z    7.876 r
  u_cortexm0integration/u_cortexm0/u_logic/n5528 (net)     4       0.000      7.876 r
  u_cortexm0integration/u_cortexm0/u_logic/U2486/A (NAND2_X1_A7TULL)    0.624    0.000 z    7.876 r
  u_cortexm0integration/u_cortexm0/u_logic/U2486/Y (NAND2_X1_A7TULL)    0.329    0.254 z    8.130 f
  u_cortexm0integration/u_cortexm0/u_logic/n1585 (net)     1       0.000      8.130 f
  u_cortexm0integration/u_cortexm0/u_logic/U2492/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.130 f
  u_cortexm0integration/u_cortexm0/u_logic/U2492/Y (NAND2_X2_A7TULL)    0.308    0.291 z    8.422 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[6] (net)     9    0.000    8.422 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[6] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.422 r
  u_cortexm0integration/u_cortexm0/HADDR[6] (net)                  0.000      8.422 r
  u_cortexm0integration/u_cortexm0/HADDR[6] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.422 r
  u_cortexm0integration/HADDR[6] (net)                             0.000      8.422 r
  u_cortexm0integration/HADDR[6] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.422 r
  n549 (net)                                                       0.000      8.422 r
  U512/A (BUF_X2_A7TULL)                                 0.308     0.000 z    8.422 r
  U512/Y (BUF_X2_A7TULL)                                 1.515     1.057 z    9.478 r
  HADDR[6] (net)                                1                  0.000      9.478 r
  HADDR[6] (out)                                         1.515     0.000 z    9.478 r
  data arrival time                                                           9.478

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.478
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.322


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[5] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/A (INV_X1_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U2469/Y (INV_X1_A7TULL)    0.151    0.168 z    7.326 r
  u_cortexm0integration/u_cortexm0/u_logic/n1577 (net)     2       0.000      7.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U2470/B (XNOR2_X1_A7TULL)    0.151    0.000 z    7.326 r
  u_cortexm0integration/u_cortexm0/u_logic/U2470/Y (XNOR2_X1_A7TULL)    0.667    0.444 z    7.770 r
  u_cortexm0integration/u_cortexm0/u_logic/n6258 (net)     4       0.000      7.770 r
  u_cortexm0integration/u_cortexm0/u_logic/U2471/A (NAND2_X1_A7TULL)    0.667    0.000 z    7.770 r
  u_cortexm0integration/u_cortexm0/u_logic/U2471/Y (NAND2_X1_A7TULL)    0.329    0.260 z    8.029 f
  u_cortexm0integration/u_cortexm0/u_logic/n1569 (net)     1       0.000      8.029 f
  u_cortexm0integration/u_cortexm0/u_logic/U2477/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.029 f
  u_cortexm0integration/u_cortexm0/u_logic/U2477/Y (NAND2_X2_A7TULL)    0.339    0.311 z    8.340 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[5] (net)    10    0.000    8.340 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[5] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.340 r
  u_cortexm0integration/u_cortexm0/HADDR[5] (net)                  0.000      8.340 r
  u_cortexm0integration/u_cortexm0/HADDR[5] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.340 r
  u_cortexm0integration/HADDR[5] (net)                             0.000      8.340 r
  u_cortexm0integration/HADDR[5] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.340 r
  n550 (net)                                                       0.000      8.340 r
  U511/A (BUF_X2_A7TULL)                                 0.339     0.000 z    8.340 r
  U511/Y (BUF_X2_A7TULL)                                 1.515     1.064 z    9.405 r
  HADDR[5] (net)                                1                  0.000      9.405 r
  HADDR[5] (out)                                         1.515     0.000 z    9.405 r
  data arrival time                                                           9.405

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.405
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.395


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[7] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/B (NAND2_X2_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U1785/Y (NAND2_X2_A7TULL)    0.222    0.171 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/n1563 (net)     2       0.000      7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/B (NOR2_X3_A7TULL)    0.222    0.000 z    7.158 f
  u_cortexm0integration/u_cortexm0/u_logic/U1786/Y (NOR2_X3_A7TULL)    0.204    0.222 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/n1711 (net)     2       0.000      7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/A (INV_X1_A7TULL)    0.204    0.000 z    7.380 r
  u_cortexm0integration/u_cortexm0/u_logic/U2720/Y (INV_X1_A7TULL)    0.155    0.163 z    7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/n2467 (net)     3       0.000      7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U2722/A (XOR2_X1_A7TULL)    0.155    0.000 z    7.543 f
  u_cortexm0integration/u_cortexm0/u_logic/U2722/Y (XOR2_X1_A7TULL)    0.539    0.295 z    7.838 r
  u_cortexm0integration/u_cortexm0/u_logic/n7259 (net)     3       0.000      7.838 r
  u_cortexm0integration/u_cortexm0/u_logic/U2723/A (NAND2_X1_A7TULL)    0.539    0.000 z    7.838 r
  u_cortexm0integration/u_cortexm0/u_logic/U2723/Y (NAND2_X1_A7TULL)    0.329    0.242 z    8.080 f
  u_cortexm0integration/u_cortexm0/u_logic/n1717 (net)     1       0.000      8.080 f
  u_cortexm0integration/u_cortexm0/u_logic/U2729/A (NAND2_X2_A7TULL)    0.329    0.000 z    8.080 f
  u_cortexm0integration/u_cortexm0/u_logic/U2729/Y (NAND2_X2_A7TULL)    0.280    0.273 z    8.354 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[7] (net)     8    0.000    8.354 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[7] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.354 r
  u_cortexm0integration/u_cortexm0/HADDR[7] (net)                  0.000      8.354 r
  u_cortexm0integration/u_cortexm0/HADDR[7] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.354 r
  u_cortexm0integration/HADDR[7] (net)                             0.000      8.354 r
  u_cortexm0integration/HADDR[7] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.354 r
  n548 (net)                                                       0.000      8.354 r
  U513/A (BUF_X2_A7TULL)                                 0.280     0.000 z    8.354 r
  U513/Y (BUF_X2_A7TULL)                                 1.515     1.050 z    9.404 r
  HADDR[7] (net)                                1                  0.000      9.404 r
  HADDR[7] (out)                                         1.515     0.000 z    9.404 r
  data arrival time                                                           9.404

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.404
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.396


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: APBACTIVE (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg/Q (SDFFRHQ_X1_A7TULL)    0.177    0.465 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/Mwo675 (net)     2      0.000      2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/A (BUF_X4_A7TULL)    0.177    0.000 z    2.465 f
  u_cortexm0integration/u_cortexm0/u_logic/U493/Y (BUF_X4_A7TULL)    0.215    0.350 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/n1397 (net)    16       0.000      2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/B (NOR2B_X4_A7TULL)    0.215    0.000 z    2.815 f
  u_cortexm0integration/u_cortexm0/u_logic/U618/Y (NOR2B_X4_A7TULL)    0.300    0.278 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/n6845 (net)     7       0.000      3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/A (NAND2_X2_A7TULL)    0.300    0.000 z    3.093 r
  u_cortexm0integration/u_cortexm0/u_logic/U709/Y (NAND2_X2_A7TULL)    0.306    0.266 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/n6736 (net)     6       0.000      3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/A0N (AOI2BB2_X1_A7TULL)    0.306    0.000 z    3.359 f
  u_cortexm0integration/u_cortexm0/u_logic/U881/Y (AOI2BB2_X1_A7TULL)    0.253    0.475 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/n174 (net)     1        0.000      3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/B (NAND2_X2_A7TULL)    0.253    0.000 z    3.834 f
  u_cortexm0integration/u_cortexm0/u_logic/U882/Y (NAND2_X2_A7TULL)    0.157    0.186 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/n911 (net)     2        0.000      4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/AN (NAND3B_X4_A7TULL)    0.157    0.000 z    4.020 r
  u_cortexm0integration/u_cortexm0/u_logic/U893/Y (NAND3B_X4_A7TULL)    0.206    0.235 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/n1157 (net)     2       0.000      4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/A (NAND2_X6_A7TULL)    0.206    0.000 z    4.255 r
  u_cortexm0integration/u_cortexm0/u_logic/U894/Y (NAND2_X6_A7TULL)    0.484    0.312 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/n470 (net)    27        0.000      4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/A (NAND2_X2_A7TULL)    0.484    0.000 z    4.567 f
  u_cortexm0integration/u_cortexm0/u_logic/U1299/Y (NAND2_X2_A7TULL)    0.649    0.557 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/n1056 (net)    11       0.000      5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/B (NAND2_X1_A7TULL)    0.649    0.000 z    5.124 r
  u_cortexm0integration/u_cortexm0/u_logic/U1300/Y (NAND2_X1_A7TULL)    0.502    0.464 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/n5010 (net)     5       0.000      5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/B (NOR2_X3_A7TULL)    0.502    0.000 z    5.588 f
  u_cortexm0integration/u_cortexm0/u_logic/U1301/Y (NOR2_X3_A7TULL)    0.327    0.351 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/n821 (net)     3        0.000      5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/A1 (OAI21_X2_A7TULL)    0.327    0.000 z    5.939 r
  u_cortexm0integration/u_cortexm0/u_logic/U1603/Y (OAI21_X2_A7TULL)    0.160    0.204 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/n729 (net)     1        0.000      6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/B0 (AOI21_X4_A7TULL)    0.160    0.000 z    6.143 f
  u_cortexm0integration/u_cortexm0/u_logic/U1604/Y (AOI21_X4_A7TULL)    0.298    0.248 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/n827 (net)     3        0.000      6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/A (INV_X1_A7TULL)    0.298    0.000 z    6.391 r
  u_cortexm0integration/u_cortexm0/u_logic/U1665/Y (INV_X1_A7TULL)    0.210    0.217 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n837 (net)     4        0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/A0 (AOI21_X2_A7TULL)    0.210    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U1711/Y (AOI21_X2_A7TULL)    0.227    0.245 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/n838 (net)     1        0.000      6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/B0 (OAI21_X2_A7TULL)    0.227    0.000 z    6.853 r
  u_cortexm0integration/u_cortexm0/u_logic/U1712/Y (OAI21_X2_A7TULL)    0.123    0.148 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/n844 (net)     1        0.000      7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/A (XOR2_X1_A7TULL)    0.123    0.000 z    7.001 f
  u_cortexm0integration/u_cortexm0/u_logic/U111/Y (XOR2_X1_A7TULL)    0.251    0.269 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/n7601 (net)     2       0.000      7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/B (NOR2_X2_A7TULL)    0.251    0.000 z    7.270 f
  u_cortexm0integration/u_cortexm0/u_logic/U1717/Y (NOR2_X2_A7TULL)    0.220    0.224 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/n846 (net)     1        0.000      7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/B (NAND2_X2_A7TULL)    0.220    0.000 z    7.494 r
  u_cortexm0integration/u_cortexm0/u_logic/U1718/Y (NAND2_X2_A7TULL)    0.160    0.156 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/n919 (net)     1        0.000      7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/B (NOR2_X4_A7TULL)    0.160    0.000 z    7.651 f
  u_cortexm0integration/u_cortexm0/u_logic/U1788/Y (NOR2_X4_A7TULL)    0.207    0.205 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/n2475 (net)     2       0.000      7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/A (NAND2_X4_A7TULL)    0.207    0.000 z    7.856 r
  u_cortexm0integration/u_cortexm0/u_logic/U1789/Y (NAND2_X4_A7TULL)    0.127    0.129 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n3055 (net)     2       0.000      7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/A (INV_X4_A7TULL)    0.127    0.000 z    7.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U4606/Y (INV_X4_A7TULL)    0.239    0.192 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/n5109 (net)     8       0.000      8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/A (NAND2_X2_A7TULL)    0.239    0.000 z    8.177 r
  u_cortexm0integration/u_cortexm0/u_logic/U4638/Y (NAND2_X2_A7TULL)    0.207    0.163 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/n3079 (net)     1       0.000      8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/A (XOR2_X4_A7TULL)    0.207    0.000 z    8.340 f
  u_cortexm0integration/u_cortexm0/u_logic/U4640/Y (XOR2_X4_A7TULL)    0.193    0.264 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/n5346 (net)     4       0.000      8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/A1N (OAI2BB1_X4_A7TULL)    0.193    0.000 z    8.604 f
  u_cortexm0integration/u_cortexm0/u_logic/U5091/Y (OAI2BB1_X4_A7TULL)    0.167    0.290 z    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.000    8.894 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)                 0.000      8.894 f
  u_cortexm0integration/u_cortexm0/HADDR[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.894 f
  u_cortexm0integration/HADDR[19] (net)                            0.000      8.894 f
  u_cortexm0integration/HADDR[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.894 f
  n536 (net)                                                       0.000      8.894 f
  u_addr_decode/haddr[19] (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z    8.894 f
  u_addr_decode/haddr[19] (net)                                    0.000      8.894 f
  u_addr_decode/U3/B (NOR4_X2_A7TULL)                    0.167     0.000 z    8.894 f
  u_addr_decode/U3/Y (NOR4_X2_A7TULL)                    0.311     0.290 z    9.184 r
  u_addr_decode/n1 (net)                        1                  0.000      9.184 r
  u_addr_decode/U4/B (NAND2_X2_A7TULL)                   0.311     0.000 z    9.184 r
  u_addr_decode/U4/Y (NAND2_X2_A7TULL)                   0.114     0.135 z    9.319 f
  u_addr_decode/n5 (net)                        1                  0.000      9.319 f
  u_addr_decode/U7/AN (NAND3B_X4_A7TULL)                 0.114     0.000 z    9.319 f
  u_addr_decode/U7/Y (NAND3B_X4_A7TULL)                  0.184     0.289 z    9.609 f
  u_addr_decode/n12 (net)                       3                  0.000      9.609 f
  u_addr_decode/U13/B (NOR4B_X1_A7TULL)                  0.184     0.000 z    9.609 f
  u_addr_decode/U13/Y (NOR4B_X1_A7TULL)                  0.461     0.388 z    9.997 r
  u_addr_decode/n8 (net)                        1                  0.000      9.997 r
  u_addr_decode/U14/B (NAND2B_X2_A7TULL)                 0.461     0.000 z    9.997 r
  u_addr_decode/U14/Y (NAND2B_X2_A7TULL)                 0.181     0.195 z   10.192 f
  u_addr_decode/n19 (net)                       3                  0.000     10.192 f
  u_addr_decode/U15/A (NOR2_X1_A7TULL)                   0.181     0.000 z   10.192 f
  u_addr_decode/U15/Y (NOR2_X1_A7TULL)                   0.432     0.321 z   10.512 r
  u_addr_decode/apbsys_hsel (net)               3                  0.000     10.512 r
  u_addr_decode/apbsys_hsel (cmsdk_mcu_system_cmsdk_mcu_addr_decode_40010000_40011000_0_f0000000_0)    0.000 z   10.512 r
  apbsys_hsel (net)                                                0.000     10.512 r
  u_apb_subsystem/HSEL (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000 z   10.512 r
  u_apb_subsystem/HSEL (net)                                       0.000     10.512 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z   10.512 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                          0.000     10.512 r
  u_apb_subsystem/u_ahb_to_apb/U124/B (NAND2_X2_A7TULL)    0.432    0.000 z   10.512 r
  u_apb_subsystem/u_ahb_to_apb/U124/Y (NAND2_X2_A7TULL)    0.165    0.181 z   10.693 f
  u_apb_subsystem/u_ahb_to_apb/n37 (net)        2                  0.000     10.693 f
  u_apb_subsystem/u_ahb_to_apb/U127/A (NAND3_X2_A7TULL)    0.165    0.000 z   10.693 f
  u_apb_subsystem/u_ahb_to_apb/U127/Y (NAND3_X2_A7TULL)    0.165    0.151 z   10.844 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (net)     1               0.000     10.844 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z   10.844 r
  u_apb_subsystem/APBACTIVE (net)                                  0.000     10.844 r
  u_apb_subsystem/APBACTIVE (cmsdk_mcu_system_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000 z   10.844 r
  n663 (net)                                                       0.000     10.844 r
  U396/A (BUF_X6_A7TULL)                                 0.165     0.000 z   10.844 r
  U396/Y (BUF_X6_A7TULL)                                 0.547     0.454 z   11.298 r
  APBACTIVE (net)                               1                  0.000     11.298 r
  APBACTIVE (out)                                        0.547     0.000 z   11.298 r
  data arrival time                                                          11.298

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                           -8.000     13.800
  data required time                                                         13.800
  ------------------------------------------------------------------------------------
  data required time                                                         13.800
  data arrival time                                                         -11.298
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.502


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.205    0.800 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     4       0.000      2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X1_A7TULL)    0.205    0.000 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X1_A7TULL)    0.550    0.395 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.550    0.000 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.185    0.179 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X4_A7TULL)    0.185    0.000 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X4_A7TULL)    0.082    0.313 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.082    0.000 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.307    0.306 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_X2_A7TULL)    0.307    0.000 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.192    0.212 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.192    0.000 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.235    0.339 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.235    0.000 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.549    0.533 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.549    0.000 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.184    0.223 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.184    0.000 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.186    0.201 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.186    0.000 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.211    0.312 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.211    0.000 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.162    0.171 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.162    0.000 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.139    0.148 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.139    0.000 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.195    0.173 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.195    0.000 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.494    0.204 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.494    0.000 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.146    0.307 z    6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.146    0.000 z    6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.186    0.255 z    7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X1_A7TULL)    0.186    0.000 z    7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X1_A7TULL)    0.583    0.406 z    7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4       0.000      7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U3924/A (NOR2_X2_A7TULL)    0.583    0.000 z    7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U3924/Y (NOR2_X2_A7TULL)    0.507    0.481 z    7.958 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (net)     7    0.000    7.958 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    7.958 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (net)                  0.000      7.958 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    7.958 r
  u_cortexm0integration/HADDR[1] (net)                             0.000      7.958 r
  u_cortexm0integration/HADDR[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    7.958 r
  n554 (net)                                                       0.000      7.958 r
  U507/A (BUF_X2_A7TULL)                                 0.507     0.000 z    7.958 r
  U507/Y (BUF_X2_A7TULL)                                 1.514     1.101 z    9.059 r
  HADDR[1] (net)                                1                  0.000      9.059 r
  HADDR[1] (out)                                         1.514     0.000 z    9.059 r
  data arrival time                                                           9.059

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.059
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.741


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[4] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/B (NOR2_X2_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U1784/Y (NOR2_X2_A7TULL)    0.273    0.270 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/n2459 (net)     2       0.000      6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U3797/B (XNOR2_X1_A7TULL)    0.273    0.000 z    6.987 r
  u_cortexm0integration/u_cortexm0/u_logic/U3797/Y (XNOR2_X1_A7TULL)    0.676    0.484 z    7.471 r
  u_cortexm0integration/u_cortexm0/u_logic/n7282 (net)     4       0.000      7.471 r
  u_cortexm0integration/u_cortexm0/u_logic/U3798/A (NAND2_X1_A7TULL)    0.676    0.000 z    7.471 r
  u_cortexm0integration/u_cortexm0/u_logic/U3798/Y (NAND2_X1_A7TULL)    0.329    0.261 z    7.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n2465 (net)     1       0.000      7.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U3803/A (NAND2_X2_A7TULL)    0.329    0.000 z    7.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U3803/Y (NAND2_X2_A7TULL)    0.277    0.270 z    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[4] (net)     8    0.000    8.002 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[4] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    8.002 r
  u_cortexm0integration/u_cortexm0/HADDR[4] (net)                  0.000      8.002 r
  u_cortexm0integration/u_cortexm0/HADDR[4] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    8.002 r
  u_cortexm0integration/HADDR[4] (net)                             0.000      8.002 r
  u_cortexm0integration/HADDR[4] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    8.002 r
  n551 (net)                                                       0.000      8.002 r
  U510/A (BUF_X2_A7TULL)                                 0.277     0.000 z    8.002 r
  U510/Y (BUF_X2_A7TULL)                                 1.515     1.049 z    9.052 r
  HADDR[4] (net)                                1                  0.000      9.052 r
  HADDR[4] (out)                                         1.515     0.000 z    9.052 r
  data arrival time                                                           9.052

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -9.052
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.748


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HSIZE[0] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.205    0.800 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     4       0.000      2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X1_A7TULL)    0.205    0.000 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X1_A7TULL)    0.550    0.395 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.550    0.000 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.185    0.179 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X4_A7TULL)    0.185    0.000 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X4_A7TULL)    0.082    0.313 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.082    0.000 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.307    0.306 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_X2_A7TULL)    0.307    0.000 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.192    0.212 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.192    0.000 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.235    0.339 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.235    0.000 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.549    0.533 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.549    0.000 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.184    0.223 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.184    0.000 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.186    0.201 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.186    0.000 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.211    0.312 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.211    0.000 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.162    0.171 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.162    0.000 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.139    0.148 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.139    0.000 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.195    0.173 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.195    0.000 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.494    0.204 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.494    0.000 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.146    0.307 z    6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.146    0.000 z    6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.186    0.255 z    7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X1_A7TULL)    0.186    0.000 z    7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X1_A7TULL)    0.583    0.406 z    7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4       0.000      7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U6635/A (NOR3_X4_A7TULL)    0.583    0.000 z    7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U6635/Y (NOR3_X4_A7TULL)    0.434    0.409 z    7.886 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (net)     6    0.000    7.886 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    7.886 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (net)                  0.000      7.886 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    7.886 r
  u_cortexm0integration/HSIZE[0] (net)                             0.000      7.886 r
  u_cortexm0integration/HSIZE[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    7.886 r
  n558 (net)                                                       0.000      7.886 r
  U501/A (BUF_X2_A7TULL)                                 0.434     0.000 z    7.886 r
  U501/Y (BUF_X2_A7TULL)                                 1.515     1.087 z    8.972 r
  HSIZE[0] (net)                                1                  0.000      8.972 r
  HSIZE[0] (out)                                         1.515     0.000 z    8.972 r
  data arrival time                                                           8.972

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -8.972
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.828


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[0] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.205    0.800 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     4       0.000      2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X1_A7TULL)    0.205    0.000 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X1_A7TULL)    0.550    0.395 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.550    0.000 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.185    0.179 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X4_A7TULL)    0.185    0.000 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X4_A7TULL)    0.082    0.313 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.082    0.000 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.307    0.306 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_X2_A7TULL)    0.307    0.000 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.192    0.212 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.192    0.000 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.235    0.339 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.235    0.000 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.549    0.533 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.549    0.000 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.184    0.223 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.184    0.000 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.186    0.201 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.186    0.000 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.211    0.312 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.211    0.000 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.162    0.171 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.162    0.000 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.139    0.148 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.139    0.000 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.195    0.173 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.195    0.000 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.494    0.204 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.494    0.000 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.146    0.307 z    6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.146    0.000 z    6.816 r
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.186    0.255 z    7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/A (NAND2_X1_A7TULL)    0.186    0.000 z    7.071 r
  u_cortexm0integration/u_cortexm0/u_logic/U3919/Y (NAND2_X1_A7TULL)    0.583    0.406 z    7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/n5717 (net)     4       0.000      7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U6639/A (NOR3_X6_A7TULL)    0.583    0.000 z    7.477 f
  u_cortexm0integration/u_cortexm0/u_logic/U6639/Y (NOR3_X6_A7TULL)    0.387    0.374 z    7.850 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (net)     6    0.000    7.850 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    7.850 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (net)                  0.000      7.850 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    7.850 r
  u_cortexm0integration/HADDR[0] (net)                             0.000      7.850 r
  u_cortexm0integration/HADDR[0] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    7.850 r
  n555 (net)                                                       0.000      7.850 r
  U506/A (BUF_X2_A7TULL)                                 0.387     0.000 z    7.850 r
  U506/Y (BUF_X2_A7TULL)                                 1.515     1.076 z    8.926 r
  HADDR[0] (net)                                1                  0.000      8.926 r
  HADDR[0] (out)                                         1.515     0.000 z    8.926 r
  data arrival time                                                           8.926

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -8.926
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.874


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[3] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/A (NAND2_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U1783/Y (NAND2_X1_A7TULL)    0.275    0.275 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/n1570 (net)     2       0.000      6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U2478/B (XOR2_X1_A7TULL)    0.275    0.000 z    6.717 f
  u_cortexm0integration/u_cortexm0/u_logic/U2478/Y (XOR2_X1_A7TULL)    0.631    0.436 z    7.154 r
  u_cortexm0integration/u_cortexm0/u_logic/n7289 (net)     4       0.000      7.154 r
  u_cortexm0integration/u_cortexm0/u_logic/U2479/A (NAND2_X1_A7TULL)    0.631    0.000 z    7.154 r
  u_cortexm0integration/u_cortexm0/u_logic/U2479/Y (NAND2_X1_A7TULL)    0.329    0.255 z    7.409 f
  u_cortexm0integration/u_cortexm0/u_logic/n1574 (net)     1       0.000      7.409 f
  u_cortexm0integration/u_cortexm0/u_logic/U2482/A (NAND2_X2_A7TULL)    0.329    0.000 z    7.409 f
  u_cortexm0integration/u_cortexm0/u_logic/U2482/Y (NAND2_X2_A7TULL)    0.364    0.327 z    7.735 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[3] (net)    11    0.000    7.735 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[3] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    7.735 r
  u_cortexm0integration/u_cortexm0/HADDR[3] (net)                  0.000      7.735 r
  u_cortexm0integration/u_cortexm0/HADDR[3] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    7.735 r
  u_cortexm0integration/HADDR[3] (net)                             0.000      7.735 r
  u_cortexm0integration/HADDR[3] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    7.735 r
  n552 (net)                                                       0.000      7.735 r
  U509/A (BUF_X2_A7TULL)                                 0.364     0.000 z    7.735 r
  U509/Y (BUF_X2_A7TULL)                                 1.515     1.070 z    8.805 r
  HADDR[3] (net)                                1                  0.000      8.805 r
  HADDR[3] (out)                                         1.515     0.000 z    8.805 r
  data arrival time                                                           8.805

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -8.805
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.995


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HSIZE[1] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg/Q (SDFFRQ_X1_A7TULL)    0.243    0.652 z    2.652 r
  u_cortexm0integration/u_cortexm0/u_logic/n8987 (net)     4       0.000      2.652 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/A (INV_X1_A7TULL)    0.243    0.000 z    2.652 r
  u_cortexm0integration/u_cortexm0/u_logic/U2524/Y (INV_X1_A7TULL)    0.166    0.177 z    2.828 f
  u_cortexm0integration/u_cortexm0/u_logic/n6554 (net)     3       0.000      2.828 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/B (NOR2_X1_A7TULL)    0.166    0.000 z    2.828 f
  u_cortexm0integration/u_cortexm0/u_logic/U2525/Y (NOR2_X1_A7TULL)    0.541    0.402 z    3.230 r
  u_cortexm0integration/u_cortexm0/u_logic/n1608 (net)     5       0.000      3.230 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/B (NAND3_X1_A7TULL)    0.541    0.000 z    3.230 r
  u_cortexm0integration/u_cortexm0/u_logic/U2577/Y (NAND3_X1_A7TULL)    0.482    0.444 z    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/n1622 (net)     4       0.000      3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/B (NOR2_X1_A7TULL)    0.482    0.000 z    3.673 f
  u_cortexm0integration/u_cortexm0/u_logic/U2591/Y (NOR2_X1_A7TULL)    0.494    0.425 z    4.098 r
  u_cortexm0integration/u_cortexm0/u_logic/n3198 (net)     4       0.000      4.098 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/B1 (AOI22_X1_A7TULL)    0.494    0.000 z    4.098 r
  u_cortexm0integration/u_cortexm0/u_logic/U2592/Y (AOI22_X1_A7TULL)    0.287    0.328 z    4.426 f
  u_cortexm0integration/u_cortexm0/u_logic/n1618 (net)     1       0.000      4.426 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/C0 (OAI2B11_X2_A7TULL)    0.287    0.000 z    4.426 f
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.314    0.192 z    4.618 r
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      4.618 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.314    0.000 z    4.618 r
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.202    0.271 z    4.890 r
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      4.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.202    0.000 z    4.890 r
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.172    0.189 z    5.078 f
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      5.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.172    0.000 z    5.078 f
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.355    0.389 z    5.467 r
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      5.467 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.355    0.000 z    5.467 r
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.134    0.162 z    5.630 f
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      5.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.134    0.000 z    5.630 f
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.191    0.334 z    5.964 f
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      5.964 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.191    0.000 z    5.964 f
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.135    0.150 z    6.114 r
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      6.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.135    0.000 z    6.114 r
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.132    0.118 z    6.231 f
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      6.231 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.132    0.000 z    6.231 f
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.276    0.234 z    6.465 r
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      6.465 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.276    0.000 z    6.465 r
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.286    0.272 z    6.737 f
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      6.737 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/AN (NAND2B_X1_A7TULL)    0.286    0.000 z    6.737 f
  u_cortexm0integration/u_cortexm0/u_logic/U2701/Y (NAND2B_X1_A7TULL)    0.186    0.396 z    7.133 f
  u_cortexm0integration/u_cortexm0/u_logic/n2513 (net)     2       0.000      7.133 f
  u_cortexm0integration/u_cortexm0/u_logic/U3865/AN (NAND2B_X2_A7TULL)    0.186    0.000 z    7.133 f
  u_cortexm0integration/u_cortexm0/u_logic/U3865/Y (NAND2B_X2_A7TULL)    0.196    0.351 z    7.484 f
  u_cortexm0integration/u_cortexm0/u_logic/n5283 (net)     3       0.000      7.484 f
  u_cortexm0integration/u_cortexm0/u_logic/U6628/B0 (OAI21_X2_A7TULL)    0.196    0.000 z    7.484 f
  u_cortexm0integration/u_cortexm0/u_logic/U6628/Y (OAI21_X2_A7TULL)    0.523    0.212 z    7.696 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[1] (net)     6    0.000    7.696 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[1] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    7.696 r
  u_cortexm0integration/u_cortexm0/HSIZE[1] (net)                  0.000      7.696 r
  u_cortexm0integration/u_cortexm0/HSIZE[1] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    7.696 r
  u_cortexm0integration/HSIZE[1] (net)                             0.000      7.696 r
  u_cortexm0integration/HSIZE[1] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    7.696 r
  n557 (net)                                                       0.000      7.696 r
  U502/A (BUF_X2_A7TULL)                                 0.523     0.000 z    7.696 r
  U502/Y (BUF_X2_A7TULL)                                 1.514     1.104 z    8.800 r
  HSIZE[1] (net)                                1                  0.000      8.800 r
  HSIZE[1] (out)                                         1.514     0.000 z    8.800 r
  data arrival time                                                           8.800

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -8.800
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.000


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HADDR[2] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/CK (SDFFRQ_X4_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg/Q (SDFFRQ_X4_A7TULL)    0.314    0.860 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28      0.000      2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/A (NOR2_X1_A7TULL)    0.314    0.000 z    2.860 f
  u_cortexm0integration/u_cortexm0/u_logic/U832/Y (NOR2_X1_A7TULL)    0.624    0.476 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/n6907 (net)     6       0.000      3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/A0 (OAI211_X1_A7TULL)    0.624    0.000 z    3.336 r
  u_cortexm0integration/u_cortexm0/u_logic/U833/Y (OAI211_X1_A7TULL)    0.330    0.348 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/n153 (net)     1        0.000      3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/A (NAND3_X2_A7TULL)    0.330    0.000 z    3.685 f
  u_cortexm0integration/u_cortexm0/u_logic/U838/Y (NAND3_X2_A7TULL)    0.160    0.179 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/n154 (net)     1        0.000      3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/A (INV_X1_A7TULL)    0.160    0.000 z    3.864 r
  u_cortexm0integration/u_cortexm0/u_logic/U839/Y (INV_X1_A7TULL)    0.101    0.111 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/n156 (net)     1        0.000      3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/B0 (OAI2B11_X2_A7TULL)    0.101    0.000 z    3.975 f
  u_cortexm0integration/u_cortexm0/u_logic/U842/Y (OAI2B11_X2_A7TULL)    0.325    0.119 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/n157 (net)     1        0.000      4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/A (NAND2_X2_A7TULL)    0.325    0.000 z    4.094 r
  u_cortexm0integration/u_cortexm0/u_logic/U843/Y (NAND2_X2_A7TULL)    0.266    0.193 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/n400 (net)     4        0.000      4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/B0 (OAI31_X1_A7TULL)    0.266    0.000 z    4.286 f
  u_cortexm0integration/u_cortexm0/u_logic/U844/Y (OAI31_X1_A7TULL)    0.708    0.226 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/n264 (net)     3        0.000      4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/A0 (AOI22_X1_A7TULL)    0.708    0.000 z    4.513 r
  u_cortexm0integration/u_cortexm0/u_logic/U1010/Y (AOI22_X1_A7TULL)    0.314    0.286 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/n265 (net)     1        0.000      4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/B (NAND2_X2_A7TULL)    0.314    0.000 z    4.798 f
  u_cortexm0integration/u_cortexm0/u_logic/U1011/Y (NAND2_X2_A7TULL)    0.151    0.183 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/n267 (net)     1        0.000      4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/A (XNOR2_X1_A7TULL)    0.151    0.000 z    4.981 r
  u_cortexm0integration/u_cortexm0/u_logic/U1012/Y (XNOR2_X1_A7TULL)    0.785    0.350 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/n4966 (net)     5       0.000      5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/A (NOR2_X1_A7TULL)    0.785    0.000 z    5.331 r
  u_cortexm0integration/u_cortexm0/u_logic/U1026/Y (NOR2_X1_A7TULL)    0.298    0.295 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n898 (net)     2        0.000      5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/A1 (OAI21_X3_A7TULL)    0.298    0.000 z    5.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U1028/Y (OAI21_X3_A7TULL)    0.329    0.339 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/n886 (net)     2        0.000      5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/A (INV_X1_A7TULL)    0.329    0.000 z    5.964 r
  u_cortexm0integration/u_cortexm0/u_logic/U1751/Y (INV_X1_A7TULL)    0.156    0.166 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/n896 (net)     2        0.000      6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/B (XOR2_X1_A7TULL)    0.156    0.000 z    6.129 f
  u_cortexm0integration/u_cortexm0/u_logic/U1759/Y (XOR2_X1_A7TULL)    0.458    0.313 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/n2537 (net)     2       0.000      6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U3912/A (INV_X1_A7TULL)    0.458    0.000 z    6.442 r
  u_cortexm0integration/u_cortexm0/u_logic/U3912/Y (INV_X1_A7TULL)    0.166    0.166 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/n2539 (net)     1       0.000      6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U3913/A (XNOR2_X1_A7TULL)    0.166    0.000 z    6.608 f
  u_cortexm0integration/u_cortexm0/u_logic/U3913/Y (XNOR2_X1_A7TULL)    0.634    0.341 z    6.949 r
  u_cortexm0integration/u_cortexm0/u_logic/n7294 (net)     4       0.000      6.949 r
  u_cortexm0integration/u_cortexm0/u_logic/U3914/A (NAND2_X1_A7TULL)    0.634    0.000 z    6.949 r
  u_cortexm0integration/u_cortexm0/u_logic/U3914/Y (NAND2_X1_A7TULL)    0.329    0.255 z    7.205 f
  u_cortexm0integration/u_cortexm0/u_logic/n2543 (net)     1       0.000      7.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U3918/A (NAND2_X2_A7TULL)    0.329    0.000 z    7.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U3918/Y (NAND2_X2_A7TULL)    0.298    0.283 z    7.488 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[2] (net)     9    0.000    7.488 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[2] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    7.488 r
  u_cortexm0integration/u_cortexm0/HADDR[2] (net)                  0.000      7.488 r
  u_cortexm0integration/u_cortexm0/HADDR[2] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    7.488 r
  u_cortexm0integration/HADDR[2] (net)                             0.000      7.488 r
  u_cortexm0integration/HADDR[2] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    7.488 r
  n553 (net)                                                       0.000      7.488 r
  U508/A (BUF_X2_A7TULL)                                 0.298     0.000 z    7.488 r
  U508/Y (BUF_X2_A7TULL)                                 1.515     1.054 z    8.542 r
  HADDR[2] (net)                                1                  0.000      8.542 r
  HADDR[2] (out)                                         1.515     0.000 z    8.542 r
  data arrival time                                                           8.542

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -8.542
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.258


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[16] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.248    0.208 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.248    0.000 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.218    0.216 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.218    0.000 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.209    0.156 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.209    0.000 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.153    0.167 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.153    0.000 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.437    0.196 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.437    0.000 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.230    0.870 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11       0.000      4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.230    0.000 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.028    1.003 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6       0.000      5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3901/S0 (MX2_X3_A7TULL)    1.028    0.000 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3901/Y (MX2_X3_A7TULL)    0.388    0.810 z    6.628 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[16] (net)    20    0.000    6.628 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[16] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.628 r
  u_cortexm0integration/u_cortexm0/HWDATA[16] (net)                0.000      6.628 r
  u_cortexm0integration/u_cortexm0/HWDATA[16] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.628 r
  u_cortexm0integration/HWDATA[16] (net)                           0.000      6.628 r
  u_cortexm0integration/HWDATA[16] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.628 r
  n575 (net)                                                       0.000      6.628 r
  U61/A (BUF_X2_A7TULL)                                  0.388     0.000 z    6.628 r
  U61/Y (BUF_X2_A7TULL)                                  1.515     1.076 z    7.704 r
  HWDATA[16] (net)                              1                  0.000      7.704 r
  HWDATA[16] (out)                                       1.515     0.000 z    7.704 r
  data arrival time                                                           7.704

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.704
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.096


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[17] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.248    0.208 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.248    0.000 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.218    0.216 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.218    0.000 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.209    0.156 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.209    0.000 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.153    0.167 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.153    0.000 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.437    0.196 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.437    0.000 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.230    0.870 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11       0.000      4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.230    0.000 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.028    1.003 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6       0.000      5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3984/S0 (MX2_X4_A7TULL)    1.028    0.000 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3984/Y (MX2_X4_A7TULL)    0.340    0.796 z    6.613 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[17] (net)    22    0.000    6.613 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[17] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.613 r
  u_cortexm0integration/u_cortexm0/HWDATA[17] (net)                0.000      6.613 r
  u_cortexm0integration/u_cortexm0/HWDATA[17] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.613 r
  u_cortexm0integration/HWDATA[17] (net)                           0.000      6.613 r
  u_cortexm0integration/HWDATA[17] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.613 r
  n574 (net)                                                       0.000      6.613 r
  U62/A (BUF_X2_A7TULL)                                  0.340     0.000 z    6.613 r
  U62/Y (BUF_X2_A7TULL)                                  1.515     1.065 z    7.678 r
  HWDATA[17] (net)                              1                  0.000      7.678 r
  HWDATA[17] (out)                                       1.515     0.000 z    7.678 r
  data arrival time                                                           7.678

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.678
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.122


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: LOCKUP (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/CK (SDFFS_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg/Q (SDFFS_X1_A7TULL)    0.205    0.800 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/n8992 (net)     4       0.000      2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/A (NAND2_X1_A7TULL)    0.205    0.000 z    2.800 f
  u_cortexm0integration/u_cortexm0/u_logic/U2523/Y (NAND2_X1_A7TULL)    0.550    0.395 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/n1627 (net)    11       0.000      3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/A (INV_X1_A7TULL)    0.550    0.000 z    3.195 r
  u_cortexm0integration/u_cortexm0/u_logic/U2587/Y (INV_X1_A7TULL)    0.185    0.179 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/n1614 (net)     1       0.000      3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/C (AND3_X4_A7TULL)    0.185    0.000 z    3.374 f
  u_cortexm0integration/u_cortexm0/u_logic/U2588/Y (AND3_X4_A7TULL)    0.082    0.313 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/n7490 (net)     3       0.000      3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/B1 (AOI22_X1_A7TULL)    0.082    0.000 z    3.687 f
  u_cortexm0integration/u_cortexm0/u_logic/U2589/Y (AOI22_X1_A7TULL)    0.307    0.306 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1619 (net)     1       0.000      3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/B0 (OAI2B11_X2_A7TULL)    0.307    0.000 z    3.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U2593/Y (OAI2B11_X2_A7TULL)    0.192    0.212 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/n1632 (net)     1       0.000      4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/AN (NAND4B_X4_A7TULL)    0.192    0.000 z    4.205 f
  u_cortexm0integration/u_cortexm0/u_logic/U2603/Y (NAND4B_X4_A7TULL)    0.235    0.339 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/n1633 (net)     1       0.000      4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/D (NOR4_X2_A7TULL)    0.235    0.000 z    4.544 f
  u_cortexm0integration/u_cortexm0/u_logic/U2604/Y (NOR4_X2_A7TULL)    0.549    0.533 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/n2602 (net)     5       0.000      5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/A1 (AOI211_X2_A7TULL)    0.549    0.000 z    5.077 r
  u_cortexm0integration/u_cortexm0/u_logic/U2630/Y (AOI211_X2_A7TULL)    0.184    0.223 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/n1660 (net)     1       0.000      5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/B0 (AOI2BB1_X1_A7TULL)    0.184    0.000 z    5.300 f
  u_cortexm0integration/u_cortexm0/u_logic/U2631/Y (AOI2BB1_X1_A7TULL)    0.186    0.201 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/n1664 (net)     1       0.000      5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/A1N (OAI2BB1_X2_A7TULL)    0.186    0.000 z    5.501 r
  u_cortexm0integration/u_cortexm0/u_logic/U2637/Y (OAI2BB1_X2_A7TULL)    0.211    0.312 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/n6680 (net)     4       0.000      5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/A (NAND2_X1_A7TULL)    0.211    0.000 z    5.814 r
  u_cortexm0integration/u_cortexm0/u_logic/U2640/Y (NAND2_X1_A7TULL)    0.162    0.171 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/n1666 (net)     1       0.000      5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/B (NAND2B_X2_A7TULL)    0.162    0.000 z    5.985 f
  u_cortexm0integration/u_cortexm0/u_logic/U2641/Y (NAND2B_X2_A7TULL)    0.139    0.148 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/n6547 (net)     2       0.000      6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/A0 (OAI21_X1_A7TULL)    0.139    0.000 z    6.133 r
  u_cortexm0integration/u_cortexm0/u_logic/U2645/Y (OAI21_X1_A7TULL)    0.195    0.173 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/n1672 (net)     1       0.000      6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/B0 (OAI211_X2_A7TULL)    0.195    0.000 z    6.305 f
  u_cortexm0integration/u_cortexm0/u_logic/U2648/Y (OAI211_X2_A7TULL)    0.494    0.204 z    6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.000      6.509 r
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.509 r
  u_cortexm0integration/u_cortexm0/LOCKUP (net)                    0.000      6.509 r
  u_cortexm0integration/u_cortexm0/LOCKUP (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.509 r
  u_cortexm0integration/LOCKUP (net)                               0.000      6.509 r
  u_cortexm0integration/LOCKUP (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.509 r
  n667 (net)                                                       0.000      6.509 r
  U391/A (BUF_X2_A7TULL)                                 0.494     0.000 z    6.509 r
  U391/Y (BUF_X2_A7TULL)                                 1.514     1.099 z    7.608 r
  LOCKUP (net)                                  1                  0.000      7.608 r
  LOCKUP (out)                                           1.514     0.000 z    7.608 r
  data arrival time                                                           7.608

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.608
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.192


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[31] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.248    0.208 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.248    0.000 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.218    0.216 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.218    0.000 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.209    0.156 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.209    0.000 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.153    0.167 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.153    0.000 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.437    0.196 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.437    0.000 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.230    0.870 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11       0.000      4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.230    0.000 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.028    1.003 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6       0.000      5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3983/A1 (OAI211_X8_A7TULL)    1.028    0.000 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3983/Y (OAI211_X8_A7TULL)    0.549    0.607 z    6.425 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[31] (net)    24    0.000    6.425 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[31] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.425 r
  u_cortexm0integration/u_cortexm0/HWDATA[31] (net)                0.000      6.425 r
  u_cortexm0integration/u_cortexm0/HWDATA[31] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.425 r
  u_cortexm0integration/HWDATA[31] (net)                           0.000      6.425 r
  u_cortexm0integration/HWDATA[31] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.425 r
  n560 (net)                                                       0.000      6.425 r
  U73/A (BUF_X2_A7TULL)                                  0.549     0.000 z    6.425 r
  U73/Y (BUF_X2_A7TULL)                                  1.514     1.107 z    7.533 r
  HWDATA[31] (net)                              1                  0.000      7.533 r
  HWDATA[31] (out)                                       1.514     0.000 z    7.533 r
  data arrival time                                                           7.533

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.533
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.267


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[9] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.248    0.523 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.248    0.000 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.209    0.372 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.209    0.000 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.225    0.212 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.225    0.000 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.167    0.177 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.167    0.000 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.151    0.125 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.151    0.000 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.239    0.211 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.239    0.000 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.639    0.467 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    0.639    0.000 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.352    0.348 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2       0.000      4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.352    0.000 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    0.852    0.623 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14       0.000      5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/A (INV_X1_A7TULL)    0.852    0.000 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/Y (INV_X1_A7TULL)    0.336    0.329 z    5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/n3603 (net)     3       0.000      5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/U3780/S0 (MX2_X1_A7TULL)    0.336    0.000 z    5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/U3780/Y (MX2_X1_A7TULL)    0.141    0.461 z    5.848 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[9] (net)     2    0.000    5.848 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[9] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    5.848 r
  u_cortexm0integration/u_cortexm0/HWDATA[9] (net)                 0.000      5.848 r
  u_cortexm0integration/u_cortexm0/HWDATA[9] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    5.848 r
  u_cortexm0integration/HWDATA[9] (net)                            0.000      5.848 r
  u_cortexm0integration/HWDATA[9] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    5.848 r
  n582 (net)                                                       0.000      5.848 r
  U549/A (BUF_X2_A7TULL)                                 0.141     0.000 z    5.848 r
  U549/Y (BUF_X2_A7TULL)                                 0.675     0.536 z    6.384 r
  n897 (net)                                   19                  0.000      6.384 r
  U53/A (BUF_X2_A7TULL)                                  0.675     0.000 z    6.384 r
  U53/Y (BUF_X2_A7TULL)                                  1.514     1.127 z    7.510 r
  HWDATA[9] (net)                               1                  0.000      7.510 r
  HWDATA[9] (out)                                        1.514     0.000 z    7.510 r
  data arrival time                                                           7.510

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.510
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.290


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[25] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.248    0.208 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.248    0.000 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.218    0.216 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.218    0.000 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.209    0.156 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.209    0.000 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.153    0.167 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.153    0.000 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.437    0.196 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.437    0.000 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.230    0.870 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11       0.000      4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.230    0.000 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.028    1.003 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6       0.000      5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3900/A1 (OAI211_X8_A7TULL)    1.028    0.000 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U3900/Y (OAI211_X8_A7TULL)    0.519    0.585 z    6.403 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[25] (net)    18    0.000    6.403 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[25] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.403 r
  u_cortexm0integration/u_cortexm0/HWDATA[25] (net)                0.000      6.403 r
  u_cortexm0integration/u_cortexm0/HWDATA[25] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.403 r
  u_cortexm0integration/HWDATA[25] (net)                           0.000      6.403 r
  u_cortexm0integration/HWDATA[25] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.403 r
  n566 (net)                                                       0.000      6.403 r
  U68/A (BUF_X2_A7TULL)                                  0.519     0.000 z    6.403 r
  U68/Y (BUF_X2_A7TULL)                                  1.514     1.103 z    7.506 r
  HWDATA[25] (net)                              1                  0.000      7.506 r
  HWDATA[25] (out)                                       1.514     0.000 z    7.506 r
  data arrival time                                                           7.506

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.506
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.294


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[13] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.248    0.523 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.248    0.000 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.209    0.372 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.209    0.000 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.225    0.212 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.225    0.000 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.167    0.177 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.167    0.000 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.151    0.125 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.151    0.000 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.239    0.211 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.239    0.000 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.639    0.467 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    0.639    0.000 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.352    0.348 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2       0.000      4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.352    0.000 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    0.852    0.623 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14       0.000      5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/A (INV_X1_A7TULL)    0.852    0.000 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/Y (INV_X1_A7TULL)    0.336    0.329 z    5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/n3603 (net)     3       0.000      5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/U3779/S0 (MX2_X1_A7TULL)    0.336    0.000 z    5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/U3779/Y (MX2_X1_A7TULL)    0.142    0.461 z    5.848 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[13] (net)     2    0.000    5.848 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[13] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    5.848 r
  u_cortexm0integration/u_cortexm0/HWDATA[13] (net)                0.000      5.848 r
  u_cortexm0integration/u_cortexm0/HWDATA[13] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    5.848 r
  u_cortexm0integration/HWDATA[13] (net)                           0.000      5.848 r
  u_cortexm0integration/HWDATA[13] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    5.848 r
  n578 (net)                                                       0.000      5.848 r
  U553/A (BUF_X2_A7TULL)                                 0.142     0.000 z    5.848 r
  U553/Y (BUF_X2_A7TULL)                                 0.587     0.486 z    6.334 r
  n893 (net)                                   17                  0.000      6.334 r
  U58/A (BUF_X2_A7TULL)                                  0.587     0.000 z    6.334 r
  U58/Y (BUF_X2_A7TULL)                                  1.514     1.113 z    7.448 r
  HWDATA[13] (net)                              1                  0.000      7.448 r
  HWDATA[13] (out)                                       1.514     0.000 z    7.448 r
  data arrival time                                                           7.448

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.448
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.352


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[18] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.248    0.208 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.248    0.000 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.218    0.216 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.218    0.000 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.209    0.156 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.209    0.000 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.153    0.167 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.153    0.000 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.437    0.196 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.437    0.000 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.230    0.870 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11       0.000      4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.230    0.000 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.028    1.003 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6       0.000      5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U4959/S0 (MXI2_X8_A7TULL)    1.028    0.000 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U4959/Y (MXI2_X8_A7TULL)    0.539    0.500 z    6.317 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[18] (net)    21    0.000    6.317 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[18] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.317 r
  u_cortexm0integration/u_cortexm0/HWDATA[18] (net)                0.000      6.317 r
  u_cortexm0integration/u_cortexm0/HWDATA[18] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.317 r
  u_cortexm0integration/HWDATA[18] (net)                           0.000      6.317 r
  u_cortexm0integration/HWDATA[18] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.317 r
  n573 (net)                                                       0.000      6.317 r
  U67/A (BUF_X2_A7TULL)                                  0.539     0.000 z    6.317 r
  U67/Y (BUF_X2_A7TULL)                                  1.514     1.106 z    7.423 r
  HWDATA[18] (net)                              1                  0.000      7.423 r
  HWDATA[18] (out)                                       1.514     0.000 z    7.423 r
  data arrival time                                                           7.423

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.423
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.377


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[19] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.248    0.208 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.248    0.000 z    3.210 f
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.218    0.216 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.218    0.000 z    3.426 r
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.209    0.156 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.209    0.000 z    3.582 f
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.153    0.167 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.153    0.000 z    3.750 r
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.437    0.196 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/A (NOR2_X3_A7TULL)    0.437    0.000 z    3.945 f
  u_cortexm0integration/u_cortexm0/u_logic/U3775/Y (NOR2_X3_A7TULL)    1.230    0.870 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/n2578 (net)    11       0.000      4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/A (INV_X1_A7TULL)    1.230    0.000 z    4.815 r
  u_cortexm0integration/u_cortexm0/u_logic/U943/Y (INV_X1_A7TULL)    1.028    1.003 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n3476 (net)     6       0.000      5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U4961/S0 (MXI2_X8_A7TULL)    1.028    0.000 z    5.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U4961/Y (MXI2_X8_A7TULL)    0.524    0.489 z    6.307 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[19] (net)    20    0.000    6.307 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[19] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    6.307 r
  u_cortexm0integration/u_cortexm0/HWDATA[19] (net)                0.000      6.307 r
  u_cortexm0integration/u_cortexm0/HWDATA[19] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    6.307 r
  u_cortexm0integration/HWDATA[19] (net)                           0.000      6.307 r
  u_cortexm0integration/HWDATA[19] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    6.307 r
  n572 (net)                                                       0.000      6.307 r
  U64/A (BUF_X2_A7TULL)                                  0.524     0.000 z    6.307 r
  U64/Y (BUF_X2_A7TULL)                                  1.514     1.104 z    7.411 r
  HWDATA[19] (net)                              1                  0.000      7.411 r
  HWDATA[19] (out)                                       1.514     0.000 z    7.411 r
  data arrival time                                                           7.411

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.411
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.389


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[12] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.248    0.523 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.248    0.000 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.209    0.372 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.209    0.000 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.225    0.212 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.225    0.000 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.167    0.177 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.167    0.000 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.151    0.125 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.151    0.000 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.239    0.211 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.239    0.000 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.639    0.467 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    0.639    0.000 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.352    0.348 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2       0.000      4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.352    0.000 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    0.852    0.623 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14       0.000      5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/A (INV_X1_A7TULL)    0.852    0.000 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U1036/Y (INV_X1_A7TULL)    0.336    0.329 z    5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/n3603 (net)     3       0.000      5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/U3843/S0 (MX2_X1_A7TULL)    0.336    0.000 z    5.387 f
  u_cortexm0integration/u_cortexm0/u_logic/U3843/Y (MX2_X1_A7TULL)    0.141    0.461 z    5.848 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[12] (net)     2    0.000    5.848 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[12] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    5.848 r
  u_cortexm0integration/u_cortexm0/HWDATA[12] (net)                0.000      5.848 r
  u_cortexm0integration/u_cortexm0/HWDATA[12] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    5.848 r
  u_cortexm0integration/HWDATA[12] (net)                           0.000      5.848 r
  u_cortexm0integration/HWDATA[12] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    5.848 r
  n579 (net)                                                       0.000      5.848 r
  U470/A (BUF_X2_A7TULL)                                 0.141     0.000 z    5.848 r
  U470/Y (BUF_X2_A7TULL)                                 0.502     0.438 z    6.286 r
  n894 (net)                                   14                  0.000      6.286 r
  U54/A (BUF_X2_A7TULL)                                  0.502     0.000 z    6.286 r
  U54/Y (BUF_X2_A7TULL)                                  1.514     1.100 z    7.386 r
  HWDATA[12] (net)                              1                  0.000      7.386 r
  HWDATA[12] (out)                                       1.514     0.000 z    7.386 r
  data arrival time                                                           7.386

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.386
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.414


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[15] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.248    0.523 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.248    0.000 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.209    0.372 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.209    0.000 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.225    0.212 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.225    0.000 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.167    0.177 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.167    0.000 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.151    0.125 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.151    0.000 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.239    0.211 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.239    0.000 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.639    0.467 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    0.639    0.000 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.352    0.348 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2       0.000      4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.352    0.000 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    0.852    0.623 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14       0.000      5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U3718/S0 (MXI2_X1_A7TULL)    0.852    0.000 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U3718/Y (MXI2_X1_A7TULL)    0.334    0.391 z    5.449 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[15] (net)     2    0.000    5.449 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[15] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    5.449 r
  u_cortexm0integration/u_cortexm0/HWDATA[15] (net)                0.000      5.449 r
  u_cortexm0integration/u_cortexm0/HWDATA[15] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    5.449 r
  u_cortexm0integration/HWDATA[15] (net)                           0.000      5.449 r
  u_cortexm0integration/HWDATA[15] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    5.449 r
  n829 (net)                                                       0.000      5.449 r
  U541/A (BUF_X3_A7TULL)                                 0.334     0.000 z    5.449 r
  U541/Y (BUF_X3_A7TULL)                                 0.677     0.589 z    6.038 r
  n891 (net)                                   26                  0.000      6.038 r
  U59/A (BUF_X2_A7TULL)                                  0.677     0.000 z    6.038 r
  U59/Y (BUF_X2_A7TULL)                                  1.514     1.127 z    7.165 r
  HWDATA[15] (net)                              1                  0.000      7.165 r
  HWDATA[15] (out)                                       1.514     0.000 z    7.165 r
  data arrival time                                                           7.165

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.165
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.635


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HWDATA[10] (output port clocked by VCLK)
  Path Group: Outputs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.248    0.523 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.248    0.000 z    2.523 f
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.209    0.372 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/B (NAND2_X2_A7TULL)    0.209    0.000 z    2.894 f
  u_cortexm0integration/u_cortexm0/u_logic/U809/Y (NAND2_X2_A7TULL)    0.225    0.212 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/n5950 (net)     5       0.000      3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/A (INV_X1_A7TULL)    0.225    0.000 z    3.107 r
  u_cortexm0integration/u_cortexm0/u_logic/U852/Y (INV_X1_A7TULL)    0.167    0.177 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/n6977 (net)     4       0.000      3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/A (NAND2_X1_A7TULL)    0.167    0.000 z    3.284 f
  u_cortexm0integration/u_cortexm0/u_logic/U3698/Y (NAND2_X1_A7TULL)    0.151    0.125 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/n2419 (net)     1       0.000      3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/B (NAND3B_X1_A7TULL)    0.151    0.000 z    3.409 r
  u_cortexm0integration/u_cortexm0/u_logic/U3700/Y (NAND3B_X1_A7TULL)    0.239    0.211 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/n2420 (net)     1       0.000      3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/B0 (AOI21_X1_A7TULL)    0.239    0.000 z    3.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3701/Y (AOI21_X1_A7TULL)    0.639    0.467 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/n5284 (net)     4       0.000      4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/A (NAND2_X1_A7TULL)    0.639    0.000 z    4.087 r
  u_cortexm0integration/u_cortexm0/u_logic/U3702/Y (NAND2_X1_A7TULL)    0.352    0.348 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/n2501 (net)     2       0.000      4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/A (NOR2_X3_A7TULL)    0.352    0.000 z    4.435 f
  u_cortexm0integration/u_cortexm0/u_logic/U3704/Y (NOR2_X3_A7TULL)    0.852    0.623 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/n2582 (net)    14       0.000      5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U3845/S0 (MXI2_X1_A7TULL)    0.852    0.000 z    5.058 r
  u_cortexm0integration/u_cortexm0/u_logic/U3845/Y (MXI2_X1_A7TULL)    0.326    0.380 z    5.438 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[10] (net)     2    0.000    5.438 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[10] (cmsdk_mcu_system_cortexm0ds_logic_0)    0.000 z    5.438 r
  u_cortexm0integration/u_cortexm0/HWDATA[10] (net)                0.000      5.438 r
  u_cortexm0integration/u_cortexm0/HWDATA[10] (cmsdk_mcu_system_CORTEXM0DS_0)    0.000 z    5.438 r
  u_cortexm0integration/HWDATA[10] (net)                           0.000      5.438 r
  u_cortexm0integration/HWDATA[10] (cmsdk_mcu_system_CORTEXM0INTEGRATION_0)    0.000 z    5.438 r
  n581 (net)                                                       0.000      5.438 r
  U492/A (BUF_X2_A7TULL)                                 0.326     0.000 z    5.438 r
  U492/Y (BUF_X2_A7TULL)                                 0.675     0.587 z    6.025 r
  n896 (net)                                   19                  0.000      6.025 r
  U57/A (BUF_X2_A7TULL)                                  0.675     0.000 z    6.025 r
  U57/Y (BUF_X2_A7TULL)                                  1.514     1.127 z    7.152 r
  HWDATA[10] (net)                              1                  0.000      7.152 r
  HWDATA[10] (out)                                       1.514     0.000 z    7.152 r
  data arrival time                                                           7.152

  clock VCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  output external delay                                          -10.000     11.800
  data required time                                                         11.800
  ------------------------------------------------------------------------------------
  data required time                                                         11.800
  data arrival time                                                          -7.152
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.648


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)    0.325    0.359 z    4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.747 r
  u_apb_subsystem/n68 (net)                                        0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.325    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.253    0.253 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.000     5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.253    0.000 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.409    0.343 z    5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.000      5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U163/A (NAND3_X1_A7TULL)    0.409    0.000 z    5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U163/Y (NAND3_X1_A7TULL)    0.935    0.671 z    6.014 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n25 (net)     2    0.000      6.014 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U84/A (INV_X1_A7TULL)    0.935    0.000 z    6.014 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U84/Y (INV_X1_A7TULL)    0.500    0.534 z    6.548 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n117 (net)     4    0.000     6.548 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U203/B (OR2_X1_A7TULL)    0.500    0.000 z    6.548 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U203/Y (OR2_X1_A7TULL)    0.114    0.316 z    6.863 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/N199 (net)     1    0.000     6.863 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_1)    0.000 z    6.863 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (net)    0.000    6.863 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.114    0.000 z    6.863 r
  data arrival time                                                           6.863

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.392     20.808
  data required time                                                         20.808
  ------------------------------------------------------------------------------------
  data required time                                                         20.808
  data arrival time                                                          -6.863
  ------------------------------------------------------------------------------------
  slack (MET)                                                                13.945


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U113/A (NAND3_X1_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U113/Y (NAND3_X1_A7TULL)    0.389    0.353 z    3.090 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n78 (net)     3      0.000      3.090 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U114/AN (NAND2B_X1_A7TULL)    0.389    0.000 z    3.090 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U114/Y (NAND2B_X1_A7TULL)    0.225    0.459 z    3.549 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n1 (net)     2       0.000      3.549 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U115/A (INV_X1_A7TULL)    0.225    0.000 z    3.549 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U115/Y (INV_X1_A7TULL)    0.169    0.180 z    3.729 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n55 (net)     2      0.000      3.729 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U248/A0 (AOI21_X1_A7TULL)    0.169    0.000 z    3.729 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U248/Y (AOI21_X1_A7TULL)    0.350    0.292 z    4.021 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n101 (net)     4     0.000      4.021 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U250/A (NAND2_X1_A7TULL)    0.350    0.000 z    4.021 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U250/Y (NAND2_X1_A7TULL)    0.219    0.234 z    4.255 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n86 (net)     3      0.000      4.255 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U251/C (NAND3_X1_A7TULL)    0.219    0.000 z    4.255 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U251/Y (NAND3_X1_A7TULL)    0.512    0.394 z    4.649 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n85 (net)     4      0.000      4.649 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U252/B1 (OAI32_X1_A7TULL)    0.512    0.000 z    4.649 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U252/Y (OAI32_X1_A7TULL)    0.546    0.299 z    4.947 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n57 (net)     1      0.000      4.947 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U253/A (NAND2_X1_A7TULL)    0.546    0.000 z    4.947 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U253/Y (NAND2_X1_A7TULL)    0.291    0.290 z    5.237 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n133 (net)     3     0.000      5.237 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U254/B (NOR2_X1_A7TULL)    0.291    0.000 z    5.237 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U254/Y (NOR2_X1_A7TULL)    0.286    0.282 z    5.519 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n126 (net)     2     0.000      5.519 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U255/A (INV_X1_A7TULL)    0.286    0.000 z    5.519 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U255/Y (INV_X1_A7TULL)    0.493    0.397 z    5.916 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n66 (net)     9      0.000      5.916 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U256/B0 (OAI2B11_X2_A7TULL)    0.493    0.000 z    5.916 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U256/Y (OAI2B11_X2_A7TULL)    0.300    0.219 z    6.136 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N206 (net)     1     0.000      6.136 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_4)    0.000 z    6.136 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (net)    0.000    6.136 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.300    0.000 z    6.136 r
  data arrival time                                                           6.136

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.444     20.756
  data required time                                                         20.756
  ------------------------------------------------------------------------------------
  data required time                                                         20.756
  data arrival time                                                          -6.136
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.620


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X2_A7TULL)    0.305    0.316 z    4.704 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2                0.000      4.704 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.704 r
  u_apb_subsystem/n67 (net)                                        0.000      4.704 r
  u_apb_subsystem/U49/A (BUF_X2_A7TULL)                  0.305     0.000 z    4.704 r
  u_apb_subsystem/U49/Y (BUF_X2_A7TULL)                  0.142     0.275 z    4.979 r
  u_apb_subsystem/n175 (net)                    3                  0.000      4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000 z    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)         0.000      4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U81/A (INV_X1_A7TULL)    0.142    0.000 z    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U81/Y (INV_X1_A7TULL)    0.138    0.136 z    5.115 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n76 (net)     3    0.000      5.115 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U153/C (NOR3_X1_A7TULL)    0.138    0.000 z    5.115 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U153/Y (NOR3_X1_A7TULL)    0.400    0.356 z    5.471 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n17 (net)     1    0.000      5.471 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U154/A (NAND2_X2_A7TULL)    0.400    0.000 z    5.471 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U154/Y (NAND2_X2_A7TULL)    0.268    0.197 z    5.668 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n54 (net)     2    0.000      5.668 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U155/B (NOR2_X3_A7TULL)    0.268    0.000 z    5.668 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U155/Y (NOR2_X3_A7TULL)    0.252    0.258 z    5.925 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n18 (net)     4    0.000      5.925 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U206/AN (NAND2B_X1_A7TULL)    0.252    0.000 z    5.925 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U206/Y (NAND2B_X1_A7TULL)    0.130    0.233 z    6.159 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/N199 (net)     1    0.000     6.159 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_3)    0.000 z    6.159 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (net)    0.000    6.159 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.130    0.000 z    6.159 r
  data arrival time                                                           6.159

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.396     20.804
  data required time                                                         20.804
  ------------------------------------------------------------------------------------
  data required time                                                         20.804
  data arrival time                                                          -6.159
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.645


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U113/A (NAND3_X1_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U113/Y (NAND3_X1_A7TULL)    0.389    0.353 z    3.090 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n78 (net)     3      0.000      3.090 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U114/AN (NAND2B_X1_A7TULL)    0.389    0.000 z    3.090 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U114/Y (NAND2B_X1_A7TULL)    0.201    0.443 z    3.533 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n1 (net)     2       0.000      3.533 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U115/A (INV_X1_A7TULL)    0.201    0.000 z    3.533 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U115/Y (INV_X1_A7TULL)    0.144    0.156 z    3.689 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n55 (net)     2      0.000      3.689 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U248/A0 (AOI21_X1_A7TULL)    0.144    0.000 z    3.689 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U248/Y (AOI21_X1_A7TULL)    0.324    0.269 z    3.958 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n101 (net)     4     0.000      3.958 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U250/A (NAND2_X1_A7TULL)    0.324    0.000 z    3.958 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U250/Y (NAND2_X1_A7TULL)    0.212    0.226 z    4.185 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n86 (net)     3      0.000      4.185 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U251/C (NAND3_X1_A7TULL)    0.212    0.000 z    4.185 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U251/Y (NAND3_X1_A7TULL)    0.481    0.369 z    4.554 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n85 (net)     4      0.000      4.554 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U252/B1 (OAI32_X1_A7TULL)    0.481    0.000 z    4.554 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U252/Y (OAI32_X1_A7TULL)    0.545    0.293 z    4.847 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n57 (net)     1      0.000      4.847 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U253/A (NAND2_X1_A7TULL)    0.545    0.000 z    4.847 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U253/Y (NAND2_X1_A7TULL)    0.291    0.290 z    5.137 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n133 (net)     3     0.000      5.137 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U254/B (NOR2_X1_A7TULL)    0.291    0.000 z    5.137 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U254/Y (NOR2_X1_A7TULL)    0.286    0.282 z    5.419 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n126 (net)     2     0.000      5.419 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U255/A (INV_X1_A7TULL)    0.286    0.000 z    5.419 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U255/Y (INV_X1_A7TULL)    0.480    0.390 z    5.808 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n66 (net)     9      0.000      5.808 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U256/B0 (OAI2B11_X1_A7TULL)    0.480    0.000 z    5.808 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U256/Y (OAI2B11_X1_A7TULL)    0.324    0.233 z    6.041 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N206 (net)     1     0.000      6.041 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_0)    0.000 z    6.041 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (net)    0.000    6.041 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.324    0.000 z    6.041 r
  data arrival time                                                           6.041

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.451     20.749
  data required time                                                         20.749
  ------------------------------------------------------------------------------------
  data required time                                                         20.749
  data arrival time                                                          -6.041
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.708


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U113/A (NAND3_X1_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U113/Y (NAND3_X1_A7TULL)    0.364    0.335 z    3.073 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n78 (net)     3      0.000      3.073 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U114/AN (NAND2B_X1_A7TULL)    0.364    0.000 z    3.073 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U114/Y (NAND2B_X1_A7TULL)    0.225    0.450 z    3.523 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n1 (net)     2       0.000      3.523 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U115/A (INV_X1_A7TULL)    0.225    0.000 z    3.523 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U115/Y (INV_X1_A7TULL)    0.169    0.180 z    3.703 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n55 (net)     2      0.000      3.703 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U248/A0 (AOI21_X1_A7TULL)    0.169    0.000 z    3.703 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U248/Y (AOI21_X1_A7TULL)    0.324    0.276 z    3.979 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n101 (net)     4     0.000      3.979 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U250/A (NAND2_X1_A7TULL)    0.324    0.000 z    3.979 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U250/Y (NAND2_X1_A7TULL)    0.212    0.226 z    4.205 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n86 (net)     3      0.000      4.205 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U251/C (NAND3_X1_A7TULL)    0.212    0.000 z    4.205 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U251/Y (NAND3_X1_A7TULL)    0.499    0.369 z    4.575 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n85 (net)     4      0.000      4.575 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U252/B1 (OAI32_X1_A7TULL)    0.499    0.000 z    4.575 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U252/Y (OAI32_X1_A7TULL)    0.613    0.325 z    4.899 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n57 (net)     1      0.000      4.899 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U253/A (NAND2_X2_A7TULL)    0.613    0.000 z    4.899 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U253/Y (NAND2_X2_A7TULL)    0.220    0.210 z    5.109 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n133 (net)     3     0.000      5.109 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U254/B (NOR2_X1_A7TULL)    0.220    0.000 z    5.109 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U254/Y (NOR2_X1_A7TULL)    0.278    0.264 z    5.373 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n126 (net)     2     0.000      5.373 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U255/A (INV_X1_A7TULL)    0.278    0.000 z    5.373 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U255/Y (INV_X1_A7TULL)    0.425    0.355 z    5.728 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n66 (net)     9      0.000      5.728 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U256/B0 (OAI2B11_X1_A7TULL)    0.425    0.000 z    5.728 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U256/Y (OAI2B11_X1_A7TULL)    0.324    0.219 z    5.947 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N206 (net)     1     0.000      5.947 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_2)    0.000 z    5.947 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (net)    0.000    5.947 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/E (TLATNTSCA_X8_A7TULL)    0.324    0.000 z    5.947 r
  data arrival time                                                           5.947

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.451     20.749
  data required time                                                         20.749
  ------------------------------------------------------------------------------------
  data required time                                                         20.749
  data arrival time                                                          -5.947
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.802


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X2_A7TULL)    0.305    0.316 z    4.704 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2                0.000      4.704 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.704 r
  u_apb_subsystem/n67 (net)                                        0.000      4.704 r
  u_apb_subsystem/U49/A (BUF_X2_A7TULL)                  0.305     0.000 z    4.704 r
  u_apb_subsystem/U49/Y (BUF_X2_A7TULL)                  0.142     0.275 z    4.979 r
  u_apb_subsystem/n175 (net)                    3                  0.000      4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000 z    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)         0.000      4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U204/B (OR3_X1_A7TULL)    0.142    0.000 z    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U204/Y (OR3_X1_A7TULL)    0.097    0.209 z    5.188 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_enable (net)     1    0.000    5.188 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_2)    0.000 z    5.188 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (net)    0.000    5.188 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.097    0.000 z    5.188 r
  data arrival time                                                           5.188

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.387     20.813
  data required time                                                         20.813
  ------------------------------------------------------------------------------------
  data required time                                                         20.813
  data arrival time                                                          -5.188
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.625


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)    0.325    0.359 z    4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.747 r
  u_apb_subsystem/n68 (net)                                        0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.325    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.253    0.253 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.000     5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U85/B (NAND2_X1_A7TULL)    0.253    0.000 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U85/Y (NAND2_X1_A7TULL)    0.136    0.163 z    5.163 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_enable (net)     1    0.000    5.163 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_timer_0)    0.000 z    5.163 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (net)    0.000    5.163 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.136    0.000 z    5.163 r
  data arrival time                                                           5.163

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.398     20.802
  data required time                                                         20.802
  ------------------------------------------------------------------------------------
  data required time                                                         20.802
  data arrival time                                                          -5.163
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.639


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.140    0.625 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t (net)     2    0.000    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/A (INV_X1_A7TULL)    0.140    0.000 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/Y (INV_X1_A7TULL)    0.415    0.296 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n1 (net)     2    0.000    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/A1N (OAI2BB2_X8_A7TULL)    0.415    0.000 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/Y (OAI2BB2_X8_A7TULL)    0.196    0.303 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n2 (net)     2    0.000    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/A (BUF_X2_A7TULL)    0.196    0.000 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/Y (BUF_X2_A7TULL)    0.770    0.607 z    3.831 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n171 (net)    20    0.000    3.831 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/A (INV_X1_A7TULL)    0.770    0.000 z    3.831 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/Y (INV_X1_A7TULL)    0.406    0.412 z    4.244 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n186 (net)     6    0.000    4.244 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U212/B0 (OAI21_X1_A7TULL)    0.406    0.000 z    4.244 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U212/Y (OAI21_X1_A7TULL)    0.243    0.191 z    4.435 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n36 (net)     1    0.000    4.435 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U213/B0 (AOI31_X1_A7TULL)    0.243    0.000 z    4.435 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U213/Y (AOI31_X1_A7TULL)    0.258    0.128 z    4.562 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n38 (net)     1    0.000    4.562 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U214/B (NOR3B_X1_A7TULL)    0.258    0.000 z    4.562 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U214/Y (NOR3B_X1_A7TULL)    0.333    0.327 z    4.889 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n415 (net)     1    0.000    4.889 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_1)    0.000 z    4.889 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.000    4.889 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.333    0.000 z    4.889 r
  data arrival time                                                           4.889

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.454     20.746
  data required time                                                         20.746
  ------------------------------------------------------------------------------------
  data required time                                                         20.746
  data arrival time                                                          -4.889
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.857


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/A (AND3_X2_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/Y (AND3_X2_A7TULL)    0.188    0.401 z    3.138 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n31 (net)     3      0.000      3.138 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/A (NAND2_X1_A7TULL)    0.188    0.000 z    3.138 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/Y (NAND2_X1_A7TULL)    0.249    0.220 z    3.358 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n104 (net)     3     0.000      3.358 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/B (NOR2_X1_A7TULL)    0.249    0.000 z    3.358 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/Y (NOR2_X1_A7TULL)    0.604    0.461 z    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.000    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U222/A (NAND2_X1_A7TULL)    0.604    0.000 z    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U222/Y (NAND2_X1_A7TULL)    0.282    0.277 z    4.096 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n107 (net)     2     0.000      4.096 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U223/A (INV_X1_A7TULL)    0.282    0.000 z    4.096 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U223/Y (INV_X1_A7TULL)    0.197    0.206 z    4.303 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n110 (net)     3     0.000      4.303 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U225/B (NAND3_X1_A7TULL)    0.197    0.000 z    4.303 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U225/Y (NAND3_X1_A7TULL)    0.432    0.337 z    4.640 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n1380 (net)     3    0.000      4.640 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U259/A (INV_X1_A7TULL)    0.432    0.000 z    4.640 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U259/Y (INV_X1_A7TULL)    0.203    0.219 z    4.859 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n343 (net)     2     0.000      4.859 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_7)    0.000 z    4.859 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.000    4.859 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.203    0.000 z    4.859 r
  data arrival time                                                           4.859

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.417     20.783
  data required time                                                         20.783
  ------------------------------------------------------------------------------------
  data required time                                                         20.783
  data arrival time                                                          -4.859
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.924


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/A (AND3_X2_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/Y (AND3_X2_A7TULL)    0.188    0.401 z    3.138 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n31 (net)     3      0.000      3.138 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/A (NAND2_X1_A7TULL)    0.188    0.000 z    3.138 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/Y (NAND2_X1_A7TULL)    0.249    0.220 z    3.358 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n104 (net)     3     0.000      3.358 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/B (NOR2_X1_A7TULL)    0.249    0.000 z    3.358 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/Y (NOR2_X1_A7TULL)    0.605    0.461 z    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.000    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U198/A (NAND2_X1_A7TULL)    0.605    0.000 z    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U198/Y (NAND2_X1_A7TULL)    0.282    0.277 z    4.096 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n107 (net)     2     0.000      4.096 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U199/A (INV_X1_A7TULL)    0.282    0.000 z    4.096 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U199/Y (INV_X1_A7TULL)    0.197    0.207 z    4.303 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n110 (net)     3     0.000      4.303 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U201/B (NAND3_X1_A7TULL)    0.197    0.000 z    4.303 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U201/Y (NAND3_X1_A7TULL)    0.391    0.315 z    4.618 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n1380 (net)     3    0.000      4.618 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U259/A (INV_X1_A7TULL)    0.391    0.000 z    4.618 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U259/Y (INV_X1_A7TULL)    0.184    0.199 z    4.817 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n343 (net)     2     0.000      4.817 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_9)    0.000 z    4.817 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.000    4.817 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.184    0.000 z    4.817 r
  data arrival time                                                           4.817

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.412     20.788
  data required time                                                         20.788
  ------------------------------------------------------------------------------------
  data required time                                                         20.788
  data arrival time                                                          -4.817
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.972


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/A (AND3_X2_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/Y (AND3_X2_A7TULL)    0.173    0.390 z    3.127 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n31 (net)     3      0.000      3.127 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/A (NAND2_X1_A7TULL)    0.173    0.000 z    3.127 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/Y (NAND2_X1_A7TULL)    0.248    0.216 z    3.343 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n104 (net)     3     0.000      3.343 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/B (NOR2_X1_A7TULL)    0.248    0.000 z    3.343 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/Y (NOR2_X1_A7TULL)    0.605    0.461 z    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_inc (net)     6    0.000    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U198/A (NAND2_X1_A7TULL)    0.605    0.000 z    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U198/Y (NAND2_X1_A7TULL)    0.282    0.277 z    4.081 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n107 (net)     2     0.000      4.081 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U199/A (INV_X1_A7TULL)    0.282    0.000 z    4.081 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U199/Y (INV_X1_A7TULL)    0.197    0.207 z    4.288 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n110 (net)     3     0.000      4.288 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U201/B (NAND3_X1_A7TULL)    0.197    0.000 z    4.288 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U201/Y (NAND3_X1_A7TULL)    0.398    0.315 z    4.603 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n1380 (net)     3    0.000      4.603 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U259/A (INV_X1_A7TULL)    0.398    0.000 z    4.603 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U259/Y (INV_X1_A7TULL)    0.194    0.210 z    4.812 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n343 (net)     2     0.000      4.812 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_11)    0.000 z    4.812 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.000    4.812 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.194    0.000 z    4.812 r
  data arrival time                                                           4.812

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.414     20.786
  data required time                                                         20.786
  ------------------------------------------------------------------------------------
  data required time                                                         20.786
  data arrival time                                                          -4.812
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.973


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.140    0.625 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     2    0.000    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/A (INV_X1_A7TULL)    0.140    0.000 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/Y (INV_X1_A7TULL)    0.415    0.296 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n1 (net)     2    0.000    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/A1N (OAI2BB2_X8_A7TULL)    0.415    0.000 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/Y (OAI2BB2_X8_A7TULL)    0.190    0.303 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n2 (net)     2    0.000    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/A (BUF_X2_A7TULL)    0.190    0.000 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/Y (BUF_X2_A7TULL)    0.522    0.465 z    3.689 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n186 (net)    15    0.000    3.689 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/A (INV_X1_A7TULL)    0.522    0.000 z    3.689 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/Y (INV_X1_A7TULL)    0.294    0.305 z    3.994 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n190 (net)     4    0.000    3.994 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U212/B0 (OAI21_X1_A7TULL)    0.294    0.000 z    3.994 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U212/Y (OAI21_X1_A7TULL)    0.243    0.164 z    4.158 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n36 (net)     1    0.000    4.158 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U213/B0 (AOI31_X1_A7TULL)    0.243    0.000 z    4.158 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U213/Y (AOI31_X1_A7TULL)    0.258    0.128 z    4.286 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n38 (net)     1    0.000    4.286 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U214/B (NOR3B_X1_A7TULL)    0.258    0.000 z    4.286 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U214/Y (NOR3B_X1_A7TULL)    0.333    0.327 z    4.612 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n415 (net)     1    0.000    4.612 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_3)    0.000 z    4.612 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.000    4.612 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.333    0.000 z    4.612 r
  data arrival time                                                           4.612

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.454     20.746
  data required time                                                         20.746
  ------------------------------------------------------------------------------------
  data required time                                                         20.746
  data arrival time                                                          -4.612
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.134


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.140    0.625 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t (net)     2    0.000    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/A (INV_X1_A7TULL)    0.140    0.000 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U126/Y (INV_X1_A7TULL)    0.415    0.296 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n1 (net)     2    0.000    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/A1N (OAI2BB2_X8_A7TULL)    0.415    0.000 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U127/Y (OAI2BB2_X8_A7TULL)    0.196    0.303 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n2 (net)     2    0.000    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/A (BUF_X2_A7TULL)    0.196    0.000 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U133/Y (BUF_X2_A7TULL)    0.770    0.607 z    3.831 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n171 (net)    20    0.000    3.831 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/A (INV_X1_A7TULL)    0.770    0.000 z    3.831 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U147/Y (INV_X1_A7TULL)    0.406    0.412 z    4.244 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n186 (net)     6    0.000    4.244 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U209/B (NAND2B_X1_A7TULL)    0.406    0.000 z    4.244 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U209/Y (NAND2B_X1_A7TULL)    0.204    0.229 z    4.472 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/N139 (net)     2    0.000    4.472 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_0)    0.000 z    4.472 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/EN (net)    0.000    4.472 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.204    0.000 z    4.472 r
  data arrival time                                                           4.472

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.417     20.783
  data required time                                                         20.783
  ------------------------------------------------------------------------------------
  data required time                                                         20.783
  data arrival time                                                          -4.472
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.311


  Startpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/Q (SDFFRQ_X1_A7TULL)    0.359    0.723 z    2.723 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w (net)     2    0.000    2.723 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/A (INV_X1_A7TULL)    0.359    0.000 z    2.723 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/Y (INV_X1_A7TULL)    0.311    0.302 z    3.025 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n1 (net)     2    0.000    3.025 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/A1N (OAI2BB2_X8_A7TULL)    0.311    0.000 z    3.025 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/Y (OAI2BB2_X8_A7TULL)    0.153    0.340 z    3.365 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n5 (net)     3    0.000    3.365 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U92/B (NOR2_X1_A7TULL)    0.153    0.000 z    3.365 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U92/Y (NOR2_X1_A7TULL)    0.279    0.246 z    3.611 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n28 (net)     2    0.000    3.611 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U94/A (NAND2_X1_A7TULL)    0.279    0.000 z    3.611 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U94/Y (NAND2_X1_A7TULL)    0.199    0.203 z    3.815 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n10 (net)     2    0.000    3.815 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U96/A1 (OAI31_X1_A7TULL)    0.199    0.000 z    3.815 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U96/Y (OAI31_X1_A7TULL)    0.451    0.409 z    4.223 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n4 (net)     1    0.000    4.223 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U77/A (INV_X2_A7TULL)    0.451    0.000 z    4.223 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U77/Y (INV_X2_A7TULL)    0.113    0.105 z    4.328 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n284 (net)     1    0.000    4.328 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_5)    0.000 z    4.328 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/EN (net)    0.000    4.328 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.113    0.000 z    4.328 f
  data arrival time                                                           4.328

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.459     20.741
  data required time                                                         20.741
  ------------------------------------------------------------------------------------
  data required time                                                         20.741
  data arrival time                                                          -4.328
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.413


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg/Q (SDFFRQ_X1_A7TULL)    0.140    0.625 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     2    0.000    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/A (INV_X1_A7TULL)    0.140    0.000 z    2.625 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U126/Y (INV_X1_A7TULL)    0.415    0.296 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n1 (net)     2    0.000    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/A1N (OAI2BB2_X8_A7TULL)    0.415    0.000 z    2.921 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U127/Y (OAI2BB2_X8_A7TULL)    0.190    0.303 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n2 (net)     2    0.000    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/A (BUF_X2_A7TULL)    0.190    0.000 z    3.224 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U147/Y (BUF_X2_A7TULL)    0.522    0.465 z    3.689 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n186 (net)    15    0.000    3.689 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/A (INV_X1_A7TULL)    0.522    0.000 z    3.689 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U148/Y (INV_X1_A7TULL)    0.294    0.305 z    3.994 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n190 (net)     4    0.000    3.994 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U209/B (NAND2B_X1_A7TULL)    0.294    0.000 z    3.994 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U209/Y (NAND2B_X1_A7TULL)    0.173    0.195 z    4.189 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/N139 (net)     2    0.000    4.189 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_2)    0.000 z    4.189 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/EN (net)    0.000    4.189 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.173    0.000 z    4.189 r
  data arrival time                                                           4.189

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.408     20.792
  data required time                                                         20.792
  ------------------------------------------------------------------------------------
  data required time                                                         20.792
  data arrival time                                                          -4.189
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.602


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/A (AND3_X2_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U181/Y (AND3_X2_A7TULL)    0.188    0.401 z    3.138 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n31 (net)     3      0.000      3.138 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/A (NAND2_X1_A7TULL)    0.188    0.000 z    3.138 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U182/Y (NAND2_X1_A7TULL)    0.249    0.220 z    3.358 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n104 (net)     3     0.000      3.358 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/B (NOR2_X1_A7TULL)    0.249    0.000 z    3.358 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U197/Y (NOR2_X1_A7TULL)    0.605    0.461 z    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.000    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_8)    0.000 z    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/EN (net)    0.000    3.819 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.605    0.000 z    3.819 r
  data arrival time                                                           3.819

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -3.819
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.866


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/A (AND3_X2_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U205/Y (AND3_X2_A7TULL)    0.188    0.401 z    3.138 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n31 (net)     3      0.000      3.138 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/A (NAND2_X1_A7TULL)    0.188    0.000 z    3.138 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U206/Y (NAND2_X1_A7TULL)    0.249    0.220 z    3.358 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n104 (net)     3     0.000      3.358 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/B (NOR2_X1_A7TULL)    0.249    0.000 z    3.358 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U221/Y (NOR2_X1_A7TULL)    0.604    0.461 z    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.000    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_6)    0.000 z    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/EN (net)    0.000    3.819 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.604    0.000 z    3.819 r
  data arrival time                                                           3.819

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -3.819
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.866


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.382    0.737 z    2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8     0.000      2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/A (AND3_X2_A7TULL)    0.382    0.000 z    2.737 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U181/Y (AND3_X2_A7TULL)    0.173    0.390 z    3.127 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n31 (net)     3      0.000      3.127 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/A (NAND2_X1_A7TULL)    0.173    0.000 z    3.127 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U182/Y (NAND2_X1_A7TULL)    0.248    0.216 z    3.343 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n104 (net)     3     0.000      3.343 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/B (NOR2_X1_A7TULL)    0.248    0.000 z    3.343 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U197/Y (NOR2_X1_A7TULL)    0.605    0.461 z    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_inc (net)     6    0.000    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_10)    0.000 z    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/EN (net)    0.000    3.804 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.605    0.000 z    3.804 r
  data arrival time                                                           3.804

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -3.804
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.881


  Startpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg/Q (SDFFRQ_X1_A7TULL)    0.280    0.730 z    2.730 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w (net)     2    0.000    2.730 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/A (INV_X1_A7TULL)    0.280    0.000 z    2.730 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U81/Y (INV_X1_A7TULL)    0.419    0.349 z    3.078 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n1 (net)     2    0.000    3.078 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/A1N (OAI2BB2_X8_A7TULL)    0.419    0.000 z    3.078 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U82/Y (OAI2BB2_X8_A7TULL)    0.251    0.324 z    3.402 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n5 (net)     3    0.000    3.402 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U83/A (INV_X1_A7TULL)    0.251    0.000 z    3.402 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U83/Y (INV_X1_A7TULL)    0.163    0.174 z    3.576 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n13 (net)     3    0.000    3.576 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U84/B0 (OAI31_X2_A7TULL)    0.163    0.000 z    3.576 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U84/Y (OAI31_X2_A7TULL)    0.725    0.190 z    3.766 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n188 (net)     4    0.000    3.766 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_dualtimers_frc_4)    0.000 z    3.766 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/EN (net)    0.000    3.766 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.725    0.000 z    3.766 r
  data arrival time                                                           3.766

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.527     20.673
  data required time                                                         20.673
  ------------------------------------------------------------------------------------
  data required time                                                         20.673
  data arrival time                                                          -3.766
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.907


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_
              (rising edge-triggered flip-flop clocked by PCLKG)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                          0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.292    0.738 z    2.738 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl[1] (net)     6    0.000    2.738 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U169/A (NOR2_X1_A7TULL)    0.292    0.000 z    2.738 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U169/Y (NOR2_X1_A7TULL)    0.299    0.274 z    3.012 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n40 (net)     2      0.000      3.012 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U236/A (NAND2_X1_A7TULL)    0.299    0.000 z    3.012 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U236/Y (NAND2_X1_A7TULL)    0.156    0.168 z    3.180 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N138 (net)     1     0.000      3.180 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_3)    0.000 z    3.180 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.000    3.180 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch/E (TLATNTSCA_X8_A7TULL)    0.156    0.000 z    3.180 f
  data arrival time                                                           3.180

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.472     20.728
  data required time                                                         20.728
  ------------------------------------------------------------------------------------
  data required time                                                         20.728
  data arrival time                                                          -3.180
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.548


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_
              (rising edge-triggered flip-flop clocked by PCLKG)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                          0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.278    0.728 z    2.728 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl[1] (net)     6    0.000    2.728 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U169/A (NOR2_X1_A7TULL)    0.278    0.000 z    2.728 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U169/Y (NOR2_X1_A7TULL)    0.297    0.269 z    2.998 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n40 (net)     2      0.000      2.998 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U236/A (NAND2_X1_A7TULL)    0.297    0.000 z    2.998 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U236/Y (NAND2_X1_A7TULL)    0.155    0.168 z    3.165 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N138 (net)     1     0.000      3.165 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_1)    0.000 z    3.165 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.000    3.165 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch/E (TLATNTSCA_X8_A7TULL)    0.155    0.000 z    3.165 f
  data arrival time                                                           3.165

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.472     20.728
  data required time                                                         20.728
  ------------------------------------------------------------------------------------
  data required time                                                         20.728
  data arrival time                                                          -3.165
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.563


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_
              (rising edge-triggered flip-flop clocked by PCLKG)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                          0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.278    0.728 z    2.728 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl[1] (net)     6    0.000    2.728 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U169/A (NOR2_X1_A7TULL)    0.278    0.000 z    2.728 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U169/Y (NOR2_X1_A7TULL)    0.297    0.269 z    2.998 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n40 (net)     2      0.000      2.998 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U236/A (NAND2_X1_A7TULL)    0.297    0.000 z    2.998 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U236/Y (NAND2_X1_A7TULL)    0.155    0.168 z    3.165 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N138 (net)     1     0.000      3.165 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_5)    0.000 z    3.165 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.000    3.165 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch/E (TLATNTSCA_X8_A7TULL)    0.155    0.000 z    3.165 f
  data arrival time                                                           3.165

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.472     20.728
  data required time                                                         20.728
  ------------------------------------------------------------------------------------
  data required time                                                         20.728
  data arrival time                                                          -3.165
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.563


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.296    0.740 z    2.740 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n358 (net)     8     0.000      2.740 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_2_0_4_0)    0.000 z    2.740 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.000    2.740 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.296    0.000 z    2.740 f
  data arrival time                                                           2.740

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -2.740
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.946


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.296    0.740 z    2.740 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n358 (net)     8     0.000      2.740 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_1_0_4_0)    0.000 z    2.740 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.000    2.740 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.296    0.000 z    2.740 f
  data arrival time                                                           2.740

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -2.740
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.946


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg/Q (SDFFRQ_X1_A7TULL)    0.296    0.740 z    2.740 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n357 (net)     8     0.000      2.740 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_uart_0_0_4_0)    0.000 z    2.740 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.000    2.740 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.296    0.000 z    2.740 f
  data arrival time                                                           2.740

  clock PCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.514     20.686
  data required time                                                         20.686
  ------------------------------------------------------------------------------------
  data required time                                                         20.686
  data arrival time                                                          -2.740
  ------------------------------------------------------------------------------------
  slack (MET)                                                                17.946


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.530    0.888 z    2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (net)    17               0.000      2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.888 f
  u_apb_subsystem/n[23] (net)                                      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_10_ (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_10_ (net)      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/D (OR4_X1_A7TULL)    0.530    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/Y (OR4_X1_A7TULL)    0.219    0.930 z    3.818 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n3 (net)     1       0.000      3.818 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/D (NOR4_X1_A7TULL)    0.219    0.000 z    3.818 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/Y (NOR4_X1_A7TULL)    0.665    0.593 z    4.411 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n69 (net)     3      0.000      4.411 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/A (INV_X1_A7TULL)    0.665    0.000 z    4.411 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/Y (INV_X1_A7TULL)    0.387    0.394 z    4.805 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n50 (net)     6      0.000      4.805 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U135/A (NOR4_X1_A7TULL)    0.387    0.000 z    4.805 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U135/Y (NOR4_X1_A7TULL)    1.654    1.059 z    5.864 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n51 (net)     9      0.000      5.864 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U218/B (NAND2_X1_A7TULL)    1.654    0.000 z    5.864 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U218/Y (NAND2_X1_A7TULL)    0.392    0.365 z    6.229 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n61 (net)     2      0.000      6.229 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U260/A (INV_X1_A7TULL)    0.392    0.000 z    6.229 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U260/Y (INV_X1_A7TULL)    0.215    0.230 z    6.459 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n352 (net)     3     0.000      6.459 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_13)    0.000 z    6.459 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (net)    0.000    6.459 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.215    0.000 z    6.459 r
  data arrival time                                                           6.459

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.420     20.780
  data required time                                                         20.780
  ------------------------------------------------------------------------------------
  data required time                                                         20.780
  data arrival time                                                          -6.459
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.320


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.530    0.888 z    2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (net)    17               0.000      2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.888 f
  u_apb_subsystem/n[23] (net)                                      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_10_ (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_10_ (net)      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/D (OR4_X1_A7TULL)    0.530    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/Y (OR4_X1_A7TULL)    0.219    0.930 z    3.818 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n3 (net)     1       0.000      3.818 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/D (NOR4_X1_A7TULL)    0.219    0.000 z    3.818 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/Y (NOR4_X1_A7TULL)    0.665    0.593 z    4.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n69 (net)     3      0.000      4.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/A (INV_X1_A7TULL)    0.665    0.000 z    4.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/Y (INV_X1_A7TULL)    0.363    0.370 z    4.781 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n50 (net)     6      0.000      4.781 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U135/A (NOR4_X1_A7TULL)    0.363    0.000 z    4.781 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U135/Y (NOR4_X1_A7TULL)    1.654    1.053 z    5.833 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n51 (net)     9      0.000      5.833 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U194/B (NAND2_X1_A7TULL)    1.654    0.000 z    5.833 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U194/Y (NAND2_X1_A7TULL)    0.392    0.365 z    6.198 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n61 (net)     2      0.000      6.198 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U260/A (INV_X1_A7TULL)    0.392    0.000 z    6.198 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U260/Y (INV_X1_A7TULL)    0.215    0.230 z    6.429 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n352 (net)     3     0.000      6.429 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_10)    0.000 z    6.429 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (net)    0.000    6.429 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.215    0.000 z    6.429 r
  data arrival time                                                           6.429

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.420     20.780
  data required time                                                         20.780
  ------------------------------------------------------------------------------------
  data required time                                                         20.780
  data arrival time                                                          -6.429
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.351


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)    1.227    0.977 z    5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23                0.000      5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.400 r
  u_apb_subsystem/uart2_psel (net)                                 0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)           0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/B (NAND2B_X1_A7TULL)    1.227    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/Y (NAND2B_X1_A7TULL)    0.386    0.375 z    5.775 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n60 (net)     3      0.000      5.775 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U193/A (INV_X1_A7TULL)    0.386    0.000 z    5.775 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U193/Y (INV_X1_A7TULL)    0.192    0.209 z    5.984 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n70 (net)     2      0.000      5.984 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U194/A (NAND2_X1_A7TULL)    0.192    0.000 z    5.984 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U194/Y (NAND2_X1_A7TULL)    0.376    0.185 z    6.169 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n61 (net)     2      0.000      6.169 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U260/A (INV_X1_A7TULL)    0.376    0.000 z    6.169 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U260/Y (INV_X1_A7TULL)    0.210    0.226 z    6.395 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n352 (net)     3     0.000      6.395 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_7)    0.000 z    6.395 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (net)    0.000    6.395 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.210    0.000 z    6.395 r
  data arrival time                                                           6.395

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.419     20.781
  data required time                                                         20.781
  ------------------------------------------------------------------------------------
  data required time                                                         20.781
  data arrival time                                                          -6.395
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.386


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.530    0.888 z    2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (net)    17               0.000      2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.888 f
  u_apb_subsystem/n[23] (net)                                      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_10_ (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_10_ (net)      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/D (OR4_X1_A7TULL)    0.530    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U132/Y (OR4_X1_A7TULL)    0.219    0.930 z    3.818 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n3 (net)     1       0.000      3.818 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/D (NOR4_X1_A7TULL)    0.219    0.000 z    3.818 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U133/Y (NOR4_X1_A7TULL)    0.665    0.593 z    4.411 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n69 (net)     3      0.000      4.411 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/A (INV_X1_A7TULL)    0.665    0.000 z    4.411 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U134/Y (INV_X1_A7TULL)    0.387    0.394 z    4.805 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n50 (net)     6      0.000      4.805 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U136/B (NOR4_X1_A7TULL)    0.387    0.000 z    4.805 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U136/Y (NOR4_X1_A7TULL)    1.174    0.856 z    5.661 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n42 (net)     7      0.000      5.661 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U153/A (INV_X1_A7TULL)    1.174    0.000 z    5.661 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U153/Y (INV_X1_A7TULL)    0.387    0.364 z    6.025 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n59 (net)     4      0.000      6.025 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U258/B (NOR2_X1_A7TULL)    0.387    0.000 z    6.025 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U258/Y (NOR2_X1_A7TULL)    0.295    0.296 z    6.320 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n354 (net)     2     0.000      6.320 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_11)    0.000 z    6.320 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (net)    0.000    6.320 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.295    0.000 z    6.320 r
  data arrival time                                                           6.320

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.443     20.757
  data required time                                                         20.757
  ------------------------------------------------------------------------------------
  data required time                                                         20.757
  data arrival time                                                          -6.320
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.437


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.530    0.888 z    2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (net)    17               0.000      2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.888 f
  u_apb_subsystem/n[23] (net)                                      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_10_ (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_10_ (net)      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/D (OR4_X1_A7TULL)    0.530    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U132/Y (OR4_X1_A7TULL)    0.219    0.930 z    3.818 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n3 (net)     1       0.000      3.818 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/D (NOR4_X1_A7TULL)    0.219    0.000 z    3.818 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U133/Y (NOR4_X1_A7TULL)    0.665    0.593 z    4.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n69 (net)     3      0.000      4.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/A (INV_X1_A7TULL)    0.665    0.000 z    4.411 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U134/Y (INV_X1_A7TULL)    0.363    0.370 z    4.781 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n50 (net)     6      0.000      4.781 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U136/B (NOR4_X1_A7TULL)    0.363    0.000 z    4.781 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U136/Y (NOR4_X1_A7TULL)    1.174    0.850 z    5.631 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n42 (net)     7      0.000      5.631 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U153/A (INV_X1_A7TULL)    1.174    0.000 z    5.631 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U153/Y (INV_X1_A7TULL)    0.405    0.384 z    6.015 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n59 (net)     4      0.000      6.015 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U258/B (NOR2_X1_A7TULL)    0.405    0.000 z    6.015 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U258/Y (NOR2_X1_A7TULL)    0.293    0.300 z    6.315 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n354 (net)     2     0.000      6.315 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_8)    0.000 z    6.315 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (net)    0.000    6.315 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.293    0.000 z    6.315 r
  data arrival time                                                           6.315

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.443     20.757
  data required time                                                         20.757
  ------------------------------------------------------------------------------------
  data required time                                                         20.757
  data arrival time                                                          -6.315
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.442


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_/Q (SDFFRQ_X1_A7TULL)    0.530    0.888 z    2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (net)    17               0.000      2.888 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[10] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.888 f
  u_apb_subsystem/n[23] (net)                                      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PADDR_10_ (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PADDR_10_ (net)      0.000      2.888 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U132/D (OR4_X1_A7TULL)    0.530    0.000 z    2.888 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U132/Y (OR4_X1_A7TULL)    0.219    0.930 z    3.818 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n3 (net)     1       0.000      3.818 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U133/D (NOR4_X1_A7TULL)    0.219    0.000 z    3.818 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U133/Y (NOR4_X1_A7TULL)    0.665    0.593 z    4.411 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n69 (net)     3      0.000      4.411 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U134/A (INV_X1_A7TULL)    0.665    0.000 z    4.411 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U134/Y (INV_X1_A7TULL)    0.360    0.367 z    4.778 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n50 (net)     6      0.000      4.778 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U136/B (NOR4_X1_A7TULL)    0.360    0.000 z    4.778 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U136/Y (NOR4_X1_A7TULL)    1.174    0.850 z    5.628 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n42 (net)     7      0.000      5.628 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U153/A (INV_X1_A7TULL)    1.174    0.000 z    5.628 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U153/Y (INV_X1_A7TULL)    0.387    0.364 z    5.991 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n59 (net)     4      0.000      5.991 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U258/B (NOR2_X1_A7TULL)    0.387    0.000 z    5.991 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U258/Y (NOR2_X1_A7TULL)    0.293    0.296 z    6.287 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n354 (net)     2     0.000      6.287 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_5)    0.000 z    6.287 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (net)    0.000    6.287 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.293    0.000 z    6.287 r
  data arrival time                                                           6.287

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.442     20.758
  data required time                                                         20.758
  ------------------------------------------------------------------------------------
  data required time                                                         20.758
  data arrival time                                                          -6.287
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.471


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U61/C (NOR3_X4_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U61/Y (NOR3_X4_A7TULL)    1.303    1.013 z    5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23                0.000      5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.400 r
  u_apb_subsystem/uart0_psel (net)                                 0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)           0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U216/B (NAND2B_X1_A7TULL)    1.303    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U216/Y (NAND2B_X1_A7TULL)    0.397    0.383 z    5.784 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n60 (net)     3      0.000      5.784 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U257/A (NOR2_X1_A7TULL)    0.397    0.000 z    5.784 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/U257/Y (NOR2_X1_A7TULL)    0.237    0.242 z    6.026 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/n353 (net)     1     0.000      6.026 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_12)    0.000 z    6.026 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/EN (net)    0.000    6.026 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.237    0.000 z    6.026 r
  data arrival time                                                           6.026

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.427     20.773
  data required time                                                         20.773
  ------------------------------------------------------------------------------------
  data required time                                                         20.773
  data arrival time                                                          -6.026
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.748


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)    1.227    0.977 z    5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23                0.000      5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.400 r
  u_apb_subsystem/uart2_psel (net)                                 0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)           0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/B (NAND2B_X1_A7TULL)    1.227    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U192/Y (NAND2B_X1_A7TULL)    0.386    0.375 z    5.775 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n60 (net)     3      0.000      5.775 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U257/A (NOR2_X1_A7TULL)    0.386    0.000 z    5.775 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/U257/Y (NOR2_X1_A7TULL)    0.235    0.239 z    6.014 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/n353 (net)     1     0.000      6.014 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_6)    0.000 z    6.014 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/EN (net)    0.000    6.014 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.235    0.000 z    6.014 r
  data arrival time                                                           6.014

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.426     20.774
  data required time                                                         20.774
  ------------------------------------------------------------------------------------
  data required time                                                         20.774
  data arrival time                                                          -6.014
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.761


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)    0.295    0.339 z    4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.762 r
  u_apb_subsystem/n66 (net)                                        0.000      4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.295    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.190    0.199 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.190    0.000 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.350    0.271 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_1)    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_X1_A7TULL)    0.350    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_X1_A7TULL)    0.502    0.447 z    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.000    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U216/AN (NOR2B_X1_A7TULL)    0.502    0.000 z    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U216/Y (NOR2B_X1_A7TULL)    0.226    0.329 z    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n425 (net)     1    0.000    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_15)    0.000 z    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (net)    0.000    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.226    0.000 z    6.008 r
  data arrival time                                                           6.008

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.424     20.776
  data required time                                                         20.776
  ------------------------------------------------------------------------------------
  data required time                                                         20.776
  data arrival time                                                          -6.008
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.769


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)    0.295    0.339 z    4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.762 r
  u_apb_subsystem/n66 (net)                                        0.000      4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.295    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.190    0.199 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/A (NOR2_X1_A7TULL)    0.190    0.000 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/Y (NOR2_X1_A7TULL)    0.342    0.271 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_0)    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/AN (NOR3B_X1_A7TULL)    0.342    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/Y (NOR3B_X1_A7TULL)    0.502    0.446 z    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n57 (net)     3    0.000    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U216/AN (NOR2B_X1_A7TULL)    0.502    0.000 z    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U216/Y (NOR2B_X1_A7TULL)    0.226    0.329 z    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n425 (net)     1    0.000    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_18)    0.000 z    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/EN (net)    0.000    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.226    0.000 z    6.006 r
  data arrival time                                                           6.006

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.424     20.776
  data required time                                                         20.776
  ------------------------------------------------------------------------------------
  data required time                                                         20.776
  data arrival time                                                          -6.006
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.770


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)    0.295    0.339 z    4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.762 r
  u_apb_subsystem/n66 (net)                                        0.000      4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.295    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.190    0.199 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.190    0.000 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.350    0.271 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_1)    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_X1_A7TULL)    0.350    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_X1_A7TULL)    0.502    0.447 z    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.000    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U217/AN (NOR2B_X1_A7TULL)    0.502    0.000 z    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U217/Y (NOR2B_X1_A7TULL)    0.220    0.329 z    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n423 (net)     1    0.000    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_17)    0.000 z    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (net)    0.000    6.008 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.220    0.000 z    6.008 r
  data arrival time                                                           6.008

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.422     20.778
  data required time                                                         20.778
  ------------------------------------------------------------------------------------
  data required time                                                         20.778
  data arrival time                                                          -6.008
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.771


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)    0.295    0.339 z    4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.762 r
  u_apb_subsystem/n66 (net)                                        0.000      4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.295    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.190    0.199 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/A (NOR2_X1_A7TULL)    0.190    0.000 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/Y (NOR2_X1_A7TULL)    0.342    0.271 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_0)    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/AN (NOR3B_X1_A7TULL)    0.342    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/Y (NOR3B_X1_A7TULL)    0.502    0.446 z    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n57 (net)     3    0.000    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U217/AN (NOR2B_X1_A7TULL)    0.502    0.000 z    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U217/Y (NOR2B_X1_A7TULL)    0.220    0.329 z    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n423 (net)     1    0.000    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_20)    0.000 z    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/EN (net)    0.000    6.006 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.220    0.000 z    6.006 r
  data arrival time                                                           6.006

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.422     20.778
  data required time                                                         20.778
  ------------------------------------------------------------------------------------
  data required time                                                         20.778
  data arrival time                                                          -6.006
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.772


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U58/C (NOR3_X4_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U58/Y (NOR3_X4_A7TULL)    1.245    0.979 z    5.367 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23                0.000      5.367 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.367 r
  u_apb_subsystem/uart1_psel (net)                                 0.000      5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000 z    5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)           0.000      5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/B (NAND2B_X1_A7TULL)    1.245    0.000 z    5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U192/Y (NAND2B_X1_A7TULL)    0.389    0.377 z    5.744 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n60 (net)     3      0.000      5.744 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U257/A (NOR2_X1_A7TULL)    0.389    0.000 z    5.744 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/U257/Y (NOR2_X1_A7TULL)    0.235    0.240 z    5.983 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/n353 (net)     1     0.000      5.983 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_9)    0.000 z    5.983 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/EN (net)    0.000    5.983 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.235    0.000 z    5.983 r
  data arrival time                                                           5.983

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.426     20.774
  data required time                                                         20.774
  ------------------------------------------------------------------------------------
  data required time                                                         20.774
  data arrival time                                                          -5.983
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.790


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)    0.295    0.339 z    4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.762 r
  u_apb_subsystem/n66 (net)                                        0.000      4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.295    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.190    0.199 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/A (NOR2_X1_A7TULL)    0.190    0.000 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U118/Y (NOR2_X1_A7TULL)    0.350    0.271 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_1)    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/AN (NOR3B_X1_A7TULL)    0.350    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U215/Y (NOR3B_X1_A7TULL)    0.502    0.447 z    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n57 (net)     3    0.000    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U248/B (AND2_X2_A7TULL)    0.502    0.000 z    5.679 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/U248/Y (AND2_X2_A7TULL)    0.127    0.330 z    6.009 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/n424 (net)     2    0.000    6.009 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_16)    0.000 z    6.009 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (net)    0.000    6.009 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.127    0.000 z    6.009 r
  data arrival time                                                           6.009

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.396     20.804
  data required time                                                         20.804
  ------------------------------------------------------------------------------------
  data required time                                                         20.804
  data arrival time                                                          -6.009
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.796


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/B (NOR2_X3_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U20/Y (NOR2_X3_A7TULL)    0.295    0.339 z    4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3                0.000      4.762 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.762 r
  u_apb_subsystem/n66 (net)                                        0.000      4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (cmsdk_mcu_system_cmsdk_apb_dualtimers_0)    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.000    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/A (INV_X1_A7TULL)    0.295    0.000 z    4.762 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U50/Y (INV_X1_A7TULL)    0.190    0.199 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/n103 (net)     4    0.000    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/A (NOR2_X1_A7TULL)    0.190    0.000 z    4.961 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/U84/Y (NOR2_X1_A7TULL)    0.342    0.271 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (cmsdk_mcu_system_cmsdk_apb_dualtimers_frc_0)    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.000    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/AN (NOR3B_X1_A7TULL)    0.342    0.000 z    5.232 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U215/Y (NOR3B_X1_A7TULL)    0.502    0.446 z    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n57 (net)     3    0.000    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U248/B (AND2_X2_A7TULL)    0.502    0.000 z    5.678 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/U248/Y (AND2_X2_A7TULL)    0.127    0.330 z    6.007 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/n424 (net)     2    0.000    6.007 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_19)    0.000 z    6.007 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/EN (net)    0.000    6.007 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.127    0.000 z    6.007 r
  data arrival time                                                           6.007

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.396     20.804
  data required time                                                         20.804
  ------------------------------------------------------------------------------------
  data required time                                                         20.804
  data arrival time                                                          -6.007
  ------------------------------------------------------------------------------------
  slack (MET)                                                                14.797


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/C (NAND4_X12_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/Y (NAND4_X12_A7TULL)    0.454    0.476 z    4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (net)    14           0.000      4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.229 f
  u_apb_subsystem/n62 (net)                                        0.000      4.229 f
  u_apb_subsystem/U46/A (INV_X2_A7TULL)                  0.454     0.000 z    4.229 f
  u_apb_subsystem/U46/Y (INV_X2_A7TULL)                  0.952     0.720 z    4.950 r
  u_apb_subsystem/n63 (net)                    24                  0.000      4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (net)    0.000     4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/B (NAND4_X4_A7TULL)    0.952    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.535    0.516 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.000    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U51/B (NOR2B_X1_A7TULL)    0.535    0.000 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U51/Y (NOR2B_X1_A7TULL)    0.238    0.282 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n63 (net)     1    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_1)    0.000 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/EN (net)    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch/E (TLATNTSCA_X8_A7TULL)    0.238    0.000 z    5.747 r
  data arrival time                                                           5.747

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.427     20.773
  data required time                                                         20.773
  ------------------------------------------------------------------------------------
  data required time                                                         20.773
  data arrival time                                                          -5.747
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.026


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/C (NAND4_X12_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/Y (NAND4_X12_A7TULL)    0.454    0.476 z    4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (net)    14           0.000      4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.229 f
  u_apb_subsystem/n62 (net)                                        0.000      4.229 f
  u_apb_subsystem/U46/A (INV_X2_A7TULL)                  0.454     0.000 z    4.229 f
  u_apb_subsystem/U46/Y (INV_X2_A7TULL)                  0.952     0.720 z    4.950 r
  u_apb_subsystem/n63 (net)                    24                  0.000      4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (net)    0.000     4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/B (NAND4_X4_A7TULL)    0.952    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.535    0.516 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.000    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U49/B (NOR2B_X1_A7TULL)    0.535    0.000 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U49/Y (NOR2B_X1_A7TULL)    0.238    0.282 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n62 (net)     1    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_2)    0.000 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/EN (net)    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch/E (TLATNTSCA_X8_A7TULL)    0.238    0.000 z    5.747 r
  data arrival time                                                           5.747

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.427     20.773
  data required time                                                         20.773
  ------------------------------------------------------------------------------------
  data required time                                                         20.773
  data arrival time                                                          -5.747
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.026


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/C (NAND4_X12_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/Y (NAND4_X12_A7TULL)    0.454    0.476 z    4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (net)    14           0.000      4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.229 f
  u_apb_subsystem/n62 (net)                                        0.000      4.229 f
  u_apb_subsystem/U46/A (INV_X2_A7TULL)                  0.454     0.000 z    4.229 f
  u_apb_subsystem/U46/Y (INV_X2_A7TULL)                  0.952     0.720 z    4.950 r
  u_apb_subsystem/n63 (net)                    24                  0.000      4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (net)    0.000     4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/B (NAND4_X4_A7TULL)    0.952    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.535    0.516 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.000    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U52/B (NOR2B_X1_A7TULL)    0.535    0.000 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U52/Y (NOR2B_X1_A7TULL)    0.238    0.282 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n61 (net)     1    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_3)    0.000 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/EN (net)    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch/E (TLATNTSCA_X8_A7TULL)    0.238    0.000 z    5.747 r
  data arrival time                                                           5.747

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.427     20.773
  data required time                                                         20.773
  ------------------------------------------------------------------------------------
  data required time                                                         20.773
  data arrival time                                                          -5.747
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.026


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/C (NAND4_X12_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U16/Y (NAND4_X12_A7TULL)    0.454    0.476 z    4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (net)    14           0.000      4.229 f
  u_apb_subsystem/u_apb_slave_mux/PSEL11_BAR (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.229 f
  u_apb_subsystem/n62 (net)                                        0.000      4.229 f
  u_apb_subsystem/U46/A (INV_X2_A7TULL)                  0.454     0.000 z    4.229 f
  u_apb_subsystem/U46/Y (INV_X2_A7TULL)                  0.952     0.720 z    4.950 r
  u_apb_subsystem/n63 (net)                    24                  0.000      4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (cmsdk_mcu_system_cmsdk_apb_test_slave_0)    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PSEL (net)    0.000     4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/B (NAND4_X4_A7TULL)    0.952    0.000 z    4.950 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U48/Y (NAND4_X4_A7TULL)    0.535    0.516 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n9 (net)     5    0.000    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U50/B (NOR2B_X1_A7TULL)    0.535    0.000 z    5.466 f
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/U50/Y (NOR2B_X1_A7TULL)    0.238    0.282 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/n60 (net)     1    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_4)    0.000 z    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (net)    0.000    5.747 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/E (TLATNTSCA_X8_A7TULL)    0.238    0.000 z    5.747 r
  data arrival time                                                           5.747

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.427     20.773
  data required time                                                         20.773
  ------------------------------------------------------------------------------------
  data required time                                                         20.773
  data arrival time                                                          -5.747
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.026


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)    0.325    0.359 z    4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.747 r
  u_apb_subsystem/n68 (net)                                        0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.325    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.253    0.253 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.000     5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.253    0.000 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.409    0.343 z    5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.000      5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U202/AN (NOR2B_X1_A7TULL)    0.409    0.000 z    5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U202/Y (NOR2B_X1_A7TULL)    0.234    0.313 z    5.656 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n283 (net)     1    0.000     5.656 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_21)    0.000 z    5.656 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/EN (net)    0.000    5.656 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.234    0.000 z    5.656 r
  data arrival time                                                           5.656

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.426     20.774
  data required time                                                         20.774
  ------------------------------------------------------------------------------------
  data required time                                                         20.774
  data arrival time                                                          -5.656
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.118


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)    0.325    0.359 z    4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.747 r
  u_apb_subsystem/n68 (net)                                        0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/A (INV_X1_A7TULL)    0.325    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U82/Y (INV_X1_A7TULL)    0.253    0.253 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n116 (net)     4    0.000     5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/B (NOR2_X1_A7TULL)    0.253    0.000 z    5.000 f
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U160/Y (NOR2_X1_A7TULL)    0.409    0.343 z    5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n49 (net)     4    0.000      5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U226/A (AND2_X2_A7TULL)    0.409    0.000 z    5.343 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U226/Y (AND2_X2_A7TULL)    0.110    0.300 z    5.643 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n282 (net)     1    0.000     5.643 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_22)    0.000 z    5.643 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/EN (net)    0.000    5.643 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.110    0.000 z    5.643 r
  data arrival time                                                           5.643

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.391     20.809
  data required time                                                         20.809
  ------------------------------------------------------------------------------------
  data required time                                                         20.809
  data arrival time                                                          -5.643
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.166


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U61/C (NOR3_X4_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U61/Y (NOR3_X4_A7TULL)    1.303    1.013 z    5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23                0.000      5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.400 r
  u_apb_subsystem/uart0_psel (net)                                 0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_1)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)           0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_28)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.000    5.400 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.303    0.000 z    5.400 r
  data arrival time                                                           5.400

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.587     20.613
  data required time                                                         20.613
  ------------------------------------------------------------------------------------
  data required time                                                         20.613
  data arrival time                                                          -5.400
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.213


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/B (NAND3_X1_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U19/Y (NAND3_X1_A7TULL)    0.702    0.670 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/n33 (net)     2                  0.000      4.423 f
  u_apb_subsystem/u_apb_slave_mux/U60/C (NOR3_X4_A7TULL)    0.702    0.000 z    4.423 f
  u_apb_subsystem/u_apb_slave_mux/U60/Y (NOR3_X4_A7TULL)    1.227    0.977 z    5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23                0.000      5.400 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.400 r
  u_apb_subsystem/uart2_psel (net)                                 0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_2)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)           0.000      5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_26)    0.000 z    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.000    5.400 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.227    0.000 z    5.400 r
  data arrival time                                                           5.400

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.579     20.621
  data required time                                                         20.621
  ------------------------------------------------------------------------------------
  data required time                                                         20.621
  data arrival time                                                          -5.400
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.221


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U58/C (NOR3_X4_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U58/Y (NOR3_X4_A7TULL)    1.245    0.979 z    5.367 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23                0.000      5.367 r
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    5.367 r
  u_apb_subsystem/uart1_psel (net)                                 0.000      5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (cmsdk_mcu_system_cmsdk_apb_uart_0)    0.000 z    5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)           0.000      5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_27)    0.000 z    5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.000    5.367 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    1.245    0.000 z    5.367 r
  data arrival time                                                           5.367

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.581     20.619
  data required time                                                         20.619
  ------------------------------------------------------------------------------------
  data required time                                                         20.619
  data arrival time                                                          -5.367
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.252


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U7/AN (NOR4B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U7/Y (NOR4B_X2_A7TULL)    1.110    0.949 z    4.702 r
  u_apb_subsystem/u_apb_slave_mux/PSEL8 (net)     5                0.000      4.702 r
  u_apb_subsystem/u_apb_slave_mux/PSEL8 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.702 r
  u_apb_subsystem/n64 (net)                                        0.000      4.702 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/PSEL (cmsdk_mcu_system_cmsdk_apb_watchdog_0)    0.000 z    4.702 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/PSEL (net)       0.000      4.702 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/U92/A (AND2_X2_A7TULL)    1.110    0.000 z    4.702 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/U92/Y (AND2_X2_A7TULL)    0.162    0.435 z    5.137 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/N29 (net)     2    0.000    5.137 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/frc_sel (cmsdk_mcu_system_cmsdk_apb_watchdog_frc_0)    0.000 z    5.137 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/frc_sel (net)    0.000    5.137 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U125/A (AND4_X4_A7TULL)    0.162    0.000 z    5.137 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/U125/Y (AND4_X4_A7TULL)    0.112    0.273 z    5.410 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/n294 (net)     2    0.000    5.410 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_14)    0.000 z    5.410 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/EN (net)    0.000    5.410 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.112    0.000 z    5.410 r
  data arrival time                                                           5.410

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.391     20.809
  data required time                                                         20.809
  ------------------------------------------------------------------------------------
  data required time                                                         20.809
  data arrival time                                                          -5.410
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.399


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_2_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_2_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_2_/Q (SDFFRQ_X1_A7TULL)    0.126    0.613 z    2.613 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[4] (net)     2                0.000      2.613 f
  u_apb_subsystem/u_ahb_to_apb/PADDR[4] (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.613 f
  u_apb_subsystem/n[29] (net)                                      0.000      2.613 f
  u_apb_subsystem/U41/A (BUF_X2_A7TULL)                  0.126     0.000 z    2.613 f
  u_apb_subsystem/U41/Y (BUF_X2_A7TULL)                  0.373     0.459 z    3.072 f
  u_apb_subsystem/n57 (net)                    22                  0.000      3.072 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PADDR_4_ (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000 z    3.072 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PADDR_4_ (net)     0.000      3.072 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U91/C (NOR4_X1_A7TULL)    0.373    0.000 z    3.072 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U91/Y (NOR4_X1_A7TULL)    0.484    0.485 z    3.556 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n3 (net)     1     0.000      3.556 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U93/A (NAND2_X2_A7TULL)    0.484    0.000 z    3.556 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U93/Y (NAND2_X2_A7TULL)    0.206    0.203 z    3.760 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n16 (net)     3    0.000      3.760 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U94/A (INV_X1_A7TULL)    0.206    0.000 z    3.760 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U94/Y (INV_X1_A7TULL)    0.284    0.247 z    4.006 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n42 (net)     5    0.000      4.006 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U103/C (NAND3_X1_A7TULL)    0.284    0.000 z    4.006 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U103/Y (NAND3_X1_A7TULL)    0.561    0.407 z    4.413 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n45 (net)     4    0.000      4.413 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U230/D (NOR4_X1_A7TULL)    0.561    0.000 z    4.413 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U230/Y (NOR4_X1_A7TULL)    0.425    0.504 z    4.917 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n284 (net)     1    0.000     4.917 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_23)    0.000 z    4.917 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/EN (net)    0.000    4.917 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.425    0.000 z    4.917 r
  data arrival time                                                           4.917

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.480     20.720
  data required time                                                         20.720
  ------------------------------------------------------------------------------------
  data required time                                                         20.720
  data arrival time                                                          -4.917
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.803


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U14/A (NOR2_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U14/Y (NOR2_X2_A7TULL)    0.305    0.316 z    4.704 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2                0.000      4.704 r
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.704 r
  u_apb_subsystem/n67 (net)                                        0.000      4.704 r
  u_apb_subsystem/U49/A (BUF_X2_A7TULL)                  0.305     0.000 z    4.704 r
  u_apb_subsystem/U49/Y (BUF_X2_A7TULL)                  0.142     0.275 z    4.979 r
  u_apb_subsystem/n175 (net)                    3                  0.000      4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000 z    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)         0.000      4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_30)    0.000 z    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.000    4.979 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.142    0.000 z    4.979 r
  data arrival time                                                           4.979

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.400     20.800
  data required time                                                         20.800
  ------------------------------------------------------------------------------------
  data required time                                                         20.800
  data arrival time                                                          -4.979
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.821


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/B (NOR2B_X2_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/U12/Y (NOR2B_X2_A7TULL)    0.325    0.359 z    4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3                0.000      4.747 r
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.747 r
  u_apb_subsystem/n68 (net)                                        0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (cmsdk_mcu_system_cmsdk_apb_timer_1)    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)         0.000      4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U9/A (BUF_X2_A7TULL)    0.325    0.000 z    4.747 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/U9/Y (BUF_X2_A7TULL)    0.089    0.244 z    4.990 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/n305 (net)     1    0.000     4.990 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_29)    0.000 z    4.990 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.000    4.990 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.089    0.000 z    4.990 r
  data arrival time                                                           4.990

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.385     20.815
  data required time                                                         20.815
  ------------------------------------------------------------------------------------
  data required time                                                         20.815
  data arrival time                                                          -4.990
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.825


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    3.753 r
  u_apb_subsystem/i_psel (net)                                     0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)                       0.000      3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/B (NAND3B_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_apb_slave_mux/U11/Y (NAND3B_X2_A7TULL)    0.661    0.635 z    4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6                 0.000      4.388 f
  u_apb_subsystem/u_apb_slave_mux/OUT0 (cmsdk_mcu_system_cmsdk_apb_slave_mux_PORT0_ENABLE1_PORT1_ENABLE1_PORT2_ENABLE1_PORT3_ENABLE0_PORT4_ENABLE1_PORT5_ENABLE1_PORT6_ENABLE1_PORT7_ENABLE0_PORT8_ENABLE1_PORT9_ENABLE0_PORT10_ENABLE0_PORT11_ENABLE1_PORT12_ENABLE0_PORT13_ENABLE0_PORT14_ENABLE0_PORT15_ENABLE0_0)    0.000 z    4.388 f
  u_apb_subsystem/n21 (net)                                        0.000      4.388 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/IN0 (cmsdk_mcu_system_cmsdk_apb_timer_0)    0.000 z    4.388 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/IN0 (net)          0.000      4.388 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U229/C (NOR4B_X1_A7TULL)    0.661    0.000 z    4.388 f
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/U229/Y (NOR4B_X1_A7TULL)    0.414    0.497 z    4.885 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/n283 (net)     1    0.000     4.885 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_24)    0.000 z    4.885 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/EN (net)    0.000    4.885 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch/E (TLATNTSCA_X8_A7TULL)    0.414    0.000 z    4.885 r
  data arrival time                                                           4.885

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.476     20.724
  data required time                                                         20.724
  ------------------------------------------------------------------------------------
  data required time                                                         20.724
  data arrival time                                                          -4.885
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.839


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/clk_gate_wdog_itop_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_/Q (SDFFRQ_X1_A7TULL)    0.428    0.765 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8            0.000      2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/A (INV_X1_A7TULL)    0.428     0.000 z    2.765 r
  u_apb_subsystem/u_ahb_to_apb/U121/Y (INV_X1_A7TULL)    0.175     0.178 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/n52 (net)        2                  0.000      2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/A (NOR2_X1_A7TULL)    0.175    0.000 z    2.943 f
  u_apb_subsystem/u_ahb_to_apb/U122/Y (NOR2_X1_A7TULL)    1.273    0.810 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6                  0.000      3.753 r
  u_apb_subsystem/u_ahb_to_apb/U123/A (AND2_X2_A7TULL)    1.273    0.000 z    3.753 r
  u_apb_subsystem/u_ahb_to_apb/U123/Y (AND2_X2_A7TULL)    0.726    0.800 z    4.553 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22                 0.000      4.553 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    4.553 r
  u_apb_subsystem/n65 (net)                                        0.000      4.553 r
  u_apb_subsystem/U21/A (NOR3_X1_A7TULL)                 0.726     0.000 z    4.553 r
  u_apb_subsystem/U21/Y (NOR3_X1_A7TULL)                 0.204     0.195 z    4.747 f
  u_apb_subsystem/n17 (net)                     1                  0.000      4.747 f
  u_apb_subsystem/clk_gate_wdog_itop_reg/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_subsystem_APB_EXT_PORT12_ENABLE0_APB_EXT_PORT13_ENABLE0_APB_EXT_PORT14_ENABLE0_APB_EXT_PORT15_ENABLE0_INCLUDE_IRQ_SYNCHRONIZER0_INCLUDE_APB_TEST_SLAVE1_INCLUDE_APB_TIMER01_INCLUDE_APB_TIMER11_INCLUDE_APB_DUALTIMER01_INCLUDE_APB_UART01_INCLUDE_APB_UART11_INCLUDE_APB_UART21_INCLUDE_APB_WATCHDOG1_BE0_0)    0.000 z    4.747 f
  u_apb_subsystem/clk_gate_wdog_itop_reg/EN (net)                  0.000      4.747 f
  u_apb_subsystem/clk_gate_wdog_itop_reg/latch/E (TLATNTSCA_X8_A7TULL)    0.204    0.000 z    4.747 f
  data arrival time                                                           4.747

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      1.400     21.400
  clock uncertainty                                               -0.200     21.200
  u_apb_subsystem/clk_gate_wdog_itop_reg/latch/CK (TLATNTSCA_X8_A7TULL)    0.000   21.200 r
  clock gating setup time                                         -0.486     20.714
  data required time                                                         20.714
  ------------------------------------------------------------------------------------
  data required time                                                         20.714
  data arrival time                                                          -4.747
  ------------------------------------------------------------------------------------
  slack (MET)                                                                15.966


  Startpoint: u_apb_subsystem/u_ahb_to_apb/wr_reg_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/clk_gate_ml_0/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/Q (SDFFRQ_X1_A7TULL)    0.149    0.585 z    2.585 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (net)     2                  0.000      2.585 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.585 r
  u_apb_subsystem/n32 (net)                                        0.000      2.585 r
  u_apb_subsystem/U44/A (BUF_X2_A7TULL)                  0.149     0.000 z    2.585 r
  u_apb_subsystem/U44/Y (BUF_X2_A7TULL)                  1.041     0.745 z    3.330 r
  u_apb_subsystem/n60 (net)                    23                  0.000      3.330 r
  u_apb_subsystem/U45/A (INV_X1_A7TULL)                  1.041     0.000 z    3.330 r
  u_apb_subsystem/U45/Y (INV_X1_A7TULL)                  0.276     0.246 z    3.576 f
  u_apb_subsystem/n61 (net)                     2                  0.000      3.576 f
  u_apb_subsystem/clk_gate_ml_0/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_25)    0.000 z    3.576 f
  u_apb_subsystem/clk_gate_ml_0/EN (net)                           0.000      3.576 f
  u_apb_subsystem/clk_gate_ml_0/latch/E (TLATNTSCA_X8_A7TULL)    0.276    0.000 z    3.576 f
  data arrival time                                                           3.576

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      0.800     20.800
  clock uncertainty                                               -0.200     20.600
  u_apb_subsystem/clk_gate_ml_0/latch/CK (TLATNTSCA_X8_A7TULL)     0.000     20.600 r
  clock gating setup time                                         -0.508     20.092
  data required time                                                         20.092
  ------------------------------------------------------------------------------------
  data required time                                                         20.092
  data arrival time                                                          -3.576
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.516


  Startpoint: u_apb_subsystem/u_ahb_to_apb/wr_reg_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_apb_subsystem/clk_gate_ml/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_apb_subsystem/u_ahb_to_apb/wr_reg_reg/Q (SDFFRQ_X1_A7TULL)    0.149    0.585 z    2.585 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (net)     2                  0.000      2.585 r
  u_apb_subsystem/u_ahb_to_apb/PWRITE (cmsdk_mcu_system_cmsdk_ahb_to_apb_ADDRWIDTH16_REGISTER_RDATA1_REGISTER_WDATA0_0)    0.000 z    2.585 r
  u_apb_subsystem/n32 (net)                                        0.000      2.585 r
  u_apb_subsystem/U44/A (BUF_X2_A7TULL)                  0.149     0.000 z    2.585 r
  u_apb_subsystem/U44/Y (BUF_X2_A7TULL)                  1.041     0.745 z    3.330 r
  u_apb_subsystem/n60 (net)                    23                  0.000      3.330 r
  u_apb_subsystem/clk_gate_ml/EN (cmsdk_mcu_system_SNPS_CLOCK_GATE_HIGH_cmsdk_apb_test_slave_0)    0.000 z    3.330 r
  u_apb_subsystem/clk_gate_ml/EN (net)                             0.000      3.330 r
  u_apb_subsystem/clk_gate_ml/latch/E (TLATNTSCA_X8_A7TULL)    1.041    0.000 z    3.330 r
  data arrival time                                                           3.330

  clock PCLKG (rise edge)                                         20.000     20.000
  clock network delay (ideal)                                      0.800     20.800
  clock uncertainty                                               -0.200     20.600
  u_apb_subsystem/clk_gate_ml/latch/CK (TLATNTSCA_X8_A7TULL)       0.000     20.600 r
  clock gating setup time                                         -0.560     20.040
  data required time                                                         20.040
  ------------------------------------------------------------------------------------
  data required time                                                         20.040
  data arrival time                                                          -3.330
  ------------------------------------------------------------------------------------
  slack (MET)                                                                16.710


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X2_A7TULL)    0.538    0.408 z   16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2       0.000     16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/B0 (OAI21_X2_A7TULL)    0.538    0.000 z   16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/Y (OAI21_X2_A7TULL)    0.212    0.230 z   16.741 f
  u_cortexm0integration/u_cortexm0/u_logic/n5227 (net)     2       0.000     16.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/A0 (AOI21_X1_A7TULL)    0.212    0.000 z   16.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/Y (AOI21_X1_A7TULL)    0.345    0.269 z   17.010 r
  u_cortexm0integration/u_cortexm0/u_logic/n5226 (net)     1       0.000     17.010 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/B0 (OAI21_X2_A7TULL)    0.345    0.000 z   17.010 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/Y (OAI21_X2_A7TULL)    0.192    0.172 z   17.182 f
  u_cortexm0integration/u_cortexm0/u_logic/n5249 (net)     1       0.000     17.182 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/B0 (OAI211_X2_A7TULL)    0.192    0.000 z   17.182 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/Y (OAI211_X2_A7TULL)    0.326    0.152 z   17.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n5252 (net)     1       0.000     17.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/A (XNOR2_X1_A7TULL)    0.326    0.000 z   17.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/Y (XNOR2_X1_A7TULL)    0.593    0.299 z   17.633 r
  u_cortexm0integration/u_cortexm0/u_logic/n7201 (net)     2       0.000     17.633 r
  u_cortexm0integration/u_cortexm0/u_logic/U8073/A0 (AOI31_X2_A7TULL)    0.593    0.000 z   17.633 r
  u_cortexm0integration/u_cortexm0/u_logic/U8073/Y (AOI31_X2_A7TULL)    0.232    0.263 z   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/n7248 (net)     1       0.000     17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U8088/A0 (OAI211_X2_A7TULL)    0.232    0.000 z   17.896 f
  u_cortexm0integration/u_cortexm0/u_logic/U8088/Y (OAI211_X2_A7TULL)    0.330    0.312 z   18.208 r
  u_cortexm0integration/u_cortexm0/u_logic/n7249 (net)     1       0.000     18.208 r
  u_cortexm0integration/u_cortexm0/u_logic/U8089/B (MX2_X3_A7TULL)    0.330    0.000 z   18.208 r
  u_cortexm0integration/u_cortexm0/u_logic/U8089/Y (MX2_X3_A7TULL)    0.086    0.288 z   18.496 r
  u_cortexm0integration/u_cortexm0/u_logic/n8401 (net)     1       0.000     18.496 r
  u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg/D (SDFFSQ_X2_A7TULL)    0.086    0.000 z   18.496 r
  data arrival time                                                          18.496

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg/CK (SDFFSQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.551     21.249
  data required time                                                         21.249
  ------------------------------------------------------------------------------------
  data required time                                                         21.249
  data arrival time                                                         -18.496
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.753


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X2_A7TULL)    0.538    0.408 z   16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2       0.000     16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/B0 (OAI21_X2_A7TULL)    0.538    0.000 z   16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/U6581/Y (OAI21_X2_A7TULL)    0.212    0.230 z   16.741 f
  u_cortexm0integration/u_cortexm0/u_logic/n5227 (net)     2       0.000     16.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/A0 (AOI21_X1_A7TULL)    0.212    0.000 z   16.741 f
  u_cortexm0integration/u_cortexm0/u_logic/U6582/Y (AOI21_X1_A7TULL)    0.345    0.269 z   17.010 r
  u_cortexm0integration/u_cortexm0/u_logic/n5226 (net)     1       0.000     17.010 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/B0 (OAI21_X2_A7TULL)    0.345    0.000 z   17.010 r
  u_cortexm0integration/u_cortexm0/u_logic/U6583/Y (OAI21_X2_A7TULL)    0.192    0.172 z   17.182 f
  u_cortexm0integration/u_cortexm0/u_logic/n5249 (net)     1       0.000     17.182 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/B0 (OAI211_X2_A7TULL)    0.192    0.000 z   17.182 f
  u_cortexm0integration/u_cortexm0/u_logic/U6601/Y (OAI211_X2_A7TULL)    0.326    0.152 z   17.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n5252 (net)     1       0.000     17.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/A (XNOR2_X1_A7TULL)    0.326    0.000 z   17.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U6602/Y (XNOR2_X1_A7TULL)    0.593    0.299 z   17.633 r
  u_cortexm0integration/u_cortexm0/u_logic/n7201 (net)     2       0.000     17.633 r
  u_cortexm0integration/u_cortexm0/u_logic/U6603/A (INV_X1_A7TULL)    0.593    0.000 z   17.633 r
  u_cortexm0integration/u_cortexm0/u_logic/U6603/Y (INV_X1_A7TULL)    0.194    0.185 z   17.818 f
  u_cortexm0integration/u_cortexm0/u_logic/n5253 (net)     1       0.000     17.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U6604/B2 (AOI33_X2_A7TULL)    0.194    0.000 z   17.818 f
  u_cortexm0integration/u_cortexm0/u_logic/U6604/Y (AOI33_X2_A7TULL)    0.355    0.407 z   18.225 r
  u_cortexm0integration/u_cortexm0/u_logic/n5282 (net)     1       0.000     18.225 r
  u_cortexm0integration/u_cortexm0/u_logic/U6627/A0 (OAI211_X1_A7TULL)    0.355    0.000 z   18.225 r
  u_cortexm0integration/u_cortexm0/u_logic/U6627/Y (OAI211_X1_A7TULL)    0.288    0.284 z   18.508 f
  u_cortexm0integration/u_cortexm0/u_logic/net14224 (net)     1    0.000     18.508 f
  u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg/D (SDFFRHQ_X1_A7TULL)    0.288    0.000 z   18.508 f
  data arrival time                                                          18.508

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg/CK (SDFFRHQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.440     21.360
  data required time                                                         21.360
  ------------------------------------------------------------------------------------
  data required time                                                         21.360
  data arrival time                                                         -18.508
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 2.852


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6584/A (NAND2_X1_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6584/Y (NAND2_X1_A7TULL)    0.212    0.211 z   16.136 f
  u_cortexm0integration/u_cortexm0/u_logic/n5229 (net)     1       0.000     16.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U6585/B0 (OAI21_X1_A7TULL)    0.212    0.000 z   16.136 f
  u_cortexm0integration/u_cortexm0/u_logic/U6585/Y (OAI21_X1_A7TULL)    0.325    0.168 z   16.304 r
  u_cortexm0integration/u_cortexm0/u_logic/n7343 (net)     2       0.000     16.304 r
  u_cortexm0integration/u_cortexm0/u_logic/U8154/A0 (OAI222_X1_A7TULL)    0.325    0.000 z   16.304 r
  u_cortexm0integration/u_cortexm0/u_logic/U8154/Y (OAI222_X1_A7TULL)    0.414    0.429 z   16.733 f
  u_cortexm0integration/u_cortexm0/u_logic/n7345 (net)     1       0.000     16.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U8156/A (MX2_X1_A7TULL)    0.414    0.000 z   16.733 f
  u_cortexm0integration/u_cortexm0/u_logic/U8156/Y (MX2_X1_A7TULL)    0.125    0.469 z   17.202 f
  u_cortexm0integration/u_cortexm0/u_logic/n8406 (net)     1       0.000     17.202 f
  u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg/D (SDFFSQ_X1_A7TULL)    0.125    0.000 z   17.202 f
  data arrival time                                                          17.202

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.612     21.188
  data required time                                                         21.188
  ------------------------------------------------------------------------------------
  data required time                                                         21.188
  data arrival time                                                         -17.202
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 3.986


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/A0 (OAI31_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6580/Y (OAI31_X2_A7TULL)    0.538    0.408 z   16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/n7420 (net)     2       0.000     16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/U8221/A1 (AOI211_X2_A7TULL)    0.538    0.000 z   16.511 r
  u_cortexm0integration/u_cortexm0/u_logic/U8221/Y (AOI211_X2_A7TULL)    0.193    0.231 z   16.743 f
  u_cortexm0integration/u_cortexm0/u_logic/n7422 (net)     1       0.000     16.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U8222/B0 (AOI21_X2_A7TULL)    0.193    0.000 z   16.743 f
  u_cortexm0integration/u_cortexm0/u_logic/U8222/Y (AOI21_X2_A7TULL)    0.200    0.202 z   16.945 r
  u_cortexm0integration/u_cortexm0/u_logic/n8404 (net)     1       0.000     16.945 r
  u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg/D (SDFFSHQ_X2_A7TULL)    0.200    0.000 z   16.945 r
  data arrival time                                                          16.945

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg/CK (SDFFSHQ_X2_A7TULL)    0.000   21.800 r
  library setup time                                              -0.477     21.323
  data required time                                                         21.323
  ------------------------------------------------------------------------------------
  data required time                                                         21.323
  data arrival time                                                         -16.945
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.379


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/A0 (OAI21_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6199/Y (OAI21_X1_A7TULL)    0.178    0.213 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/n4775 (net)     1       0.000     15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/A (XNOR2_X1_A7TULL)    0.178    0.000 z   15.293 f
  u_cortexm0integration/u_cortexm0/u_logic/U6272/Y (XNOR2_X1_A7TULL)    0.194    0.260 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/n4782 (net)     1       0.000     15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/B0 (AOI211_X2_A7TULL)    0.194    0.000 z   15.552 f
  u_cortexm0integration/u_cortexm0/u_logic/U6278/Y (AOI211_X2_A7TULL)    0.492    0.373 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/n5228 (net)     2       0.000     15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/B0 (OAI2BB1_X2_A7TULL)    0.492    0.000 z   15.925 r
  u_cortexm0integration/u_cortexm0/u_logic/U6279/Y (OAI2BB1_X2_A7TULL)    0.164    0.178 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/n5289 (net)     2       0.000     16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/AN (NAND2B_X2_A7TULL)    0.164    0.000 z   16.103 f
  u_cortexm0integration/u_cortexm0/u_logic/U6634/Y (NAND2B_X2_A7TULL)    0.356    0.463 z   16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16      0.000     16.566 f
  u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg/D (SDFFSQ_X1_A7TULL)    0.356    0.000 z   16.566 f
  data arrival time                                                          16.566

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.677     21.123
  data required time                                                         21.123
  ------------------------------------------------------------------------------------
  data required time                                                         21.123
  data arrival time                                                         -16.566
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 4.557


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/B (NAND2_X2_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3270/Y (NAND2_X2_A7TULL)    0.200    0.211 z   12.085 f
  u_cortexm0integration/u_cortexm0/u_logic/n2647 (net)     3       0.000     12.085 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/A (INV_X2_A7TULL)    0.200    0.000 z   12.085 f
  u_cortexm0integration/u_cortexm0/u_logic/U3271/Y (INV_X2_A7TULL)    0.136    0.150 z   12.235 r
  u_cortexm0integration/u_cortexm0/u_logic/n2251 (net)     2       0.000     12.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/B (NAND2_X2_A7TULL)    0.136    0.000 z   12.235 r
  u_cortexm0integration/u_cortexm0/u_logic/U3272/Y (NAND2_X2_A7TULL)    0.160    0.125 z   12.360 f
  u_cortexm0integration/u_cortexm0/u_logic/n2604 (net)     2       0.000     12.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/A (AND3_X4_A7TULL)    0.160    0.000 z   12.360 f
  u_cortexm0integration/u_cortexm0/u_logic/U3274/Y (AND3_X4_A7TULL)    0.080    0.260 z   12.620 f
  u_cortexm0integration/u_cortexm0/u_logic/n2254 (net)     2       0.000     12.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/B0 (OAI21_X2_A7TULL)    0.080    0.000 z   12.620 f
  u_cortexm0integration/u_cortexm0/u_logic/U3275/Y (OAI21_X2_A7TULL)    0.468    0.158 z   12.778 r
  u_cortexm0integration/u_cortexm0/u_logic/n7594 (net)     4       0.000     12.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/A0 (OAI22_X2_A7TULL)    0.468    0.000 z   12.778 r
  u_cortexm0integration/u_cortexm0/u_logic/U3288/Y (OAI22_X2_A7TULL)    0.195    0.221 z   12.999 f
  u_cortexm0integration/u_cortexm0/u_logic/n2098 (net)     1       0.000     12.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/A (NOR2_X3_A7TULL)    0.195    0.000 z   12.999 f
  u_cortexm0integration/u_cortexm0/u_logic/U3307/Y (NOR2_X3_A7TULL)    0.227    0.206 z   13.205 r
  u_cortexm0integration/u_cortexm0/u_logic/n2099 (net)     1       0.000     13.205 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/B (NAND2_X4_A7TULL)    0.227    0.000 z   13.205 r
  u_cortexm0integration/u_cortexm0/u_logic/U3308/Y (NAND2_X4_A7TULL)    0.162    0.156 z   13.361 f
  u_cortexm0integration/u_cortexm0/u_logic/n5626 (net)     6       0.000     13.361 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/A0 (OAI21_X1_A7TULL)    0.162    0.000 z   13.361 f
  u_cortexm0integration/u_cortexm0/u_logic/U3377/Y (OAI21_X1_A7TULL)    0.289    0.249 z   13.610 r
  u_cortexm0integration/u_cortexm0/u_logic/n2160 (net)     1       0.000     13.610 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/C (NAND3_X2_A7TULL)    0.289    0.000 z   13.610 r
  u_cortexm0integration/u_cortexm0/u_logic/U3378/Y (NAND3_X2_A7TULL)    0.239    0.239 z   13.848 f
  u_cortexm0integration/u_cortexm0/u_logic/n2755 (net)     3       0.000     13.848 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/B0 (OA21_X2_A7TULL)    0.239    0.000 z   13.848 f
  u_cortexm0integration/u_cortexm0/u_logic/U64/Y (OA21_X2_A7TULL)    0.162    0.323 z   14.171 f
  u_cortexm0integration/u_cortexm0/u_logic/n7642 (net)     2       0.000     14.171 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/B0 (OAI21_X2_A7TULL)    0.162    0.000 z   14.171 f
  u_cortexm0integration/u_cortexm0/u_logic/U3381/Y (OAI21_X2_A7TULL)    0.514    0.202 z   14.373 r
  u_cortexm0integration/u_cortexm0/u_logic/n6246 (net)     4       0.000     14.373 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/A (INV_X2_A7TULL)    0.514    0.000 z   14.373 r
  u_cortexm0integration/u_cortexm0/u_logic/U6815/Y (INV_X2_A7TULL)    0.243    0.244 z   14.617 f
  u_cortexm0integration/u_cortexm0/u_logic/n5658 (net)     5       0.000     14.617 f
  u_cortexm0integration/u_cortexm0/u_logic/U6819/B0 (AOI211_X2_A7TULL)    0.243    0.000 z   14.617 f
  u_cortexm0integration/u_cortexm0/u_logic/U6819/Y (AOI211_X2_A7TULL)    0.700    0.510 z   15.127 r
  u_cortexm0integration/u_cortexm0/u_logic/n7426 (net)     3       0.000     15.127 r
  u_cortexm0integration/u_cortexm0/u_logic/U8228/C1 (OAI222_X1_A7TULL)    0.700    0.000 z   15.127 r
  u_cortexm0integration/u_cortexm0/u_logic/U8228/Y (OAI222_X1_A7TULL)    0.433    0.505 z   15.632 f
  u_cortexm0integration/u_cortexm0/u_logic/n7435 (net)     1       0.000     15.632 f
  u_cortexm0integration/u_cortexm0/u_logic/U8230/A (MX2_X2_A7TULL)    0.433    0.000 z   15.632 f
  u_cortexm0integration/u_cortexm0/u_logic/U8230/Y (MX2_X2_A7TULL)    0.105    0.419 z   16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/n8386 (net)     1       0.000     16.050 f
  u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg/D (SDFFRQ_X1_A7TULL)    0.105    0.000 z   16.050 f
  data arrival time                                                          16.050

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.676     21.124
  data required time                                                         21.124
  ------------------------------------------------------------------------------------
  data required time                                                         21.124
  data arrival time                                                         -16.050
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.073


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Xqol85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Xqol85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Xqol85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Tkml85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Tkml85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Tkml85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kril85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Kril85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Kril85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rhll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Rhll85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Rhll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Mmkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Mmkl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Mmkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hrjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Hrjl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hrjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vj7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Vj7l85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vj7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Bxql85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Bxql85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Bxql85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jsrl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Jsrl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jsrl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6075/Y (OAI21_X2_A7TULL)    0.150    0.174 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/n4791 (net)     2       0.000     14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/A0 (AOI21_X1_A7TULL)    0.150    0.000 z   14.779 f
  u_cortexm0integration/u_cortexm0/u_logic/U6135/Y (AOI21_X1_A7TULL)    0.345    0.300 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/n4787 (net)     2       0.000     15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/A (XOR2_X1_A7TULL)    0.345    0.000 z   15.079 r
  u_cortexm0integration/u_cortexm0/u_logic/U6282/Y (XOR2_X1_A7TULL)    0.234    0.206 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/n5602 (net)     2       0.000     15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/B0 (AOI211_X1_A7TULL)    0.234    0.000 z   15.285 f
  u_cortexm0integration/u_cortexm0/u_logic/U6839/Y (AOI211_X1_A7TULL)    0.692    0.496 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/n5603 (net)     1       0.000     15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/B (NAND2_X4_A7TULL)    0.692    0.000 z   15.781 r
  u_cortexm0integration/u_cortexm0/u_logic/U6840/Y (NAND2_X4_A7TULL)    0.266    0.275 z   16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16      0.000     16.056 f
  u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg/D (SDFFSQ_X1_A7TULL)    0.266    0.000 z   16.056 f
  data arrival time                                                          16.056

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.652     21.148
  data required time                                                         21.148
  ------------------------------------------------------------------------------------
  data required time                                                         21.148
  data arrival time                                                         -16.056
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.092


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vucl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.198    0.203 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.198    0.000 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.319    0.492 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.319    0.000 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.201    0.235 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.201    0.000 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.295    0.255 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.295    0.000 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.226    0.288 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.226    0.000 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.213    0.217 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.213    0.000 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.152    0.352 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.152    0.000 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.551    0.403 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5       0.000     14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/B (NAND2_X1_A7TULL)    0.551    0.000 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/Y (NAND2_X1_A7TULL)    0.437    0.294 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/net14305 (net)     3    0.000     14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/A (NOR2_X1_A7TULL)    0.437    0.000 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/Y (NOR2_X1_A7TULL)    0.773    0.605 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/n7593 (net)     9       0.000     15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/A (INV_X1_A7TULL)    0.773    0.000 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/Y (INV_X1_A7TULL)    0.392    0.396 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/n7584 (net)     6       0.000     15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8415/C0 (OAI222_X2_A7TULL)    0.392    0.000 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8415/Y (OAI222_X2_A7TULL)    0.488    0.304 z   15.918 r
  u_cortexm0integration/u_cortexm0/u_logic/Tpx675 (net)     1      0.000     15.918 r
  u_cortexm0integration/u_cortexm0/u_logic/Vucl85_reg/D (SDFFSQ_X1_A7TULL)    0.488    0.000 z   15.918 r
  data arrival time                                                          15.918

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Vucl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.647     21.153
  data required time                                                         21.153
  ------------------------------------------------------------------------------------
  data required time                                                         21.153
  data arrival time                                                         -15.918
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.234


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rrcl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.198    0.203 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.198    0.000 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.319    0.492 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.319    0.000 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.201    0.235 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.201    0.000 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.295    0.255 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.295    0.000 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.226    0.288 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.226    0.000 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.213    0.217 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.213    0.000 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.152    0.352 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.152    0.000 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.551    0.403 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5       0.000     14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/B (NAND2_X1_A7TULL)    0.551    0.000 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/Y (NAND2_X1_A7TULL)    0.437    0.294 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/net14305 (net)     3    0.000     14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/A (NOR2_X1_A7TULL)    0.437    0.000 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/Y (NOR2_X1_A7TULL)    0.773    0.605 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/n7593 (net)     9       0.000     15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/A (INV_X1_A7TULL)    0.773    0.000 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/Y (INV_X1_A7TULL)    0.392    0.396 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/n7584 (net)     6       0.000     15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8409/C0 (OAI222_X2_A7TULL)    0.392    0.000 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8409/Y (OAI222_X2_A7TULL)    0.488    0.304 z   15.918 r
  u_cortexm0integration/u_cortexm0/u_logic/Hqx675 (net)     1      0.000     15.918 r
  u_cortexm0integration/u_cortexm0/u_logic/Rrcl85_reg/D (SDFFSQ_X1_A7TULL)    0.488    0.000 z   15.918 r
  data arrival time                                                          15.918

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Rrcl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.647     21.153
  data required time                                                         21.153
  ------------------------------------------------------------------------------------
  data required time                                                         21.153
  data arrival time                                                         -15.918
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.234


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gtcl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.198    0.203 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.198    0.000 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.319    0.492 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.319    0.000 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.201    0.235 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.201    0.000 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.295    0.255 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.295    0.000 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.226    0.288 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.226    0.000 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.213    0.217 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.213    0.000 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.152    0.352 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.152    0.000 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.551    0.403 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5       0.000     14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/B (NAND2_X1_A7TULL)    0.551    0.000 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/Y (NAND2_X1_A7TULL)    0.437    0.294 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/net14305 (net)     3    0.000     14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/A (NOR2_X1_A7TULL)    0.437    0.000 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/Y (NOR2_X1_A7TULL)    0.773    0.605 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/n7593 (net)     9       0.000     15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/A (INV_X1_A7TULL)    0.773    0.000 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/Y (INV_X1_A7TULL)    0.392    0.396 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/n7584 (net)     6       0.000     15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8412/C0 (OAI222_X2_A7TULL)    0.392    0.000 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8412/Y (OAI222_X2_A7TULL)    0.488    0.304 z   15.918 r
  u_cortexm0integration/u_cortexm0/u_logic/Aqx675 (net)     1      0.000     15.918 r
  u_cortexm0integration/u_cortexm0/u_logic/Gtcl85_reg/D (SDFFSQ_X1_A7TULL)    0.488    0.000 z   15.918 r
  data arrival time                                                          15.918

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Gtcl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.647     21.153
  data required time                                                         21.153
  ------------------------------------------------------------------------------------
  data required time                                                         21.153
  data arrival time                                                         -15.918
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.234


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dqcl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/CK (SDFFRQ_X1_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg/Q (SDFFRQ_X1_A7TULL)    0.167    0.647 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.000    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/A (INV_X1_A7TULL)    0.167    0.000 z    2.647 f
  u_cortexm0integration/u_cortexm0/u_logic/U3000/Y (INV_X1_A7TULL)    0.203    0.184 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/n2085 (net)     3       0.000      2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/A1 (OAI211_X1_A7TULL)    0.203    0.000 z    2.831 r
  u_cortexm0integration/u_cortexm0/u_logic/U3002/Y (OAI211_X1_A7TULL)    0.317    0.317 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/n1842 (net)     1       0.000      3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/A1 (OAI211_X2_A7TULL)    0.317    0.000 z    3.148 f
  u_cortexm0integration/u_cortexm0/u_logic/U3003/Y (OAI211_X2_A7TULL)    0.620    0.525 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/n1991 (net)     3       0.000      3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/S0 (MX2_X1_A7TULL)    0.620    0.000 z    3.673 r
  u_cortexm0integration/u_cortexm0/u_logic/U3004/Y (MX2_X1_A7TULL)    0.194    0.524 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/n1849 (net)     3       0.000      4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/A1 (OAI21_X1_A7TULL)    0.194    0.000 z    4.197 f
  u_cortexm0integration/u_cortexm0/u_logic/U3007/Y (OAI21_X1_A7TULL)    0.290    0.278 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/n1845 (net)     1       0.000      4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/B1 (OAI2BB2_X2_A7TULL)    0.290    0.000 z    4.475 r
  u_cortexm0integration/u_cortexm0/u_logic/U3008/Y (OAI2BB2_X2_A7TULL)    0.124    0.169 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/n1847 (net)     1       0.000      4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/A0 (AOI2B1_X1_A7TULL)    0.124    0.000 z    4.644 f
  u_cortexm0integration/u_cortexm0/u_logic/U3009/Y (AOI2B1_X1_A7TULL)    0.938    0.642 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/n5389 (net)     5       0.000      5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/S0 (MXI2_X1_A7TULL)    0.938    0.000 z    5.286 r
  u_cortexm0integration/u_cortexm0/u_logic/U3010/Y (MXI2_X1_A7TULL)    0.424    0.368 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/n1860 (net)     3       0.000      5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/A1 (OAI21_X1_A7TULL)    0.424    0.000 z    5.654 f
  u_cortexm0integration/u_cortexm0/u_logic/U3013/Y (OAI21_X1_A7TULL)    0.299    0.338 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/n1856 (net)     1       0.000      5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/B1 (OAI2BB2_X2_A7TULL)    0.299    0.000 z    5.993 r
  u_cortexm0integration/u_cortexm0/u_logic/U3014/Y (OAI2BB2_X2_A7TULL)    0.122    0.168 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/n1859 (net)     1       0.000      6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/A0N (OAI2BB1_X2_A7TULL)    0.122    0.000 z    6.161 f
  u_cortexm0integration/u_cortexm0/u_logic/U3015/Y (OAI2BB1_X2_A7TULL)    0.258    0.397 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/n5390 (net)     5       0.000      6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/S0 (MXI2_X1_A7TULL)    0.258    0.000 z    6.557 f
  u_cortexm0integration/u_cortexm0/u_logic/U3017/Y (MXI2_X1_A7TULL)    0.245    0.320 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/n1958 (net)     2       0.000      6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/A1N (OAI2B2_X1_A7TULL)    0.245    0.000 z    6.878 f
  u_cortexm0integration/u_cortexm0/u_logic/U3019/Y (OAI2B2_X1_A7TULL)    0.231    0.421 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/n1866 (net)     1       0.000      7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/B0 (OAI2BB1_X2_A7TULL)    0.231    0.000 z    7.299 f
  u_cortexm0integration/u_cortexm0/u_logic/U3020/Y (OAI2BB1_X2_A7TULL)    0.125    0.151 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n1868 (net)     1       0.000      7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/B (NOR2_X1_A7TULL)    0.125    0.000 z    7.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U3021/Y (NOR2_X1_A7TULL)    0.153    0.135 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/n2249 (net)     2       0.000      7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/B (NOR2_X1_A7TULL)    0.153    0.000 z    7.584 f
  u_cortexm0integration/u_cortexm0/u_logic/U3022/Y (NOR2_X1_A7TULL)    0.465    0.353 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/n5388 (net)     4       0.000      7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/A (INV_X1_A7TULL)    0.465    0.000 z    7.938 r
  u_cortexm0integration/u_cortexm0/u_logic/U3023/Y (INV_X1_A7TULL)    0.307    0.318 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/n5383 (net)     5       0.000      8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/S0 (MXI2_X2_A7TULL)    0.307    0.000 z    8.256 f
  u_cortexm0integration/u_cortexm0/u_logic/U3024/Y (MXI2_X2_A7TULL)    0.351    0.262 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/n1962 (net)     3       0.000      8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/A1 (OAI21_X1_A7TULL)    0.351    0.000 z    8.518 r
  u_cortexm0integration/u_cortexm0/u_logic/U3132/Y (OAI21_X1_A7TULL)    0.216    0.247 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/n1963 (net)     1       0.000      8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/B1 (OAI2BB2_X2_A7TULL)    0.216    0.000 z    8.764 f
  u_cortexm0integration/u_cortexm0/u_logic/U3133/Y (OAI2BB2_X2_A7TULL)    0.265    0.268 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/n1965 (net)     1       0.000      9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/A (NAND2_X2_A7TULL)    0.265    0.000 z    9.032 r
  u_cortexm0integration/u_cortexm0/u_logic/U3134/Y (NAND2_X2_A7TULL)    0.147    0.155 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/n2070 (net)     2       0.000      9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/B (NAND2_X2_A7TULL)    0.147    0.000 z    9.187 f
  u_cortexm0integration/u_cortexm0/u_logic/U3135/Y (NAND2_X2_A7TULL)    0.308    0.247 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/n5382 (net)     7       0.000      9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/A (INV_X2_A7TULL)    0.308    0.000 z    9.433 r
  u_cortexm0integration/u_cortexm0/u_logic/U3136/Y (INV_X2_A7TULL)    0.184    0.191 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/n5393 (net)     5       0.000      9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/S0 (MXI2_X2_A7TULL)    0.184    0.000 z    9.625 f
  u_cortexm0integration/u_cortexm0/u_logic/U3137/Y (MXI2_X2_A7TULL)    0.234    0.296 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/n1973 (net)     3       0.000      9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/A1 (OAI211_X2_A7TULL)    0.234    0.000 z    9.921 f
  u_cortexm0integration/u_cortexm0/u_logic/U3139/Y (OAI211_X2_A7TULL)    0.327    0.329 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/n1971 (net)     1       0.000     10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/B0 (OAI2BB1_X2_A7TULL)    0.327    0.000 z   10.250 r
  u_cortexm0integration/u_cortexm0/u_logic/U3140/Y (OAI2BB1_X2_A7TULL)    0.125    0.142 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/n1972 (net)     1       0.000     10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/A0N (OAI2BB1_X4_A7TULL)    0.125    0.000 z   10.392 f
  u_cortexm0integration/u_cortexm0/u_logic/U3141/Y (OAI2BB1_X4_A7TULL)    0.161    0.298 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/n2071 (net)     4       0.000     10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/S0 (MXI2_X2_A7TULL)    0.161    0.000 z   10.690 f
  u_cortexm0integration/u_cortexm0/u_logic/U3142/Y (MXI2_X2_A7TULL)    0.215    0.274 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/n2592 (net)     3       0.000     10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/A0N (OAI2BB1_X2_A7TULL)    0.215    0.000 z   10.965 f
  u_cortexm0integration/u_cortexm0/u_logic/U3146/Y (OAI2BB1_X2_A7TULL)    0.132    0.332 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/n1976 (net)     1       0.000     11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/A1 (OAI22_X2_A7TULL)    0.132    0.000 z   11.297 f
  u_cortexm0integration/u_cortexm0/u_logic/U3147/Y (OAI22_X2_A7TULL)    0.337    0.212 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/n1977 (net)     1       0.000     11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/B0 (OAI21_X2_A7TULL)    0.337    0.000 z   11.509 r
  u_cortexm0integration/u_cortexm0/u_logic/U3148/Y (OAI21_X2_A7TULL)    0.163    0.184 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/n2015 (net)     2       0.000     11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/B0 (OAI21_X2_A7TULL)    0.163    0.000 z   11.693 f
  u_cortexm0integration/u_cortexm0/u_logic/U3166/Y (OAI21_X2_A7TULL)    0.437    0.180 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/n2593 (net)     4       0.000     11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/A (INV_X1_A7TULL)    0.437    0.000 z   11.873 r
  u_cortexm0integration/u_cortexm0/u_logic/U3167/Y (INV_X1_A7TULL)    0.198    0.203 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/n2588 (net)     3       0.000     12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/A1N (AOI2BB2_X1_A7TULL)    0.198    0.000 z   12.076 f
  u_cortexm0integration/u_cortexm0/u_logic/U3987/Y (AOI2BB2_X1_A7TULL)    0.319    0.492 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/n2598 (net)     1       0.000     12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/B0 (OAI2BB2_X4_A7TULL)    0.319    0.000 z   12.568 f
  u_cortexm0integration/u_cortexm0/u_logic/U3991/Y (OAI2BB2_X4_A7TULL)    0.201    0.235 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/n2600 (net)     1       0.000     12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/B0 (OAI211_X1_A7TULL)    0.201    0.000 z   12.803 r
  u_cortexm0integration/u_cortexm0/u_logic/U3992/Y (OAI211_X1_A7TULL)    0.295    0.255 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/n2603 (net)     1       0.000     13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/A1 (AOI21_X1_A7TULL)    0.295    0.000 z   13.058 f
  u_cortexm0integration/u_cortexm0/u_logic/U3993/Y (AOI21_X1_A7TULL)    0.226    0.288 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/n2605 (net)     1       0.000     13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/A1 (OAI21_X1_A7TULL)    0.226    0.000 z   13.346 r
  u_cortexm0integration/u_cortexm0/u_logic/U3995/Y (OAI21_X1_A7TULL)    0.213    0.217 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.000     13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/A (AND2_X2_A7TULL)    0.213    0.000 z   13.564 f
  u_cortexm0integration/u_cortexm0/u_logic/U4008/Y (AND2_X2_A7TULL)    0.152    0.352 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/n7393 (net)     5       0.000     13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/B (NOR2_X1_A7TULL)    0.152    0.000 z   13.915 f
  u_cortexm0integration/u_cortexm0/u_logic/U6844/Y (NOR2_X1_A7TULL)    0.551    0.403 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/n7333 (net)     5       0.000     14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/B (NAND2_X1_A7TULL)    0.551    0.000 z   14.318 r
  u_cortexm0integration/u_cortexm0/u_logic/U8146/Y (NAND2_X1_A7TULL)    0.437    0.294 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/net14305 (net)     3    0.000     14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/A (NOR2_X1_A7TULL)    0.437    0.000 z   14.613 f
  u_cortexm0integration/u_cortexm0/u_logic/U8147/Y (NOR2_X1_A7TULL)    0.773    0.605 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/n7593 (net)     9       0.000     15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/A (INV_X1_A7TULL)    0.773    0.000 z   15.218 r
  u_cortexm0integration/u_cortexm0/u_logic/U8148/Y (INV_X1_A7TULL)    0.392    0.396 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/n7584 (net)     6       0.000     15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8405/C0 (OAI222_X1_A7TULL)    0.392    0.000 z   15.614 f
  u_cortexm0integration/u_cortexm0/u_logic/U8405/Y (OAI222_X1_A7TULL)    0.534    0.290 z   15.903 r
  u_cortexm0integration/u_cortexm0/u_logic/Oqx675 (net)     1      0.000     15.903 r
  u_cortexm0integration/u_cortexm0/u_logic/Dqcl85_reg/D (SDFFS_X4_A7TULL)    0.534    0.000 z   15.903 r
  data arrival time                                                          15.903

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Dqcl85_reg/CK (SDFFS_X4_A7TULL)    0.000   21.800 r
  library setup time                                              -0.655     21.145
  data required time                                                         21.145
  ------------------------------------------------------------------------------------
  data required time                                                         21.145
  data arrival time                                                         -15.903
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.241


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Mbll85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Mbll85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Mbll85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hgkl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Hgkl85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Hgkl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N27l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/N27l85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/N27l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Goil85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Goil85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Goil85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Cljl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Cljl85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Cljl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jgjl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Jgjl85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jgjl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Flhl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Flhl85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Flhl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Digl85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Digl85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Digl85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jz6l85_reg
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: Regs_to_Regs
  Path Type: max

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                           0.000      0.000
  clock network delay (ideal)                                      2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/CK (SDFFRHQ_X2_A7TULL)    0.000    0.000    2.000 r
  u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg/Q (SDFFRHQ_X2_A7TULL)    0.399    0.584 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11      0.000      2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/A (BUF_X4_A7TULL)    0.399    0.000 z    2.584 r
  u_cortexm0integration/u_cortexm0/u_logic/U632/Y (BUF_X4_A7TULL)    0.363    0.418 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/n1500 (net)    20       0.000      3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/B (NAND2B_X1_A7TULL)    0.363    0.000 z    3.001 r
  u_cortexm0integration/u_cortexm0/u_logic/U465/Y (NAND2B_X1_A7TULL)    0.316    0.293 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/n5920 (net)     4       0.000      3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/A (INV_X1_A7TULL)    0.316    0.000 z    3.294 f
  u_cortexm0integration/u_cortexm0/u_logic/U596/Y (INV_X1_A7TULL)    0.221    0.229 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/n3322 (net)     3       0.000      3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/A (NAND3_X2_A7TULL)    0.221    0.000 z    3.523 r
  u_cortexm0integration/u_cortexm0/u_logic/U598/Y (NAND3_X2_A7TULL)    0.292    0.209 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/n7204 (net)     3       0.000      3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/AN (NAND2B_X4_A7TULL)    0.292    0.000 z    3.732 f
  u_cortexm0integration/u_cortexm0/u_logic/U599/Y (NAND2B_X4_A7TULL)    0.148    0.332 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/n2440 (net)     3       0.000      4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/A (NOR2_X4_A7TULL)    0.148    0.000 z    4.064 f
  u_cortexm0integration/u_cortexm0/u_logic/U3750/Y (NOR2_X4_A7TULL)    0.235    0.190 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/n5913 (net)     3       0.000      4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/A (NOR2_X3_A7TULL)    0.235    0.000 z    4.254 r
  u_cortexm0integration/u_cortexm0/u_logic/U4237/Y (NOR2_X3_A7TULL)    0.163    0.177 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/n4141 (net)     2       0.000      4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/A (BUF_X8_A7TULL)    0.163    0.000 z    4.431 f
  u_cortexm0integration/u_cortexm0/u_logic/U1001/Y (BUF_X8_A7TULL)    0.205    0.317 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/n3483 (net)    24       0.000      4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/B (NOR2_X5_A7TULL)    0.205    0.000 z    4.748 f
  u_cortexm0integration/u_cortexm0/u_logic/U4482/Y (NOR2_X5_A7TULL)    0.835    0.586 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/n3588 (net)    26       0.000      5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/A (XNOR2_X1_A7TULL)    0.835    0.000 z    5.334 r
  u_cortexm0integration/u_cortexm0/u_logic/U5283/Y (XNOR2_X1_A7TULL)    0.419    0.364 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/n3595 (net)     4       0.000      5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/A (NOR2_X2_A7TULL)    0.419    0.000 z    5.698 f
  u_cortexm0integration/u_cortexm0/u_logic/U5288/Y (NOR2_X2_A7TULL)    1.348    0.932 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/n4737 (net)    20       0.000      6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/A (NAND2_X1_A7TULL)    1.348    0.000 z    6.630 r
  u_cortexm0integration/u_cortexm0/u_logic/U80/Y (NAND2_X1_A7TULL)    0.338    0.296 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/n7212 (net)     1       0.000      6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/B0 (OAI21_X1_A7TULL)    0.338    0.000 z    6.926 f
  u_cortexm0integration/u_cortexm0/u_logic/U5301/Y (OAI21_X1_A7TULL)    0.322    0.189 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/n3604 (net)     1       0.000      7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/A (XOR2_X1_A7TULL)    0.322    0.000 z    7.115 r
  u_cortexm0integration/u_cortexm0/u_logic/U5302/Y (XOR2_X1_A7TULL)    0.293    0.193 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/n3687 (net)     1       0.000      7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/B (ADDH_X1_A7TULL)    0.293    0.000 z    7.308 f
  u_cortexm0integration/u_cortexm0/u_logic/U5384/CO (ADDH_X1_A7TULL)    0.148    0.397 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/n3683 (net)     1       0.000      7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/B (ADDH_X1_A7TULL)    0.148    0.000 z    7.705 f
  u_cortexm0integration/u_cortexm0/u_logic/U5380/CO (ADDH_X1_A7TULL)    0.148    0.343 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/n3642 (net)     1       0.000      8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/B (ADDH_X1_A7TULL)    0.148    0.000 z    8.048 f
  u_cortexm0integration/u_cortexm0/u_logic/U5349/CO (ADDH_X1_A7TULL)    0.125    0.322 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/n3660 (net)     1       0.000      8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CI (ADDF_X1_A7TULL)    0.125    0.000 z    8.370 f
  u_cortexm0integration/u_cortexm0/u_logic/U5365/CO (ADDF_X1_A7TULL)    0.223    0.577 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/n3716 (net)     1       0.000      8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CI (ADDF_X1_A7TULL)    0.223    0.000 z    8.947 f
  u_cortexm0integration/u_cortexm0/u_logic/U5411/CO (ADDF_X1_A7TULL)    0.229    0.624 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/n3840 (net)     1       0.000      9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/B (ADDF_X1_A7TULL)    0.229    0.000 z    9.571 f
  u_cortexm0integration/u_cortexm0/u_logic/U5529/S (ADDF_X1_A7TULL)    0.229    0.926 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/n3843 (net)     1       0.000     10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/B (ADDF_X1_A7TULL)    0.229    0.000 z   10.497 f
  u_cortexm0integration/u_cortexm0/u_logic/U5530/S (ADDF_X1_A7TULL)    0.242    0.941 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/n3800 (net)     2       0.000     11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/A (NOR2_X1_A7TULL)    0.242    0.000 z   11.438 f
  u_cortexm0integration/u_cortexm0/u_logic/U5440/Y (NOR2_X1_A7TULL)    0.370    0.306 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/n4871 (net)     3       0.000     11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/A1 (OAI21_X1_A7TULL)    0.370    0.000 z   11.743 r
  u_cortexm0integration/u_cortexm0/u_logic/U5484/Y (OAI21_X1_A7TULL)    0.192    0.248 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/n3801 (net)     1       0.000     11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/B0 (AOI21_X2_A7TULL)    0.192    0.000 z   11.992 f
  u_cortexm0integration/u_cortexm0/u_logic/U5485/Y (AOI21_X2_A7TULL)    0.300    0.260 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/n4882 (net)     2       0.000     12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   12.251 r
  u_cortexm0integration/u_cortexm0/u_logic/U5533/Y (OAI21_X2_A7TULL)    0.156    0.179 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/n4888 (net)     2       0.000     12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   12.430 f
  u_cortexm0integration/u_cortexm0/u_logic/U5582/Y (AOI21_X2_A7TULL)    0.267    0.252 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/n4867 (net)     2       0.000     12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/A0 (OAI21_X1_A7TULL)    0.267    0.000 z   12.682 r
  u_cortexm0integration/u_cortexm0/u_logic/U5627/Y (OAI21_X1_A7TULL)    0.246    0.241 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/n4862 (net)     2       0.000     12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/A0 (AOI21_X2_A7TULL)    0.246    0.000 z   12.923 f
  u_cortexm0integration/u_cortexm0/u_logic/U5682/Y (AOI21_X2_A7TULL)    0.300    0.298 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/n4858 (net)     2       0.000     13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/A0 (OAI21_X2_A7TULL)    0.300    0.000 z   13.221 r
  u_cortexm0integration/u_cortexm0/u_logic/U5733/Y (OAI21_X2_A7TULL)    0.156    0.178 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/n4853 (net)     2       0.000     13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/A0 (AOI21_X2_A7TULL)    0.156    0.000 z   13.400 f
  u_cortexm0integration/u_cortexm0/u_logic/U5781/Y (AOI21_X2_A7TULL)    0.301    0.271 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/n4830 (net)     2       0.000     13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/A0 (OAI21_X2_A7TULL)    0.301    0.000 z   13.671 r
  u_cortexm0integration/u_cortexm0/u_logic/U5842/Y (OAI21_X2_A7TULL)    0.164    0.184 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/n4849 (net)     2       0.000     13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   13.855 f
  u_cortexm0integration/u_cortexm0/u_logic/U5897/Y (AOI21_X2_A7TULL)    0.323    0.287 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/n4845 (net)     2       0.000     14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/A0 (OAI21_X2_A7TULL)    0.323    0.000 z   14.142 r
  u_cortexm0integration/u_cortexm0/u_logic/U5951/Y (OAI21_X2_A7TULL)    0.164    0.189 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/n4803 (net)     2       0.000     14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/A0 (AOI21_X2_A7TULL)    0.164    0.000 z   14.331 f
  u_cortexm0integration/u_cortexm0/u_logic/U6016/Y (AOI21_X2_A7TULL)    0.300    0.274 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/n4817 (net)     2       0.000     14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/B (XOR2_X1_A7TULL)    0.300    0.000 z   14.605 r
  u_cortexm0integration/u_cortexm0/u_logic/U6303/Y (XOR2_X1_A7TULL)    0.184    0.260 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/n4823 (net)     1       0.000     14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/B0 (AOI211_X1_A7TULL)    0.184    0.000 z   14.864 f
  u_cortexm0integration/u_cortexm0/u_logic/U6308/Y (AOI211_X1_A7TULL)    0.868    0.586 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/n7326 (net)     2       0.000     15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/B (NAND3B_X4_A7TULL)    0.868    0.000 z   15.450 r
  u_cortexm0integration/u_cortexm0/u_logic/U8142/Y (NAND3B_X4_A7TULL)    0.382    0.384 z   15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/C21775 (net)    16      0.000     15.834 f
  u_cortexm0integration/u_cortexm0/u_logic/Jz6l85_reg/D (SDFFSQ_X1_A7TULL)    0.382    0.000 z   15.834 f
  data arrival time                                                          15.834

  clock HCLK (rise edge)                                          20.000     20.000
  clock network delay (ideal)                                      2.000     22.000
  clock uncertainty                                               -0.200     21.800
  u_cortexm0integration/u_cortexm0/u_logic/Jz6l85_reg/CK (SDFFSQ_X1_A7TULL)    0.000   21.800 r
  library setup time                                              -0.685     21.115
  data required time                                                         21.115
  ------------------------------------------------------------------------------------
  data required time                                                         21.115
  data arrival time                                                         -15.834
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 5.281


1
