// Seed: 1208363214
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    output wire id_5,
    input wire id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9,
    output supply0 id_10,
    output wire id_11,
    input wor id_12,
    output supply0 id_13,
    input tri id_14,
    output tri1 id_15,
    input supply1 id_16,
    output supply1 id_17,
    input tri id_18,
    input uwire id_19
);
  assign module_1.id_8 = 0;
  logic id_21 = id_9;
  assign id_15 = 1;
endmodule
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2
    , id_15,
    output wand id_3,
    output uwire id_4
    , id_16,
    output tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9
    , id_17,
    input supply1 id_10,
    input tri0 id_11,
    output supply0 module_1,
    output uwire id_13
);
  wire id_18;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_0,
      id_11,
      id_5,
      id_8,
      id_11,
      id_2,
      id_7,
      id_9,
      id_9,
      id_10,
      id_13,
      id_8,
      id_13,
      id_2,
      id_9,
      id_10,
      id_0
  );
endmodule
