strict digraph "compose( ,  )" {
	node [label="\N"];
	"68:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f71c8122790>",
		def_var="['p']",
		fillcolor=deepskyblue,
		label="68:AS
p = (a_FF[N - 1])? { 1'b1, { ~div256[N-1:0] + { { N - 1{ 1'b0 } }, 1'b1 } } } : { 1'b0, div256[N-1:0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a_FF', 'div256', 'div256', 'N']"];
	"48:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f71c8131c50>",
		fillcolor=springgreen,
		label="48:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"48:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f71c8a2c490>",
		fillcolor=firebrick,
		label="48:NS
a_FF <= #1 a;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f71c8a2c490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"48:IF" -> "48:NS"	 [cond="['valid']",
		label=valid,
		lineno=48];
	"47:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f71c8131d90>",
		fillcolor=springgreen,
		label="47:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"47:IF" -> "48:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=47];
	"47:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f71c81319d0>",
		fillcolor=firebrick,
		label="47:NS
a_FF <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f71c81319d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"47:IF" -> "47:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=47];
	"Leaf_46:AL"	 [def_var="['a_FF']",
		label="Leaf_46:AL"];
	"Leaf_46:AL" -> "68:AS";
	"52:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f71c7d3f350>",
		def_var="['b']",
		fillcolor=deepskyblue,
		label="52:AS
b = (a_FF[N - 1])? { ~a_FF[N-1:0] + { { N - 1{ 1'b0 } }, 1'b1 } } : a_FF[N-1:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a_FF', 'a_FF', 'a_FF', 'N']"];
	"Leaf_46:AL" -> "52:AS";
	"62:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f71c7d3fb50>",
		def_var="['mult_wo_sign']",
		fillcolor=deepskyblue,
		label="62:AS
mult_wo_sign = b[N-2:0] * mult_constant;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['b', 'mult_constant']"];
	"66:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f71c7d3ff50>",
		def_var="['div256']",
		fillcolor=deepskyblue,
		label="66:AS
div256 = mult_wo_sign >> 8;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mult_wo_sign']"];
	"62:AS" -> "66:AS";
	"46:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f71c8137110>",
		clk_sens=True,
		fillcolor=gold,
		label="46:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'rstn', 'valid']"];
	"46:AL" -> "47:IF"	 [cond="[]",
		lineno=None];
	"66:AS" -> "68:AS";
	"48:NS" -> "Leaf_46:AL"	 [cond="[]",
		lineno=None];
	"52:AS" -> "62:AS";
	"47:NS" -> "Leaf_46:AL"	 [cond="[]",
		lineno=None];
}
