{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652341870659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652341870690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 16:51:10 2022 " "Processing started: Thu May 12 16:51:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652341870690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652341870690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hazardDetectionUnit -c hazardDetectionUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off hazardDetectionUnit -c hazardDetectionUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652341870690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652341872487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652341872487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetectionUnit " "Found entity 1: hazardDetectionUnit" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652341893581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "hazardDetectionUnit.v(3) " "Verilog HDL error at hazardDetectionUnit.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "hazardDetectionUnit.v(4) " "Verilog HDL error at hazardDetectionUnit.v(4): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 4 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "hazardDetectionUnit.v(5) " "Verilog HDL error at hazardDetectionUnit.v(5): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 5 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "IFID_Rs hazardDetectionUnit.v(19) " "Verilog HDL error at hazardDetectionUnit.v(19): expression cannot reference entire array \"IFID_Rs\"" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 19 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "IDEX_RegRd hazardDetectionUnit.v(19) " "Verilog HDL error at hazardDetectionUnit.v(19): expression cannot reference entire array \"IDEX_RegRd\"" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 19 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "IFID_Rd hazardDetectionUnit.v(20) " "Verilog HDL error at hazardDetectionUnit.v(20): expression cannot reference entire array \"IFID_Rd\"" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 20 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "IDEX_RegRd hazardDetectionUnit.v(20) " "Verilog HDL error at hazardDetectionUnit.v(20): expression cannot reference entire array \"IDEX_RegRd\"" {  } { { "hazardDetectionUnit.v" "" { Text "C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v" 20 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652341893581 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652341893722 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 16:51:33 2022 " "Processing ended: Thu May 12 16:51:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652341893722 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652341893722 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652341893722 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652341893722 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652341894440 ""}
