#ifndef CAPSTONE_XTENSA_H
#define CAPSTONE_XTENSA_H

/* Capstone Disassembly Engine */
/* Xtensa Backend By Cilli√© Malan */

#ifdef __cplusplus
extern "C"
{
#endif

#if !defined(_MSC_VER) || !defined(_KERNEL_MODE)
#include <stdint.h>
#endif

#include "platform.h"

	/// Operand type for instruction's operands
	typedef enum xtensa_op_type
	{
		XTENSA_OP_INVALID = 0, ///< = CS_OP_INVALID (Uninitialized).
		XTENSA_OP_REG,		   ///< = CS_OP_REG (Register operand).
		XTENSA_OP_IMM,		   ///< = CS_OP_IMM (Immediate operand).
		XTENSA_OP_MEM,		   ///< = CS_OP_MEM (Immediate operand).
							   ///< Note: Xtensa doesn't have memory operands.
		XTENSA_OP_FP,		   ///< = CS_OP_FP (Immediate operand).
		XTENSA_OP_SYSREG,	   ///< = XTENSA_OP_SYSREG (System register operand).
		XTENSA_OP_USERREG,	   ///< = XTENSA_OP_USERREG (User register operand).
		XTENSA_OP_BOOLREG,	   ///< = XTENSA_OP_BOOLREG (Boolean register operand).
	} xtensa_op_type;

	// Instruction operand
	typedef struct cs_xtensa_op
	{
		xtensa_op_type type; ///< operand type
		union
		{
			unsigned int reg; ///< register value for REG operand
			int32_t imm;	  ///< immediate value for IMM operand
		};

		/// size of this operand (in bytes).
		uint8_t size;

		/// How is this operand accessed? (READ, WRITE or READ|WRITE)
		/// This field is combined of cs_ac_type.
		/// NOTE: this field is irrelevant if engine is compiled in DIET mode.
		uint8_t access;
	} cs_xtensa_op;

	// Instruction structure
	typedef struct cs_xtensa
	{
		/// Number of operands of this instruction.
		uint8_t op_count;

		/// operands for this instruction.
		cs_xtensa_op operands[4];

		/// The movement, in bytes, of the register window (see 5.3.6 Windowed
		/// Register Option Special Registers) of the ISA. e.g. if
		/// register_window_movement = 12 it means a12..a15 will be made a0..a3
		/// when ENTRY is called.
		/// @remarks This is only set for CALL4/8/12 and CALLX4/8/12 instructions.
		int8_t register_window_movement;
	} cs_xtensa;

	// Xtensa general purpose and floating
	// point registers.
	typedef enum xtensa_reg
	{
		XTENSA_REG_INVALID = 0,

		//> General purpose registers
		XTENSA_REG_A0,
		XTENSA_REG_A1,
		XTENSA_REG_A2,
		XTENSA_REG_A3,
		XTENSA_REG_A4,
		XTENSA_REG_A5,
		XTENSA_REG_A6,
		XTENSA_REG_A7,
		XTENSA_REG_A8,
		XTENSA_REG_A9,
		XTENSA_REG_A10,
		XTENSA_REG_A11,
		XTENSA_REG_A12,
		XTENSA_REG_A13,
		XTENSA_REG_A14,
		XTENSA_REG_A15,

		//> Floating point co-processor registers
		XTENSA_FP_REG_FR0,
		XTENSA_FP_REG_FR1,
		XTENSA_FP_REG_FR2,
		XTENSA_FP_REG_FR3,
		XTENSA_FP_REG_FR4,
		XTENSA_FP_REG_FR5,
		XTENSA_FP_REG_FR6,
		XTENSA_FP_REG_FR7,
		XTENSA_FP_REG_FR8,
		XTENSA_FP_REG_FR9,
		XTENSA_FP_REG_FR10,
		XTENSA_FP_REG_FR11,
		XTENSA_FP_REG_FR12,
		XTENSA_FP_REG_FR13,
		XTENSA_FP_REG_FR14,
		XTENSA_FP_REG_FR15,

		//> Boolean registers
		XTENSA_BR_REG_B0,
		XTENSA_BR_REG_B1,
		XTENSA_BR_REG_B2,
		XTENSA_BR_REG_B3,
		XTENSA_BR_REG_B4,
		XTENSA_BR_REG_B5,
		XTENSA_BR_REG_B6,
		XTENSA_BR_REG_B7,
		XTENSA_BR_REG_B8,
		XTENSA_BR_REG_B9,
		XTENSA_BR_REG_B10,
		XTENSA_BR_REG_B11,
		XTENSA_BR_REG_B12,
		XTENSA_BR_REG_B13,
		XTENSA_BR_REG_B14,
		XTENSA_BR_REG_B15,
	} xtensa_reg;

	typedef enum xtensa_special_reg
	{
		XTENSA_SPECIAL_REG_INVALID = 0,

		//> Xtensa special registers
		XTENSA_SPECIAL_REG_LBEG = 1 + 0,
		XTENSA_SPECIAL_REG_LEND = 1 + 1,
		XTENSA_SPECIAL_REG_LCOUNT = 1 + 2,
		XTENSA_SPECIAL_REG_SAR = 1 + 3,
		XTENSA_SPECIAL_REG_BR = 1 + 4,
		XTENSA_SPECIAL_REG_LITBASE = 1 + 5,
		XTENSA_SPECIAL_REG_SCOMPARE1 = 1 + 12,
		XTENSA_SPECIAL_REG_ACCLO = 1 + 16,
		XTENSA_SPECIAL_REG_ACCHI = 1 + 17,
		XTENSA_SPECIAL_REG_MR0 = 1 + 32,
		XTENSA_SPECIAL_REG_MR1 = 1 + 33,
		XTENSA_SPECIAL_REG_MR2 = 1 + 34,
		XTENSA_SPECIAL_REG_MR3 = 1 + 35,
		XTENSA_SPECIAL_REG_WINDOWBASE = 1 + 72,
		XTENSA_SPECIAL_REG_WINDOWSTART = 1 + 73,
		XTENSA_SPECIAL_REG_PTEVADDR = 1 + 83,
		XTENSA_SPECIAL_REG_MMID = 1 + 89,
		XTENSA_SPECIAL_REG_RASID = 1 + 90,
		XTENSA_SPECIAL_REG_ITLBCFG = 1 + 91,
		XTENSA_SPECIAL_REG_DTLBCFG = 1 + 92,
		XTENSA_SPECIAL_REG_IBREAKENABLE = 1 + 96,
		XTENSA_SPECIAL_REG_ATOMCTL = 1 + 99,
		XTENSA_SPECIAL_REG_DDR = 1 + 104,
		XTENSA_SPECIAL_REG_MEPS = 1 + 107,
		XTENSA_SPECIAL_REG_MEPC = 1 + 106,
		XTENSA_SPECIAL_REG_MESAVE = 1 + 108,
		XTENSA_SPECIAL_REG_MESR = 1 + 109,
		XTENSA_SPECIAL_REG_MECR = 1 + 110,
		XTENSA_SPECIAL_REG_MEVADDR = 1 + 111,
		XTENSA_SPECIAL_REG_IBREAKA0 = 1 + 128,
		XTENSA_SPECIAL_REG_IBREAKA1 = 1 + 129,
		XTENSA_SPECIAL_REG_DEBUGCAUSE = 1 + 233,
		XTENSA_SPECIAL_REG_DBREAKA0 = 1 + 144,
		XTENSA_SPECIAL_REG_DBREAKA1 = 1 + 145,
		XTENSA_SPECIAL_REG_DBREAKC0 = 1 + 160,
		XTENSA_SPECIAL_REG_DBREAKC1 = 1 + 161,
		XTENSA_SPECIAL_REG_EPC1 = 1 + 177,
		XTENSA_SPECIAL_REG_EPC2 = 1 + 178,
		XTENSA_SPECIAL_REG_EPC3 = 1 + 179,
		XTENSA_SPECIAL_REG_EPC4 = 1 + 180,
		XTENSA_SPECIAL_REG_EPC5 = 1 + 181,
		XTENSA_SPECIAL_REG_EPC6 = 1 + 182,
		XTENSA_SPECIAL_REG_EPC7 = 1 + 183,
		XTENSA_SPECIAL_REG_DEPC = 1 + 192,
		XTENSA_SPECIAL_REG_EPS2 = 1 + 194,
		XTENSA_SPECIAL_REG_EPS3 = 1 + 195,
		XTENSA_SPECIAL_REG_EPS4 = 1 + 196,
		XTENSA_SPECIAL_REG_EPS5 = 1 + 197,
		XTENSA_SPECIAL_REG_EPS6 = 1 + 198,
		XTENSA_SPECIAL_REG_EPS7 = 1 + 199,
		XTENSA_SPECIAL_REG_EXCSAVE1 = 1 + 209,
		XTENSA_SPECIAL_REG_EXCSAVE2 = 1 + 210,
		XTENSA_SPECIAL_REG_EXCSAVE3 = 1 + 211,
		XTENSA_SPECIAL_REG_EXCSAVE4 = 1 + 212,
		XTENSA_SPECIAL_REG_EXCSAVE5 = 1 + 213,
		XTENSA_SPECIAL_REG_EXCSAVE6 = 1 + 214,
		XTENSA_SPECIAL_REG_EXCSAVE7 = 1 + 215,
		XTENSA_SPECIAL_REG_CPENABLE = 1 + 224,
		XTENSA_SPECIAL_REG_INTERRUPT = 1 + 226,
		XTENSA_SPECIAL_REG_INTSET = 1 + 226,
		XTENSA_SPECIAL_REG_INTCLEAR = 1 + 227,
		XTENSA_SPECIAL_REG_INTENABLE = 1 + 228,
		XTENSA_SPECIAL_REG_PS = 1 + 230,
		XTENSA_SPECIAL_REG_VECBASE = 1 + 231,
		XTENSA_SPECIAL_REG_EXCCAUSE = 1 + 232,
		XTENSA_SPECIAL_REG_CCOUNT = 1 + 234,
		XTENSA_SPECIAL_REG_PRID = 1 + 235,
		XTENSA_SPECIAL_REG_ICOUNT = 1 + 236,
		XTENSA_SPECIAL_REG_ICOUNTLEVEL = 1 + 237,
		XTENSA_SPECIAL_REG_EXCVADDR = 1 + 238,
		XTENSA_SPECIAL_REG_CCOMPARE0 = 1 + 240,
		XTENSA_SPECIAL_REG_CCOMPARE1 = 1 + 241,
		XTENSA_SPECIAL_REG_CCOMPARE2 = 1 + 242,
		XTENSA_SPECIAL_REG_MISC0 = 1 + 244,
		XTENSA_SPECIAL_REG_MISC1 = 1 + 245,
		XTENSA_SPECIAL_REG_MISC2 = 1 + 246,
		XTENSA_SPECIAL_REG_MISC3 = 1 + 247,
	} xtensa_special_reg;

	typedef enum xtensa_user_reg
	{
		XTENSA_USER_REG_INVALID = 0,

		//> Xtensa user registers
		XTENSA_USER_REG_THREADPTR = 1 + 231,
		XTENSA_USER_REG_FCR = 1 + 232,
		XTENSA_USER_REG_FSR = 1 + 233,
	} xtensa_user_reg;

	typedef enum xtensa_insn_group
	{
		XTENSA_GRP_INVALID = 0,

		//> Xtensa instruction groups
		XTENSA_GRP_LOAD,
		XTENSA_GRP_STORE,
		XTENSA_GRP_MEMORY_ORDERING,
		XTENSA_GRP_JUMP_CALL,
		XTENSA_GRP_CONDITIONAL_BRANCH,
		XTENSA_GRP_MOVE,
		XTENSA_GRP_ARITHMETIC,
		XTENSA_GRP_BITWISE,
		XTENSA_GRP_SHIFT,
		XTENSA_GRP_PROCESSOR_CONTROL,
		XTENSA_GRP_LOOP,
		XTENSA_GRP_L32R,
		XTENSA_GRP_MAC16,
		XTENSA_GRP_MISC,
		XTENSA_GRP_COPROCESSOR,
		XTENSA_GRP_BOOLEAN,
		XTENSA_GRP_FLOATING_POINT,
		XTENSA_GRP_MULTIPROCESSOR_SYNCHRONIZATION,
	} xtensa_insn_group;

	typedef enum xtensa_insn
	{
		XTENSA_INSN_INVALID,

		//> Xtensa instructions
		XTENSA_INSN_ABS,
		XTENSA_INSN_ABS_S,
		XTENSA_INSN_ADD,
		XTENSA_INSN_ADD_N,
		XTENSA_INSN_ADD_S,
		XTENSA_INSN_ADDI,
		XTENSA_INSN_ADDI_N,
		XTENSA_INSN_ADDMI,
		XTENSA_INSN_ADDX2,
		XTENSA_INSN_ADDX4,
		XTENSA_INSN_ADDX8,
		XTENSA_INSN_ALL4,
		XTENSA_INSN_ALL8,
		XTENSA_INSN_AND,
		XTENSA_INSN_ANDB,
		XTENSA_INSN_ANDBC,
		XTENSA_INSN_ANY4,
		XTENSA_INSN_ANY8,
		XTENSA_INSN_BALL,
		XTENSA_INSN_BANY,
		XTENSA_INSN_BBC,
		XTENSA_INSN_BBCI,
		XTENSA_INSN_BBCI_L,
		XTENSA_INSN_BBS,
		XTENSA_INSN_BBSI,
		XTENSA_INSN_BBSI_L,
		XTENSA_INSN_BEQ,
		XTENSA_INSN_BEQI,
		XTENSA_INSN_BEQZ,
		XTENSA_INSN_BEQZ_N,
		XTENSA_INSN_BF,
		XTENSA_INSN_BGE,
		XTENSA_INSN_BGEI,
		XTENSA_INSN_BGEU,
		XTENSA_INSN_BGEUI,
		XTENSA_INSN_BGEZ,
		XTENSA_INSN_BLT,
		XTENSA_INSN_BLTI,
		XTENSA_INSN_BLTU,
		XTENSA_INSN_BLTUI,
		XTENSA_INSN_BLTZ,
		XTENSA_INSN_BNALL,
		XTENSA_INSN_BNE,
		XTENSA_INSN_BNEI,
		XTENSA_INSN_BNEZ,
		XTENSA_INSN_BNEZ_N,
		XTENSA_INSN_BNONE,
		XTENSA_INSN_BREAK,
		XTENSA_INSN_BREAK_N,
		XTENSA_INSN_BT,
		XTENSA_INSN_CALL0,
		XTENSA_INSN_CALL4,
		XTENSA_INSN_CALL8,
		XTENSA_INSN_CALL12,
		XTENSA_INSN_CALLX0,
		XTENSA_INSN_CALLX4,
		XTENSA_INSN_CALLX8,
		XTENSA_INSN_CALLX12,
		XTENSA_INSN_CEIL_S,
		XTENSA_INSN_CLAMPS,
		XTENSA_INSN_DHI,
		XTENSA_INSN_DHU,
		XTENSA_INSN_DHWB,
		XTENSA_INSN_DHWBI,
		XTENSA_INSN_DII,
		XTENSA_INSN_DIU,
		XTENSA_INSN_DIWB,
		XTENSA_INSN_DIWBI,
		XTENSA_INSN_DPFL,
		XTENSA_INSN_DPFR,
		XTENSA_INSN_DPFRO,
		XTENSA_INSN_DPFW,
		XTENSA_INSN_DPFWO,
		XTENSA_INSN_DSYNC,
		XTENSA_INSN_ENTRY,
		XTENSA_INSN_ESYNC,
		XTENSA_INSN_EXCW,
		XTENSA_INSN_EXTUI,
		XTENSA_INSN_EXTW,
		XTENSA_INSN_FLOAT_S,
		XTENSA_INSN_FLOOR_S,
		XTENSA_INSN_IDTLB,
		XTENSA_INSN_IHI,
		XTENSA_INSN_IHU,
		XTENSA_INSN_III,
		XTENSA_INSN_IITLB,
		XTENSA_INSN_IIU,
		XTENSA_INSN_ILL,
		XTENSA_INSN_ILL_N,
		XTENSA_INSN_IPF,
		XTENSA_INSN_IPFL,
		XTENSA_INSN_ISYNC,
		XTENSA_INSN_J,
		XTENSA_INSN_J_L,
		XTENSA_INSN_JX,
		XTENSA_INSN_L8UI,
		XTENSA_INSN_L16SI,
		XTENSA_INSN_L16UI,
		XTENSA_INSN_L32AI,
		XTENSA_INSN_L32E,
		XTENSA_INSN_L32I,
		XTENSA_INSN_L32I_N,
		XTENSA_INSN_L32R,
		XTENSA_INSN_LDCT,
		XTENSA_INSN_LDDEC,
		XTENSA_INSN_LDINC,
		XTENSA_INSN_LICT,
		XTENSA_INSN_LICW,
		XTENSA_INSN_LOOP,
		XTENSA_INSN_LOOPGTZ,
		XTENSA_INSN_LOOPNEZ,
		XTENSA_INSN_LSI,
		XTENSA_INSN_LSIU,
		XTENSA_INSN_LSX,
		XTENSA_INSN_LSXU,
		XTENSA_INSN_MADD_S,
		XTENSA_INSN_MAX,
		XTENSA_INSN_MAXU,
		XTENSA_INSN_MEMW,
		XTENSA_INSN_MIN,
		XTENSA_INSN_MINU,
		XTENSA_INSN_MOV,
		XTENSA_INSN_MOV_N,
		XTENSA_INSN_MOV_S,
		XTENSA_INSN_MOVEQZ,
		XTENSA_INSN_MOVEQZ_S,
		XTENSA_INSN_MOVF,
		XTENSA_INSN_MOVF_S,
		XTENSA_INSN_MOVGEZ,
		XTENSA_INSN_MOVGEZ_S,
		XTENSA_INSN_MOVI,
		XTENSA_INSN_MOVI_N,
		XTENSA_INSN_MOVLTZ,
		XTENSA_INSN_MOVLTZ_S,
		XTENSA_INSN_MOVNEZ,
		XTENSA_INSN_MOVNEZ_S,
		XTENSA_INSN_MOVSP,
		XTENSA_INSN_MOVT,
		XTENSA_INSN_MOVT_S,
		XTENSA_INSN_MSUB_S,
		XTENSA_INSN_MUL_AA_LL,
		XTENSA_INSN_MUL_AA_HL,
		XTENSA_INSN_MUL_AA_LH,
		XTENSA_INSN_MUL_AA_HH,
		XTENSA_INSN_MUL_AD_LL,
		XTENSA_INSN_MUL_AD_HL,
		XTENSA_INSN_MUL_AD_LH,
		XTENSA_INSN_MUL_AD_HH,
		XTENSA_INSN_MUL_DA_LL,
		XTENSA_INSN_MUL_DA_HL,
		XTENSA_INSN_MUL_DA_LH,
		XTENSA_INSN_MUL_DA_HH,
		XTENSA_INSN_MUL_DD_LL,
		XTENSA_INSN_MUL_DD_HL,
		XTENSA_INSN_MUL_DD_LH,
		XTENSA_INSN_MUL_DD_HH,
		XTENSA_INSN_MUL_S,
		XTENSA_INSN_MUL16S,
		XTENSA_INSN_MUL16U,
		XTENSA_INSN_MULA_AA_LL,
		XTENSA_INSN_MULA_AA_HL,
		XTENSA_INSN_MULA_AA_LH,
		XTENSA_INSN_MULA_AA_HH,
		XTENSA_INSN_MULA_AD_LL,
		XTENSA_INSN_MULA_AD_HL,
		XTENSA_INSN_MULA_AD_LH,
		XTENSA_INSN_MULA_AD_HH,
		XTENSA_INSN_MULA_DA_LL,
		XTENSA_INSN_MULA_DA_HL,
		XTENSA_INSN_MULA_DA_LH,
		XTENSA_INSN_MULA_DA_HH,
		XTENSA_INSN_MULA_DA_LLLDDEC,
		XTENSA_INSN_MULA_DA_HLLDDEC,
		XTENSA_INSN_MULA_DA_LHLDDEC,
		XTENSA_INSN_MULA_DA_HHLDDEC,
		XTENSA_INSN_MULA_DA_LLLDINC,
		XTENSA_INSN_MULA_DA_HLLDINC,
		XTENSA_INSN_MULA_DA_LHLDINC,
		XTENSA_INSN_MULA_DA_HHLDINC,
		XTENSA_INSN_MULA_DD_LL,
		XTENSA_INSN_MULA_DD_HL,
		XTENSA_INSN_MULA_DD_LH,
		XTENSA_INSN_MULA_DD_HH,
		XTENSA_INSN_MULA_DD_LLLDDEC,
		XTENSA_INSN_MULA_DD_HLLDDEC,
		XTENSA_INSN_MULA_DD_LHLDDEC,
		XTENSA_INSN_MULA_DD_HHLDDEC,
		XTENSA_INSN_MULA_DD_LLLDINC,
		XTENSA_INSN_MULA_DD_HLLDINC,
		XTENSA_INSN_MULA_DD_LHLDINC,
		XTENSA_INSN_MULA_DD_HHLDINC,
		XTENSA_INSN_MULL,
		XTENSA_INSN_MULS_AA_LL,
		XTENSA_INSN_MULS_AA_HL,
		XTENSA_INSN_MULS_AA_LH,
		XTENSA_INSN_MULS_AA_HH,
		XTENSA_INSN_MULS_AD_LL,
		XTENSA_INSN_MULS_AD_HL,
		XTENSA_INSN_MULS_AD_LH,
		XTENSA_INSN_MULS_AD_HH,
		XTENSA_INSN_MULS_DA_LL,
		XTENSA_INSN_MULS_DA_HL,
		XTENSA_INSN_MULS_DA_LH,
		XTENSA_INSN_MULS_DA_HH,
		XTENSA_INSN_MULS_DD_LL,
		XTENSA_INSN_MULS_DD_HL,
		XTENSA_INSN_MULS_DD_LH,
		XTENSA_INSN_MULS_DD_HH,
		XTENSA_INSN_MULSH,
		XTENSA_INSN_MULUH,
		XTENSA_INSN_NEG,
		XTENSA_INSN_NEG_S,
		XTENSA_INSN_NOP,
		XTENSA_INSN_NOP_N,
		XTENSA_INSN_NSA,
		XTENSA_INSN_NSAU,
		XTENSA_INSN_QEQ_S,
		XTENSA_INSN_OLE_S,
		XTENSA_INSN_OLT_S,
		XTENSA_INSN_OR,
		XTENSA_INSN_ORB,
		XTENSA_INSN_ORBS,
		XTENSA_INSN_PDTLB,
		XTENSA_INSN_PITLB,
		XTENSA_INSN_QUOS,
		XTENSA_INSN_QUOU,
		XTENSA_INSN_RDTLB0,
		XTENSA_INSN_RDTLB1,
		XTENSA_INSN_REMS,
		XTENSA_INSN_REMU,
		XTENSA_INSN_RER,
		XTENSA_INSN_RET,
		XTENSA_INSN_RET_N,
		XTENSA_INSN_RETW,
		XTENSA_INSN_RETW_N,
		XTENSA_INSN_RFDD,
		XTENSA_INSN_RFDE,
		XTENSA_INSN_RFDO,
		XTENSA_INSN_RFE,
		XTENSA_INSN_RFI,
		XTENSA_INSN_RFME,
		XTENSA_INSN_RFR,
		XTENSA_INSN_RFUE,
		XTENSA_INSN_RFWO,
		XTENSA_INSN_RFWU,
		XTENSA_INSN_RITLB0,
		XTENSA_INSN_RITLB1,
		XTENSA_INSN_ROTW,
		XTENSA_INSN_ROUND_S,
		XTENSA_INSN_RSIL,
		XTENSA_INSN_RSR,
		XTENSA_INSN_RSYNC,
		XTENSA_INSN_RUR,
		XTENSA_INSN_S8I,
		XTENSA_INSN_S16I,
		XTENSA_INSN_S32C1I,
		XTENSA_INSN_S32E,
		XTENSA_INSN_S32I,
		XTENSA_INSN_S32I_N,
		XTENSA_INSN_S32RI,
		XTENSA_INSN_SDCT,
		XTENSA_INSN_SEXT,
		XTENSA_INSN_SICT,
		XTENSA_INSN_SICW,
		XTENSA_INSN_SIMCALL,
		XTENSA_INSN_SLL,
		XTENSA_INSN_SLLI,
		XTENSA_INSN_SRA,
		XTENSA_INSN_SRAI,
		XTENSA_INSN_SRC,
		XTENSA_INSN_SRL,
		XTENSA_INSN_SRLI,
		XTENSA_INSN_SSA8B,
		XTENSA_INSN_SSA8L,
		XTENSA_INSN_SSAI,
		XTENSA_INSN_SSI,
		XTENSA_INSN_SSIU,
		XTENSA_INSN_SSL,
		XTENSA_INSN_SSR,
		XTENSA_INSN_SSX,
		XTENSA_INSN_SSXU,
		XTENSA_INSN_SUB,
		XTENSA_INSN_SUB_S,
		XTENSA_INSN_SUBX2,
		XTENSA_INSN_SUBX4,
		XTENSA_INSN_SUBX8,
		XTENSA_INSN_SYSCALL,
		XTENSA_INSN_TRUNC_S,
		XTENSA_INSN_UEQ_S,
		XTENSA_INSN_UFLOAT_S,
		XTENSA_INSN_ULE_S,
		XTENSA_INSN_ULT_S,
		XTENSA_INSN_UMUL_AA_LL,
		XTENSA_INSN_UMUL_AA_HL,
		XTENSA_INSN_UMUL_AA_LH,
		XTENSA_INSN_UMUL_AA_HH,
		XTENSA_INSN_UN_S,
		XTENSA_INSN_UTRUNC_S,
		XTENSA_INSN_WAITI,
		XTENSA_INSN_WDTLB,
		XTENSA_INSN_WER,
		XTENSA_INSN_WFR,
		XTENSA_INSN_WITLB,
		XTENSA_INSN_WSR,
		XTENSA_INSN_WUR,
		XTENSA_INSN_XOR,
		XTENSA_INSN_XORB,
		XTENSA_INSN_XSR,
		XTENSA_INSN__MAX,
	} xtensa_insn;

#ifdef __cplusplus
}
#endif

#endif
