*****************************************************************

  Device    [devAGND_S]

  Author    []

  Abstract  [THE DEVICE CAN BE USED FOR LUT.]

  Revision History:

********************************************************************************/
gate
device devAGND_S : device devA_S
{
    parameter
    (
        config bit INITA[31:0]       := 32'h0000_0000,        
        config string FGA_MODE       := "LUT5",              // "LUT5" "ROM" "WMUX" "ARITH"
        config string RAM_LUT_SEL    := "LUT",              // "RAM"  "LUT"  
        config string Y0MUX_SEL      := "FG"                // "FFAB" "FG" "CY" 
    );
    
    port
    (      
        output   Y0
    );
}; // end of device devAGND_S


/*******************************************************************************

  Device    [devAGND_S]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devAGND_S
{
    // Wires connecting to output ports

    wire ntY0MUX;

    // Internal wires
    wire ntFGA_Z;

    //
    // Connection to ports
    //

    Y0        <= ntY0MUX;   
    //
    // Instances. FGA section
    //

    device FGS FGA 
        parameter map
        (
            INIT        => INITA,
            MODE        => FGA_MODE,
            RAM_LUT_SEL => RAM_LUT_SEL
        )
        port map 
        (          
            Z    => ntFGA_Z 
        );

    device Y0MUX Y0MUX
        parameter map
        (
            CFG  => Y0MUX_SEL
        )       
        port map
        (
            FG  => ntFGA_Z,
            Z   => ntY0MUX
        );
}; // end of structure netlist of devAGND_S

timing tnl of devAGND_S
{   
   operator V_ZERO V_FGA
       parameter map
       (
           SECTION  => "A"
       )
       port map 
       (
          Z => Y0
       );
}
