<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: sdk/bsp/peripherals/include/hw_oqspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_937144c9b7a1e4674ae40c2b5f1a4e9d.html">peripherals</a></li><li class="navelem"><a class="el" href="dir_4127c30225f0c1d044a3c954a898f814.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hw_oqspi.h File Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a> &raquo; <a class="el" href="group___h_w___o_q_s_p_i.html">OQSPI Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Definition of API for the OQSPI Low Level Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="sdk__defs_8h_source.html">sdk_defs.h</a>&gt;</code><br />
</div>
<p><a href="hw__oqspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhw__oqspi__data__t.html">hw_oqspi_data_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This union is used in order to allow different size access when reading/writing to OQSPIF_READDATA_REG, OQSPIF_WRITEDATA_REG, OQSPIF_DUMMYDATA_REG because.  <a href="unionhw__oqspi__data__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__regs__t.html">hw_oqspi_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This struct is used in order to allow different size access when reading/writing to OQSPIF_READDATA_REG, OQSPIF_WRITEDATA_REG, OQSPIF_DUMMYDATA_REG because.  <a href="structhw__oqspi__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__manualmode__config__t.html">hw_oqspi_manualmode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC manual access mode configuration structure.  <a href="structhw__oqspi__manualmode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__automode__config__t.html">hw_oqspi_automode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC auto access mode configuration structure.  <a href="structhw__oqspi__automode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__config__t.html">hw_oqspi_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC configuration structure.  <a href="structhw__oqspi__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__read__instr__config__t.html">hw_oqspi_read_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instruction configuration structure (auto access mode)  <a href="structhw__oqspi__read__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__erase__instr__config__t.html">hw_oqspi_erase_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Erase instruction configuration structure (auto access mode)  <a href="structhw__oqspi__erase__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__read__status__instr__config__t.html">hw_oqspi_read_status_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC read status instruction configuration structure (auto access mode)  <a href="structhw__oqspi__read__status__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__write__enable__instr__config__t.html">hw_oqspi_write_enable_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC write enable instruction configuration structure (auto access mode)  <a href="structhw__oqspi__write__enable__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__page__program__instr__config__t.html">hw_oqspi_page_program_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Page Program instruction configuration structure (manual access mode)  <a href="structhw__oqspi__page__program__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__suspend__resume__instr__config__t.html">hw_oqspi_suspend_resume_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Erase suspend/resume instruction structure (auto access mode)  <a href="structhw__oqspi__suspend__resume__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__exit__continuous__mode__instr__config__t.html">hw_oqspi_exit_continuous_mode_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Exit Continuous Mode instruction configuration structure.  <a href="structhw__oqspi__exit__continuous__mode__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__aes__ctr__config__t.html">hw_oqspi_aes_ctr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC AES-CTR decryption configuration structure.  <a href="structhw__oqspi__aes__ctr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga3d6ebf366da1eb7869d427ec6fc99b3a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga3d6ebf366da1eb7869d427ec6fc99b3aa8c72961d134d0758b8829f5000e06e41">HW_OQSPI_ACCESS_MODE_MANUAL</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga3d6ebf366da1eb7869d427ec6fc99b3aa6ef6c82cacf1ea76a826e36e9f581a72">HW_OQSPI_ACCESS_MODE_AUTO</a> = 1
 }</td></tr>
<tr class="memdesc:ga3d6ebf366da1eb7869d427ec6fc99b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC memory access mode.  <a href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">More...</a><br /></td></tr>
<tr class="separator:ga3d6ebf366da1eb7869d427ec6fc99b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c3747aeb49311eaa46811d9578c4f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggad5c3747aeb49311eaa46811d9578c4f9a955bc50bd3288078ec86b0dc55958bed">HW_OQSPI_ADDR_SIZE_24</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad5c3747aeb49311eaa46811d9578c4f9ad38eea92e399a84d57e06dc49938c1d9">HW_OQSPI_ADDR_SIZE_32</a> = 1
 }</td></tr>
<tr class="memdesc:gad5c3747aeb49311eaa46811d9578c4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC memory address size.  <a href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">More...</a><br /></td></tr>
<tr class="separator:gad5c3747aeb49311eaa46811d9578c4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c19737945c0f14ab458f9ed7a6397ae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga8c19737945c0f14ab458f9ed7a6397aea47564f31c20482c0f37f7634d809ff9d">HW_OQSPI_BURST_LEN_LIMIT_UNSPECIFIED</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga8c19737945c0f14ab458f9ed7a6397aeae663f0ebc541b2dd76442fe3a5fe1c2f">HW_OQSPI_BURST_LEN_LIMIT_8_BYTES</a> = 1
 }</td></tr>
<tr class="memdesc:ga8c19737945c0f14ab458f9ed7a6397ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC burst length in automode when the read access in the AHB bus is an incremental burst of unspecified length.  <a href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">More...</a><br /></td></tr>
<tr class="separator:ga8c19737945c0f14ab458f9ed7a6397ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97721965f32d3cd669a5d04a51e1d6c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6caaef02737b3a2a11fd6289bd7244996ff">HW_OQSPI_BUS_MODE_SINGLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6cabe7ab71ca2a8b02b92ae8d2f7c695c05">HW_OQSPI_BUS_MODE_DUAL</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6ca884a87d91f7435e166cff9155ea662a0">HW_OQSPI_BUS_MODE_QUAD</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6cad671923697fb3a1f0c15c41ad8e4a58a">HW_OQSPI_BUS_MODE_OCTA</a> = 3
 }</td></tr>
<tr class="memdesc:gad97721965f32d3cd669a5d04a51e1d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC bus mode.  <a href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">More...</a><br /></td></tr>
<tr class="separator:gad97721965f32d3cd669a5d04a51e1d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d745fffe730955fb95fa102eadd3330"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">HW_OQSPI_BUS_STATUS</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga8d745fffe730955fb95fa102eadd3330a13d8e69c29dd2edfe0279bf514a5fb13">HW_OQSPI_BUS_STATUS_IDLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga8d745fffe730955fb95fa102eadd3330a1eeedce44955ad2e74c9686c8446cc4b">HW_OQSPI_BUS_STATUS_ACTIVE</a> = 1
 }</td></tr>
<tr class="memdesc:ga8d745fffe730955fb95fa102eadd3330"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPI Bus status.  <a href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">More...</a><br /></td></tr>
<tr class="separator:ga8d745fffe730955fb95fa102eadd3330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64887dd9c0e4c93928afede19cc1fbe0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga64887dd9c0e4c93928afede19cc1fbe0">HW_OQSPI_BUSY_LEVEL</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga64887dd9c0e4c93928afede19cc1fbe0a3354f1d15c3673cbdc3ce430e1677969">HW_OQSPI_BUSY_LEVEL_LOW</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga64887dd9c0e4c93928afede19cc1fbe0a91fa9ffa66657ad08ba4fad978d51922">HW_OQSPI_BUSY_LEVEL_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:ga64887dd9c0e4c93928afede19cc1fbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC device busy status setting.  <a href="group___h_w___o_q_s_p_i.html#ga64887dd9c0e4c93928afede19cc1fbe0">More...</a><br /></td></tr>
<tr class="separator:ga64887dd9c0e4c93928afede19cc1fbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e7a25d249366a3c1b1a72a688167aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaa0b70dec5e9e96f5ed4df50b765706a2f">HW_OQSPI_CLK_DIV_1</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaad3624389fd33f3ba4d93f8d25d40c6de">HW_OQSPI_CLK_DIV_2</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaad43c04cb55f938430df1f4fb4a113553">HW_OQSPI_CLK_DIV_4</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaa03dcbdefaf94e26eb9e6963a94d7e8f8">HW_OQSPI_CLK_DIV_8</a> = 3
 }</td></tr>
<tr class="memdesc:gaf1e7a25d249366a3c1b1a72a688167aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock divider.  <a href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">More...</a><br /></td></tr>
<tr class="separator:gaf1e7a25d249366a3c1b1a72a688167aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc79d6ed7d7d7d5bbebdf812d348930"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaadc79d6ed7d7d7d5bbebdf812d348930a5037e879a3bd3d8595c40f1a34273dcb">HW_OQSPI_CLK_MODE_LOW</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaadc79d6ed7d7d7d5bbebdf812d348930a19eecaf3e9b7363279de058b0659cdfc">HW_OQSPI_CLK_MODE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gaadc79d6ed7d7d7d5bbebdf812d348930"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock mode.  <a href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">More...</a><br /></td></tr>
<tr class="separator:gaadc79d6ed7d7d7d5bbebdf812d348930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88e18fcb2bfc66a2a27584d94aad1e0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa88e18fcb2bfc66a2a27584d94aad1e0">HW_OQSPI_CONTINUOUS_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaa88e18fcb2bfc66a2a27584d94aad1e0abcef79cc5020e04104b5566e1f9ce5cb">HW_OQSPI_CONTINUOUS_MODE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaa88e18fcb2bfc66a2a27584d94aad1e0a34c705530738185b539cf059f908c1c2">HW_OQSPI_CONTINUOUS_MODE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:gaa88e18fcb2bfc66a2a27584d94aad1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC continuous mode.  <a href="group___h_w___o_q_s_p_i.html#gaa88e18fcb2bfc66a2a27584d94aad1e0">More...</a><br /></td></tr>
<tr class="separator:gaa88e18fcb2bfc66a2a27584d94aad1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fef2a0144b703b8cdf01bdc32ac68ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga7fef2a0144b703b8cdf01bdc32ac68ffa6268084332ad767fdff91862a24f9684">HW_OQSPI_DIR_CHANGE_MODE_EACH_ACCESS</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7fef2a0144b703b8cdf01bdc32ac68ffa35866d1ae0e40e41d454ce36856fe74a">HW_OQSPI_DIR_CHANGE_MODE_DUMMY_ACCESS</a> = 1
 }</td></tr>
<tr class="memdesc:ga7fef2a0144b703b8cdf01bdc32ac68ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC direction change method in manual mode.  <a href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">More...</a><br /></td></tr>
<tr class="separator:ga7fef2a0144b703b8cdf01bdc32ac68ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1bb1ea74c9752cb0535ca12a416ecc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416ecca172f4ed3f5cf027be9b20de08ece9606">HW_OQSPI_DRIVE_CURRENT_4</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416eccaa1b9a6fd83dd64370fa34ee5581b9b87">HW_OQSPI_DRIVE_CURRENT_8</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416ecca106a3951c814706861d37397411d5c90">HW_OQSPI_DRIVE_CURRENT_12</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416eccac00a9f7ba318ec7ec943585b33735632">HW_OQSPI_DRIVE_CURRENT_16</a> = 3
 }</td></tr>
<tr class="memdesc:ga4f1bb1ea74c9752cb0535ca12a416ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC pads drive current strength.  <a href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">More...</a><br /></td></tr>
<tr class="separator:ga4f1bb1ea74c9752cb0535ca12a416ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e41c240d85c2dfa79f22627f58315a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga7e41c240d85c2dfa79f22627f58315a6a21280db80720c532750a99122c667d8b">HW_OQSPI_DUMMY_MODE_LAST_CLK</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7e41c240d85c2dfa79f22627f58315a6af9bad9562d25695eed25dfe62c9fbdc6">HW_OQSPI_DUMMY_MODE_LAST_2_CLK</a> = 1
 }</td></tr>
<tr class="memdesc:ga7e41c240d85c2dfa79f22627f58315a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock cycle where the bus switches to Hi-Z during the transmission of dummy bytes.  <a href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">More...</a><br /></td></tr>
<tr class="separator:ga7e41c240d85c2dfa79f22627f58315a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489654b192b6e920fea140ca4e9795cd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga489654b192b6e920fea140ca4e9795cd">HW_OQSPI_EXTRA_BYTE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga489654b192b6e920fea140ca4e9795cdaec6985e80fdb19f8fc19c3fe63c756ed">HW_OQSPI_EXTRA_BYTE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga489654b192b6e920fea140ca4e9795cda637698783afda6769a8235a85a05e006">HW_OQSPI_EXTRA_BYTE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga489654b192b6e920fea140ca4e9795cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC extra byte setting in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga489654b192b6e920fea140ca4e9795cd">More...</a><br /></td></tr>
<tr class="separator:ga489654b192b6e920fea140ca4e9795cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a5ebdaf3a6c94b52c23ce41414bf40"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga17a5ebdaf3a6c94b52c23ce41414bf40">HW_OQSPI_EXTRA_BYTE_HALF</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga17a5ebdaf3a6c94b52c23ce41414bf40a326ebe86a3ac27fd840dc8bb9d206fa3">HW_OQSPI_EXTRA_BYTE_HALF_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga17a5ebdaf3a6c94b52c23ce41414bf40a5d9b9ebf0ae9fe104a40d3c0d2e87c09">HW_OQSPI_EXTRA_BYTE_HALF_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga17a5ebdaf3a6c94b52c23ce41414bf40"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC extra byte half setting in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga17a5ebdaf3a6c94b52c23ce41414bf40">More...</a><br /></td></tr>
<tr class="separator:ga17a5ebdaf3a6c94b52c23ce41414bf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f1a40549bd8ac20158c5d11e76c131"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga57f1a40549bd8ac20158c5d11e76c131a6ec00bdb69bfcad5f8221b2fe6212c1e">HW_OQSPI_FULL_BUFFER_MODE_BLOCK</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga57f1a40549bd8ac20158c5d11e76c131a1a7a240fff76d280baad1879d1720600">HW_OQSPI_FULL_BUFFER_MODE_TERMINATE</a> = 1
 }</td></tr>
<tr class="memdesc:ga57f1a40549bd8ac20158c5d11e76c131"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC behavior in auto mode when the internal buffer is full and there are more data to be retrieved for the current burst.  <a href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">More...</a><br /></td></tr>
<tr class="separator:ga57f1a40549bd8ac20158c5d11e76c131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b84a0ec2dac224c85866fcf1c08168"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga90b84a0ec2dac224c85866fcf1c08168a19b596b0c9aa5d5e7b926c2ace871d46">HW_OQSPI_HREADY_MODE_WAIT</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga90b84a0ec2dac224c85866fcf1c08168a8b70b08440297717bf873d2c84a4f39e">HW_OQSPI_HREADY_MODE_NO_WAIT</a> = 1
 }</td></tr>
<tr class="memdesc:ga90b84a0ec2dac224c85866fcf1c08168"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.  <a href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">More...</a><br /></td></tr>
<tr class="separator:ga90b84a0ec2dac224c85866fcf1c08168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a4d8ed653f24e808aa9bffe08522ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaf2a4d8ed653f24e808aa9bffe08522ada839bebba022cc2dbe5d38d436a3e3c62">HW_OQSPI_IO_DIR_AUTO_SEL</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf2a4d8ed653f24e808aa9bffe08522adab60880d0627ddfdc155f516f0dd1b67d">HW_OQSPI_IO_DIR_OUTPUT</a> = 1
 }</td></tr>
<tr class="memdesc:gaf2a4d8ed653f24e808aa9bffe08522ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC pad direction.  <a href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">More...</a><br /></td></tr>
<tr class="separator:gaf2a4d8ed653f24e808aa9bffe08522ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e50e10c89b1c589e00e13b48e6aa5a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggad2e50e10c89b1c589e00e13b48e6aa5aadd994bc65674b182c88d9284c7bfee5c">HW_OQSPI_IO_VALUE_LOW</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad2e50e10c89b1c589e00e13b48e6aa5aa54936c08c17b36cea681a4cbb78fb9ac">HW_OQSPI_IO_VALUE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gad2e50e10c89b1c589e00e13b48e6aa5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC IO2/IO3 pad value.  <a href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">More...</a><br /></td></tr>
<tr class="separator:gad2e50e10c89b1c589e00e13b48e6aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92e0308c35de044b7472d1349844a49"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a59b198b92497396a95b20a5e56386e1f">HW_OQSPI_IO4_7_VALUE_0000</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49afef820e2703840c7e919160d316fa9b3">HW_OQSPI_IO4_7_VALUE_0001</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a6846881fabdff801280dd86e4bd5e248">HW_OQSPI_IO4_7_VALUE_0010</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a9371a4c8d3c856f2e4b5414071c887a1">HW_OQSPI_IO4_7_VALUE_0011</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a984d97a3b1e3d33168246a6f9a4c46e0">HW_OQSPI_IO4_7_VALUE_0100</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a2edc54495557aecb71cf0bdecf225b51">HW_OQSPI_IO4_7_VALUE_0101</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49ae2e20df01b0d799b0de4cfe7c7efadb1">HW_OQSPI_IO4_7_VALUE_0110</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a809b11f6b8141c3aad1b26bf7f65a70e">HW_OQSPI_IO4_7_VALUE_0111</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a7cb95f5f7bee50d05b37dba343adbdfa">HW_OQSPI_IO4_7_VALUE_1000</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a075c9362af0e3e45e6736d15ba435d8c">HW_OQSPI_IO4_7_VALUE_1001</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a06f583f0c5fbe838fb7100652aabb70d">HW_OQSPI_IO4_7_VALUE_1010</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49ad22fa3887c9f957939cfd5077b469394">HW_OQSPI_IO4_7_VALUE_1011</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a84b85ea1292c5beae972401a32504ac6">HW_OQSPI_IO4_7_VALUE_1100</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49aaa04184b57c9a0281a9cdbeaf859a504">HW_OQSPI_IO4_7_VALUE_1101</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a7ac1d4a1be6d70de0afafd645899af19">HW_OQSPI_IO4_7_VALUE_1110</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49af5aad5b4c464e96cd1102672c9752aad">HW_OQSPI_IO4_7_VALUE_1111</a>
<br />
 }</td></tr>
<tr class="memdesc:gab92e0308c35de044b7472d1349844a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC IO4-7 pads values.  <a href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">More...</a><br /></td></tr>
<tr class="separator:gab92e0308c35de044b7472d1349844a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd5a41492db69fb928c0f89c46b3cfa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga6cd5a41492db69fb928c0f89c46b3cfaa6f2ab0793c09fe40c289e85203d35fa0">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE_IGNORE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga6cd5a41492db69fb928c0f89c46b3cfaa07dcd97e1d079ed88862d3cf9420cc38">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE_AHB_ERROR</a> = 1
 }</td></tr>
<tr class="memdesc:ga6cd5a41492db69fb928c0f89c46b3cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled.  <a href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">More...</a><br /></td></tr>
<tr class="separator:ga6cd5a41492db69fb928c0f89c46b3cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc660dd8587ac11447e440b1c64794"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga03bc660dd8587ac11447e440b1c64794a62f7d068ecd8469ff5defd8f66167c1e">HW_OQSPI_OPCODE_LEN_1_BYTE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga03bc660dd8587ac11447e440b1c64794acea32a7ca54b7ec9f57133c0b5ae6118">HW_OQSPI_OPCODE_LEN_2_BYTES</a> = 1
 }</td></tr>
<tr class="memdesc:ga03bc660dd8587ac11447e440b1c64794"><td class="mdescLeft">&#160;</td><td class="mdescRight">The opcode length of the command phase.  <a href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">More...</a><br /></td></tr>
<tr class="separator:ga03bc660dd8587ac11447e440b1c64794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a712dc37b914dfd8cf2e3ad77e0ba2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga97a712dc37b914dfd8cf2e3ad77e0ba2acd7a40da9ff1ced9da9adbbdba88ffe0">HW_OQSPI_READ_PIPE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga97a712dc37b914dfd8cf2e3ad77e0ba2a82a9118509a943a0c35f3bf969fe553d">HW_OQSPI_READ_PIPE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga97a712dc37b914dfd8cf2e3ad77e0ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC read pipe setting.  <a href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">More...</a><br /></td></tr>
<tr class="separator:ga97a712dc37b914dfd8cf2e3ad77e0ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c79f4b66eeff970375055dba1b3d05b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05bac8713867928c1922352de1ac1739aba6">HW_OQSPI_READ_PIPE_DELAY_0</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba4da8ed84d7b81869632229b1e042ba42">HW_OQSPI_READ_PIPE_DELAY_1</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05baaaf4f704586100e99df7f54bc3b99dd7">HW_OQSPI_READ_PIPE_DELAY_2</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba833e2ebf39911b61094327814ca6ebac">HW_OQSPI_READ_PIPE_DELAY_3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba5118002d8a3754c216887fe911400841">HW_OQSPI_READ_PIPE_DELAY_4</a> = 4, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba1b1387f4056d6d70f53bdb506818caca">HW_OQSPI_READ_PIPE_DELAY_5</a> = 5, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba7b4881743f2b4228183db70e7d64cf9d">HW_OQSPI_READ_PIPE_DELAY_6</a> = 6, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05baa81f9720c364a5efd4738e7b6fb850e6">HW_OQSPI_READ_PIPE_DELAY_7</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:ga7c79f4b66eeff970375055dba1b3d05b"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Read pipe clock delay in relation to the falling edge of OSPI_SCK.  <a href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">More...</a><br /></td></tr>
<tr class="separator:ga7c79f4b66eeff970375055dba1b3d05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3531a628669e6d746f0d3f033ff1f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7b3531a628669e6d746f0d3f033ff1f6">HW_OQSPI_READ_STATUS_DUMMY_VAL</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga7b3531a628669e6d746f0d3f033ff1f6a9c2f60f62d8413e75de18b4f398479c1">HW_OQSPI_READ_STATUS_DUMMY_VAL_UNCHANGED</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7b3531a628669e6d746f0d3f033ff1f6a32f65aa6117f60343ad41102804016ef">HW_OQSPI_READ_STATUS_DUMMY_VAL_FORCED_ZERO</a> = 1
 }</td></tr>
<tr class="memdesc:ga7b3531a628669e6d746f0d3f033ff1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the value that is transferred on the OQSPI bus during the the dummy bytes phase.  <a href="group___h_w___o_q_s_p_i.html#ga7b3531a628669e6d746f0d3f033ff1f6">More...</a><br /></td></tr>
<tr class="separator:ga7b3531a628669e6d746f0d3f033ff1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a285d9467b5bfa6b014e86bcf5000a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga51a285d9467b5bfa6b014e86bcf5000aac315087fbeaea8eb51f6885132496d81">HW_OQSPI_SAMPLING_EDGE_POS</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga51a285d9467b5bfa6b014e86bcf5000aa6f1fbd3b684c25b3d63ff9fa89bc15cd">HW_OQSPI_SAMPLING_EDGE_NEG</a> = 1
 }</td></tr>
<tr class="memdesc:ga51a285d9467b5bfa6b014e86bcf5000a"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.  <a href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">More...</a><br /></td></tr>
<tr class="separator:ga51a285d9467b5bfa6b014e86bcf5000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba14c7c623ad217e168c2f083436c139"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139a57249ba455eb754271e7a8d4f5b40f9a">HW_OQSPI_SLEW_RATE_0</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139ae9ad04b4f6f24c732e1d46890c6f0a08">HW_OQSPI_SLEW_RATE_1</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139ad308621aa2b5400232464d0c5cd28de6">HW_OQSPI_SLEW_RATE_2</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139aeddf14b6dff6a3bbd0d857dc8daa2713">HW_OQSPI_SLEW_RATE_3</a> = 3
 }</td></tr>
<tr class="memdesc:gaba14c7c623ad217e168c2f083436c139"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC pads slew rate.  <a href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">More...</a><br /></td></tr>
<tr class="separator:gaba14c7c623ad217e168c2f083436c139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cda6904e8655af9583812dc4f55443"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">HW_OQSPI_ERASE_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443aef4704355288858caf380a3265ad270a">HW_OQSPI_ERASE_STATUS_NO</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443abb7b0db221db51b306aad3f3a1420e68">HW_OQSPI_ERASE_STATUS_PENDING</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443aa381edfb8300eed23d827c2b8edba492">HW_OQSPI_ERASE_STATUS_RUNNING</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443a3a10d0e0a0eb35e066a790aaabe58f09">HW_OQSPI_ERASE_STATUS_SUSPENDED</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443aca9e4f30095cf20794b9001689505879">HW_OQSPI_ERASE_STATUS_FINISHING</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:ga39cda6904e8655af9583812dc4f55443"><td class="mdescLeft">&#160;</td><td class="mdescRight">The status of sector/block erasing.  <a href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">More...</a><br /></td></tr>
<tr class="separator:ga39cda6904e8655af9583812dc4f55443"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac7e9f51caeadae7f927ef8d3b9d41d1b"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac7e9f51caeadae7f927ef8d3b9d41d1b">hw_oqspi_clock_enable</a> (void)</td></tr>
<tr class="memdesc:gac7e9f51caeadae7f927ef8d3b9d41d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable OQSPI controller clock. <br /></td></tr>
<tr class="separator:gac7e9f51caeadae7f927ef8d3b9d41d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2374aec62d27a16e50398cf26af8c6d"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab2374aec62d27a16e50398cf26af8c6d">hw_oqspi_clock_disable</a> (void)</td></tr>
<tr class="memdesc:gab2374aec62d27a16e50398cf26af8c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable OQSPI controller clock. <br /></td></tr>
<tr class="separator:gab2374aec62d27a16e50398cf26af8c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab073ed94fe1428dc7bf8d6cf008f238e"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab073ed94fe1428dc7bf8d6cf008f238e">hw_oqspi_cs_enable</a> (void)</td></tr>
<tr class="memdesc:gab073ed94fe1428dc7bf8d6cf008f238e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CS on OQSPI bus in manual access mode. <br /></td></tr>
<tr class="separator:gab073ed94fe1428dc7bf8d6cf008f238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd7ee9da128e260118d98e8fd01bd1c"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga5cd7ee9da128e260118d98e8fd01bd1c">hw_oqspi_cs_disable</a> (void)</td></tr>
<tr class="memdesc:ga5cd7ee9da128e260118d98e8fd01bd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CS on OQSPI bus in manual access mode. <br /></td></tr>
<tr class="separator:ga5cd7ee9da128e260118d98e8fd01bd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70539fd936b2eee29aaf387847da421"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">HW_OQSPI_BUS_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab70539fd936b2eee29aaf387847da421">hw_oqspi_get_bus_status</a> (void)</td></tr>
<tr class="memdesc:gab70539fd936b2eee29aaf387847da421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC Bus status.  <a href="group___h_w___o_q_s_p_i.html#gab70539fd936b2eee29aaf387847da421">More...</a><br /></td></tr>
<tr class="separator:gab70539fd936b2eee29aaf387847da421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f6488cf0a57bc322ff332920585e00"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga98f6488cf0a57bc322ff332920585e00">hw_oqspi_set_div</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a> div)</td></tr>
<tr class="memdesc:ga98f6488cf0a57bc322ff332920585e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC clock divider.  <a href="group___h_w___o_q_s_p_i.html#ga98f6488cf0a57bc322ff332920585e00">More...</a><br /></td></tr>
<tr class="separator:ga98f6488cf0a57bc322ff332920585e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbeabaa81429b0cd92e5605cca14c31"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga1cbeabaa81429b0cd92e5605cca14c31">hw_oqspi_get_div</a> (void)</td></tr>
<tr class="memdesc:ga1cbeabaa81429b0cd92e5605cca14c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC clock divider.  <a href="group___h_w___o_q_s_p_i.html#ga1cbeabaa81429b0cd92e5605cca14c31">More...</a><br /></td></tr>
<tr class="separator:ga1cbeabaa81429b0cd92e5605cca14c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6650e563c3c24a3ad7612a89c2dd312a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga6650e563c3c24a3ad7612a89c2dd312a">hw_oqspi_use_io4_7_as_gpio</a> (void)</td></tr>
<tr class="memdesc:ga6650e563c3c24a3ad7612a89c2dd312a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable using the upper 4 pins of the OQSPI controller as GPIO.  <a href="group___h_w___o_q_s_p_i.html#ga6650e563c3c24a3ad7612a89c2dd312a">More...</a><br /></td></tr>
<tr class="separator:ga6650e563c3c24a3ad7612a89c2dd312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb8a2e76d670723de66bf0e498eed6e"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4bb8a2e76d670723de66bf0e498eed6e">hw_oqspi_use_io4_7_for_octa_bus</a> (void)</td></tr>
<tr class="memdesc:ga4bb8a2e76d670723de66bf0e498eed6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the OQSPIC to make use of the upper 4 pins for transmitting data from/to the connected memory. <br /></td></tr>
<tr class="separator:ga4bb8a2e76d670723de66bf0e498eed6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb9e6fe1de2e8820d591b09107d0e26"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8bb9e6fe1de2e8820d591b09107d0e26">hw_oqspi_are_io4_7_gpio</a> (void)</td></tr>
<tr class="memdesc:ga8bb9e6fe1de2e8820d591b09107d0e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the upper 4 pins of the OQSPIC are used as GPIO.  <a href="group___h_w___o_q_s_p_i.html#ga8bb9e6fe1de2e8820d591b09107d0e26">More...</a><br /></td></tr>
<tr class="separator:ga8bb9e6fe1de2e8820d591b09107d0e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e240ca40bb4cc736bd09d5e3bd33952"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga0e240ca40bb4cc736bd09d5e3bd33952">hw_oqspi_set_manual_access_bus_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:ga0e240ca40bb4cc736bd09d5e3bd33952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC bus mode in manual access mode.  <a href="group___h_w___o_q_s_p_i.html#ga0e240ca40bb4cc736bd09d5e3bd33952">More...</a><br /></td></tr>
<tr class="separator:ga0e240ca40bb4cc736bd09d5e3bd33952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ba8f2e4c072507f26cd2610470cd36"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga01ba8f2e4c072507f26cd2610470cd36">hw_oqspi_set_access_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a> access_mode)</td></tr>
<tr class="memdesc:ga01ba8f2e4c072507f26cd2610470cd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC access mode.  <a href="group___h_w___o_q_s_p_i.html#ga01ba8f2e4c072507f26cd2610470cd36">More...</a><br /></td></tr>
<tr class="separator:ga01ba8f2e4c072507f26cd2610470cd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e830e7641527870a346df931aaf2e96"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga9e830e7641527870a346df931aaf2e96">hw_oqspi_get_access_mode</a> (void)</td></tr>
<tr class="memdesc:ga9e830e7641527870a346df931aaf2e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC access mode.  <a href="group___h_w___o_q_s_p_i.html#ga9e830e7641527870a346df931aaf2e96">More...</a><br /></td></tr>
<tr class="separator:ga9e830e7641527870a346df931aaf2e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be02e2094a37dcbb36e5d5258dee97a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4be02e2094a37dcbb36e5d5258dee97a">hw_oqspi_set_clock_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a> clk_mode)</td></tr>
<tr class="memdesc:ga4be02e2094a37dcbb36e5d5258dee97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC clock mode.  <a href="group___h_w___o_q_s_p_i.html#ga4be02e2094a37dcbb36e5d5258dee97a">More...</a><br /></td></tr>
<tr class="separator:ga4be02e2094a37dcbb36e5d5258dee97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303805abacd1fd2ded4e772f039d5fc3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga303805abacd1fd2ded4e772f039d5fc3">hw_oqspi_get_clock_mode</a> (void)</td></tr>
<tr class="memdesc:ga303805abacd1fd2ded4e772f039d5fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC clock mode.  <a href="group___h_w___o_q_s_p_i.html#ga303805abacd1fd2ded4e772f039d5fc3">More...</a><br /></td></tr>
<tr class="separator:ga303805abacd1fd2ded4e772f039d5fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e7d85b9a818d048f2fa5d551d2986a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga41e7d85b9a818d048f2fa5d551d2986a">hw_oqspi_set_io2_direction</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga41e7d85b9a818d048f2fa5d551d2986a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OSPI_IO2 direction.  <a href="group___h_w___o_q_s_p_i.html#ga41e7d85b9a818d048f2fa5d551d2986a">More...</a><br /></td></tr>
<tr class="separator:ga41e7d85b9a818d048f2fa5d551d2986a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029f1e48329a0730a9729726164002b5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga029f1e48329a0730a9729726164002b5">hw_oqspi_get_io2_direction</a> (void)</td></tr>
<tr class="memdesc:ga029f1e48329a0730a9729726164002b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OSPI_IO2 direction.  <a href="group___h_w___o_q_s_p_i.html#ga029f1e48329a0730a9729726164002b5">More...</a><br /></td></tr>
<tr class="separator:ga029f1e48329a0730a9729726164002b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eec388956a77571b680dffe4fb1aa3b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga2eec388956a77571b680dffe4fb1aa3b">hw_oqspi_set_io3_direction</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga2eec388956a77571b680dffe4fb1aa3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OSPI_IO3 direction.  <a href="group___h_w___o_q_s_p_i.html#ga2eec388956a77571b680dffe4fb1aa3b">More...</a><br /></td></tr>
<tr class="separator:ga2eec388956a77571b680dffe4fb1aa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f6cdd590f4fef09419707d6add0e3b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga72f6cdd590f4fef09419707d6add0e3b">hw_oqspi_get_io3_direction</a> (void)</td></tr>
<tr class="memdesc:ga72f6cdd590f4fef09419707d6add0e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OSPI_IO3 direction.  <a href="group___h_w___o_q_s_p_i.html#ga72f6cdd590f4fef09419707d6add0e3b">More...</a><br /></td></tr>
<tr class="separator:ga72f6cdd590f4fef09419707d6add0e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f96f76ec23cd338011be2b2ce2777c7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7f96f76ec23cd338011be2b2ce2777c7">hw_oqspi_set_io4_7_direction</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga7f96f76ec23cd338011be2b2ce2777c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OSPI_IO4 - OSPI_IO7 direction.  <a href="group___h_w___o_q_s_p_i.html#ga7f96f76ec23cd338011be2b2ce2777c7">More...</a><br /></td></tr>
<tr class="separator:ga7f96f76ec23cd338011be2b2ce2777c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6053d89d3fe37f305fdee54fa508095"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa6053d89d3fe37f305fdee54fa508095">hw_oqspi_get_io4_7_direction</a> (void)</td></tr>
<tr class="memdesc:gaa6053d89d3fe37f305fdee54fa508095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OSPI_IO4 - OSPI_IO7 direction.  <a href="group___h_w___o_q_s_p_i.html#gaa6053d89d3fe37f305fdee54fa508095">More...</a><br /></td></tr>
<tr class="separator:gaa6053d89d3fe37f305fdee54fa508095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a920ea0879277b437458a4a0528d0a2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga9a920ea0879277b437458a4a0528d0a2">hw_oqspi_set_io2_value</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga9a920ea0879277b437458a4a0528d0a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of OSPI_IO2 pad when OSPI_IO2 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga9a920ea0879277b437458a4a0528d0a2">More...</a><br /></td></tr>
<tr class="separator:ga9a920ea0879277b437458a4a0528d0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894c858066bb08d6a7ad0f128e50866a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga894c858066bb08d6a7ad0f128e50866a">hw_oqspi_get_io2_value</a> (void)</td></tr>
<tr class="memdesc:ga894c858066bb08d6a7ad0f128e50866a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of OSPI_IO2 pad when OSPI_IO2 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga894c858066bb08d6a7ad0f128e50866a">More...</a><br /></td></tr>
<tr class="separator:ga894c858066bb08d6a7ad0f128e50866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5951ca0df71a0123caebe1a6ed2d1645"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga5951ca0df71a0123caebe1a6ed2d1645">hw_oqspi_set_io3_value</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga5951ca0df71a0123caebe1a6ed2d1645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of OSPI_IO3 pad when OSPI_IO3 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga5951ca0df71a0123caebe1a6ed2d1645">More...</a><br /></td></tr>
<tr class="separator:ga5951ca0df71a0123caebe1a6ed2d1645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef35acf974ef22297f1d0f34988b8e9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8ef35acf974ef22297f1d0f34988b8e9">hw_oqspi_get_io3_value</a> (void)</td></tr>
<tr class="memdesc:ga8ef35acf974ef22297f1d0f34988b8e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of OSPI_IO3 pad when OSPI_IO3 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga8ef35acf974ef22297f1d0f34988b8e9">More...</a><br /></td></tr>
<tr class="separator:ga8ef35acf974ef22297f1d0f34988b8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf631ad8c8a4c695efaccc5e624f6661"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gabf631ad8c8a4c695efaccc5e624f6661">hw_oqspi_set_io4_7_value</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a> value)</td></tr>
<tr class="memdesc:gabf631ad8c8a4c695efaccc5e624f6661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of OSPI_IO4-7 pads when OSPI_IO4-7 direction is output.  <a href="group___h_w___o_q_s_p_i.html#gabf631ad8c8a4c695efaccc5e624f6661">More...</a><br /></td></tr>
<tr class="separator:gabf631ad8c8a4c695efaccc5e624f6661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c201be6991b7b7e6d74c47fa9620885"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3c201be6991b7b7e6d74c47fa9620885">hw_oqspi_get_io4_7_value</a> (void)</td></tr>
<tr class="memdesc:ga3c201be6991b7b7e6d74c47fa9620885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of OSPI_IO4-7 pad when OSPI_IO4-7 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga3c201be6991b7b7e6d74c47fa9620885">More...</a><br /></td></tr>
<tr class="separator:ga3c201be6991b7b7e6d74c47fa9620885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a4d0ed7a61d21c72d3b719235f0265"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga80a4d0ed7a61d21c72d3b719235f0265">hw_oqspi_set_io</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:ga80a4d0ed7a61d21c72d3b719235f0265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction and the level of OQSPIC IOs based on the Bus Mode.  <a href="group___h_w___o_q_s_p_i.html#ga80a4d0ed7a61d21c72d3b719235f0265">More...</a><br /></td></tr>
<tr class="separator:ga80a4d0ed7a61d21c72d3b719235f0265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2bc1cd8f772f5c2e39d9ea6857e0b5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaff2bc1cd8f772f5c2e39d9ea6857e0b5">hw_oqspi_set_hready_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a> mode)</td></tr>
<tr class="memdesc:gaff2bc1cd8f772f5c2e39d9ea6857e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC HReady signal mode.  <a href="group___h_w___o_q_s_p_i.html#gaff2bc1cd8f772f5c2e39d9ea6857e0b5">More...</a><br /></td></tr>
<tr class="separator:gaff2bc1cd8f772f5c2e39d9ea6857e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66350188a1e7c30e285e5e54ae6a92f4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga66350188a1e7c30e285e5e54ae6a92f4">hw_oqspi_get_hready_mode</a> (void)</td></tr>
<tr class="memdesc:ga66350188a1e7c30e285e5e54ae6a92f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC HReady signal mode.  <a href="group___h_w___o_q_s_p_i.html#ga66350188a1e7c30e285e5e54ae6a92f4">More...</a><br /></td></tr>
<tr class="separator:ga66350188a1e7c30e285e5e54ae6a92f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8109b4bb851a6968d365f0b3f90bd2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c8109b4bb851a6968d365f0b3f90bd2">hw_oqspi_set_read_sampling_edge</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a> edge)</td></tr>
<tr class="memdesc:ga8c8109b4bb851a6968d365f0b3f90bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC read sampling edge.  <a href="group___h_w___o_q_s_p_i.html#ga8c8109b4bb851a6968d365f0b3f90bd2">More...</a><br /></td></tr>
<tr class="separator:ga8c8109b4bb851a6968d365f0b3f90bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66541d30bba4931af2f126d89499f7e7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga66541d30bba4931af2f126d89499f7e7">hw_oqspi_get_read_sampling_edge</a> (void)</td></tr>
<tr class="memdesc:ga66541d30bba4931af2f126d89499f7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC read sampling edge.  <a href="group___h_w___o_q_s_p_i.html#ga66541d30bba4931af2f126d89499f7e7">More...</a><br /></td></tr>
<tr class="separator:ga66541d30bba4931af2f126d89499f7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7d88f6d935fa2d7dfd80c1bcd4e7fc47">hw_oqspi_set_read_pipe</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a> read_pipe)</td></tr>
<tr class="memdesc:ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC data read pipe status.  <a href="group___h_w___o_q_s_p_i.html#ga7d88f6d935fa2d7dfd80c1bcd4e7fc47">More...</a><br /></td></tr>
<tr class="separator:ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa460a51c8018fb6dd355a9604731f14b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa460a51c8018fb6dd355a9604731f14b">hw_oqspi_get_read_pipe</a> (void)</td></tr>
<tr class="memdesc:gaa460a51c8018fb6dd355a9604731f14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC read pipe status.  <a href="group___h_w___o_q_s_p_i.html#gaa460a51c8018fb6dd355a9604731f14b">More...</a><br /></td></tr>
<tr class="separator:gaa460a51c8018fb6dd355a9604731f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86">hw_oqspi_set_read_pipe_clock_delay</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a> delay)</td></tr>
<tr class="memdesc:gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the OQSPIC read pipe clock delay.  <a href="group___h_w___o_q_s_p_i.html#gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86">More...</a><br /></td></tr>
<tr class="separator:gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac676db4a82c848d109df87c1952b3d3f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac676db4a82c848d109df87c1952b3d3f">hw_oqspi_get_read_pipe_clock_delay</a> (void)</td></tr>
<tr class="memdesc:gac676db4a82c848d109df87c1952b3d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC read pipe clock delay.  <a href="group___h_w___o_q_s_p_i.html#gac676db4a82c848d109df87c1952b3d3f">More...</a><br /></td></tr>
<tr class="separator:gac676db4a82c848d109df87c1952b3d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0ed0a4155eaae840523c30214a8388"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaaa0ed0a4155eaae840523c30214a8388">hw_oqspi_set_full_buffer_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a> full_buffer_mode)</td></tr>
<tr class="memdesc:gaaa0ed0a4155eaae840523c30214a8388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC full buffer mode.  <a href="group___h_w___o_q_s_p_i.html#gaaa0ed0a4155eaae840523c30214a8388">More...</a><br /></td></tr>
<tr class="separator:gaaa0ed0a4155eaae840523c30214a8388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68de590cb1fde6fff16076555b0cc322"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga68de590cb1fde6fff16076555b0cc322">hw_oqspi_get_full_buffer_mode</a> (void)</td></tr>
<tr class="memdesc:ga68de590cb1fde6fff16076555b0cc322"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC full buffer mode.  <a href="group___h_w___o_q_s_p_i.html#ga68de590cb1fde6fff16076555b0cc322">More...</a><br /></td></tr>
<tr class="separator:ga68de590cb1fde6fff16076555b0cc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb112ffee23a332c1921cd39ff30cdf6"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gabb112ffee23a332c1921cd39ff30cdf6">hw_oqspi_set_address_size</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a> addr_size)</td></tr>
<tr class="memdesc:gabb112ffee23a332c1921cd39ff30cdf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC address size.  <a href="group___h_w___o_q_s_p_i.html#gabb112ffee23a332c1921cd39ff30cdf6">More...</a><br /></td></tr>
<tr class="separator:gabb112ffee23a332c1921cd39ff30cdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452071a656ea27de0383801becbbf7ed"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga452071a656ea27de0383801becbbf7ed">hw_oqspi_get_address_size</a> (void)</td></tr>
<tr class="memdesc:ga452071a656ea27de0383801becbbf7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC address size.  <a href="group___h_w___o_q_s_p_i.html#ga452071a656ea27de0383801becbbf7ed">More...</a><br /></td></tr>
<tr class="separator:ga452071a656ea27de0383801becbbf7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4e5acf11727035a40e8cef48b527cb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4a4e5acf11727035a40e8cef48b527cb">hw_oqspi_set_opcode_len</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a> opcode_len)</td></tr>
<tr class="memdesc:ga4a4e5acf11727035a40e8cef48b527cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC opcode length in auto mode.  <a href="group___h_w___o_q_s_p_i.html#ga4a4e5acf11727035a40e8cef48b527cb">More...</a><br /></td></tr>
<tr class="separator:ga4a4e5acf11727035a40e8cef48b527cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23853f1322e48c838ce21bfcc8ca7fe0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga23853f1322e48c838ce21bfcc8ca7fe0">hw_oqspi_get_opcode_len</a> (void)</td></tr>
<tr class="memdesc:ga23853f1322e48c838ce21bfcc8ca7fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC opcode length in auto mode.  <a href="group___h_w___o_q_s_p_i.html#ga23853f1322e48c838ce21bfcc8ca7fe0">More...</a><br /></td></tr>
<tr class="separator:ga23853f1322e48c838ce21bfcc8ca7fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac045551f2f750f3b2f2cc5f07ba335e3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac045551f2f750f3b2f2cc5f07ba335e3">hw_oqspi_set_dummy_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a> dummy_mode)</td></tr>
<tr class="memdesc:gac045551f2f750f3b2f2cc5f07ba335e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC dummy mode.  <a href="group___h_w___o_q_s_p_i.html#gac045551f2f750f3b2f2cc5f07ba335e3">More...</a><br /></td></tr>
<tr class="separator:gac045551f2f750f3b2f2cc5f07ba335e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000abafab97294118fcd1f379775bd43"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga000abafab97294118fcd1f379775bd43">hw_oqspi_get_dummy_mode</a> (void)</td></tr>
<tr class="memdesc:ga000abafab97294118fcd1f379775bd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC dummy mode.  <a href="group___h_w___o_q_s_p_i.html#ga000abafab97294118fcd1f379775bd43">More...</a><br /></td></tr>
<tr class="separator:ga000abafab97294118fcd1f379775bd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026ccf42ced1cdb5b5cbd7f646dd8e95"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga026ccf42ced1cdb5b5cbd7f646dd8e95">hw_oqspi_set_dir_change_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a> dir_change_mode)</td></tr>
<tr class="memdesc:ga026ccf42ced1cdb5b5cbd7f646dd8e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC direction change mode in manual access mode.  <a href="group___h_w___o_q_s_p_i.html#ga026ccf42ced1cdb5b5cbd7f646dd8e95">More...</a><br /></td></tr>
<tr class="separator:ga026ccf42ced1cdb5b5cbd7f646dd8e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0027a7cb9a5f908fd2993f8c1bef96c9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga0027a7cb9a5f908fd2993f8c1bef96c9">hw_oqspi_get_dir_change_mode</a> (void)</td></tr>
<tr class="memdesc:ga0027a7cb9a5f908fd2993f8c1bef96c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC direction change mode in manual access mode.  <a href="group___h_w___o_q_s_p_i.html#ga0027a7cb9a5f908fd2993f8c1bef96c9">More...</a><br /></td></tr>
<tr class="separator:ga0027a7cb9a5f908fd2993f8c1bef96c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8cf3933b102c484da72087dd2cc97f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gacf8cf3933b102c484da72087dd2cc97f">hw_oqspi_set_mapped_addr_read_access_response</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> read_access_response)</td></tr>
<tr class="memdesc:gacf8cf3933b102c484da72087dd2cc97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled.  <a href="group___h_w___o_q_s_p_i.html#gacf8cf3933b102c484da72087dd2cc97f">More...</a><br /></td></tr>
<tr class="separator:gacf8cf3933b102c484da72087dd2cc97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad48ecf793deb08d142da0de7579561e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaad48ecf793deb08d142da0de7579561e">hw_oqspi_get_mapped_addr_read_access_response</a> (void)</td></tr>
<tr class="memdesc:gaad48ecf793deb08d142da0de7579561e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled.  <a href="group___h_w___o_q_s_p_i.html#gaad48ecf793deb08d142da0de7579561e">More...</a><br /></td></tr>
<tr class="separator:gaad48ecf793deb08d142da0de7579561e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a66a4f882e24ca31513bbc298f6b94"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga32a66a4f882e24ca31513bbc298f6b94">hw_oqspi_set_burst_len_limit</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a> burst_len_limit)</td></tr>
<tr class="memdesc:ga32a66a4f882e24ca31513bbc298f6b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC burst length in auto mode when the read access in the AHB bus is an incremental burst of unspecified length.  <a href="group___h_w___o_q_s_p_i.html#ga32a66a4f882e24ca31513bbc298f6b94">More...</a><br /></td></tr>
<tr class="separator:ga32a66a4f882e24ca31513bbc298f6b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60033d59fc800fd26e52d15da1aa8c05"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga60033d59fc800fd26e52d15da1aa8c05">hw_oqspi_get_burst_len_limit</a> (void)</td></tr>
<tr class="memdesc:ga60033d59fc800fd26e52d15da1aa8c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC burst length in auto mode when the read access in the AHB bus is an incremental burst of unspecified length.  <a href="group___h_w___o_q_s_p_i.html#ga60033d59fc800fd26e52d15da1aa8c05">More...</a><br /></td></tr>
<tr class="separator:ga60033d59fc800fd26e52d15da1aa8c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb528431b47dcde8f181da5baec9662"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7bb528431b47dcde8f181da5baec9662">hw_oqspi_set_slew_rate</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a> slew_rate)</td></tr>
<tr class="memdesc:ga7bb528431b47dcde8f181da5baec9662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set slew rate of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#ga7bb528431b47dcde8f181da5baec9662">More...</a><br /></td></tr>
<tr class="separator:ga7bb528431b47dcde8f181da5baec9662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf936a7f4e221cd4878cf05cd386bca89"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf936a7f4e221cd4878cf05cd386bca89">hw_oqspi_get_slew_rate</a> (void)</td></tr>
<tr class="memdesc:gaf936a7f4e221cd4878cf05cd386bca89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get slew rate of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#gaf936a7f4e221cd4878cf05cd386bca89">More...</a><br /></td></tr>
<tr class="separator:gaf936a7f4e221cd4878cf05cd386bca89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75cdefc96f4297abe9105700eef49c2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad75cdefc96f4297abe9105700eef49c2">hw_oqspi_set_drive_current</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a> drive_current)</td></tr>
<tr class="memdesc:gad75cdefc96f4297abe9105700eef49c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set drive current of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#gad75cdefc96f4297abe9105700eef49c2">More...</a><br /></td></tr>
<tr class="separator:gad75cdefc96f4297abe9105700eef49c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b2271266b2a573693539181205d699"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga40b2271266b2a573693539181205d699">hw_oqspi_get_drive_current</a> (void)</td></tr>
<tr class="memdesc:ga40b2271266b2a573693539181205d699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get drive current of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#ga40b2271266b2a573693539181205d699">More...</a><br /></td></tr>
<tr class="separator:ga40b2271266b2a573693539181205d699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2284582a9eb8f3f07508cf4787a7ec1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab2284582a9eb8f3f07508cf4787a7ec1">hw_oqspi_set_dummy_bytes</a> (uint8_t dummy_bytes)</td></tr>
<tr class="memdesc:gab2284582a9eb8f3f07508cf4787a7ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of dummy bytes in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#gab2284582a9eb8f3f07508cf4787a7ec1">More...</a><br /></td></tr>
<tr class="separator:gab2284582a9eb8f3f07508cf4787a7ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c046fc78f09f00bd1ba2b923261732d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4c046fc78f09f00bd1ba2b923261732d">hw_oqspi_get_dummy_bytes</a> (void)</td></tr>
<tr class="memdesc:ga4c046fc78f09f00bd1ba2b923261732d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dummy bytes in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga4c046fc78f09f00bd1ba2b923261732d">More...</a><br /></td></tr>
<tr class="separator:ga4c046fc78f09f00bd1ba2b923261732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4de5b6986066a05441642b6a93b7b2e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad4de5b6986066a05441642b6a93b7b2e">hw_oqspi_set_read_status_dummy_bytes</a> (uint8_t dummy_bytes)</td></tr>
<tr class="memdesc:gad4de5b6986066a05441642b6a93b7b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of dummy bytes during the read status instruction in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#gad4de5b6986066a05441642b6a93b7b2e">More...</a><br /></td></tr>
<tr class="separator:gad4de5b6986066a05441642b6a93b7b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a80942c196df8666015679765e836f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga46a80942c196df8666015679765e836f">hw_oqspi_get_read_status_dummy_bytes</a> (void)</td></tr>
<tr class="memdesc:ga46a80942c196df8666015679765e836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dummy bytes during the read status instruction in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga46a80942c196df8666015679765e836f">More...</a><br /></td></tr>
<tr class="separator:ga46a80942c196df8666015679765e836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ec19511a4f23c950e5030e72db13f5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa5ec19511a4f23c950e5030e72db13f5">hw_oqspi_set_read_cs_idle_delay</a> (uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:gaa5ec19511a4f23c950e5030e72db13f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between two consecutive read commands.  <a href="group___h_w___o_q_s_p_i.html#gaa5ec19511a4f23c950e5030e72db13f5">More...</a><br /></td></tr>
<tr class="separator:gaa5ec19511a4f23c950e5030e72db13f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa2432fcf8a35bd01166e97eb22bf22"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gacfa2432fcf8a35bd01166e97eb22bf22">hw_oqspi_set_erase_cs_idle_delay</a> (uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:gacfa2432fcf8a35bd01166e97eb22bf22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between a write enable, erase, erase suspend and erase resume instruction and the next consecutive command.  <a href="group___h_w___o_q_s_p_i.html#gacfa2432fcf8a35bd01166e97eb22bf22">More...</a><br /></td></tr>
<tr class="separator:gacfa2432fcf8a35bd01166e97eb22bf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395916d610ee38e29991b347a2a0495b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga395916d610ee38e29991b347a2a0495b">hw_oqspi_read32</a> (void)</td></tr>
<tr class="memdesc:ga395916d610ee38e29991b347a2a0495b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the external device to the OQSPIC (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga395916d610ee38e29991b347a2a0495b">More...</a><br /></td></tr>
<tr class="separator:ga395916d610ee38e29991b347a2a0495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee869f961abd4ab2e8677a1a3c887ce"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8ee869f961abd4ab2e8677a1a3c887ce">hw_oqspi_read16</a> (void)</td></tr>
<tr class="memdesc:ga8ee869f961abd4ab2e8677a1a3c887ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the external device to the OQSPIC (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga8ee869f961abd4ab2e8677a1a3c887ce">More...</a><br /></td></tr>
<tr class="separator:ga8ee869f961abd4ab2e8677a1a3c887ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d4a01c823bd8a80d1f6989d3b7f21e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga04d4a01c823bd8a80d1f6989d3b7f21e">hw_oqspi_read8</a> (void)</td></tr>
<tr class="memdesc:ga04d4a01c823bd8a80d1f6989d3b7f21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the external device to the OQSPIC (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga04d4a01c823bd8a80d1f6989d3b7f21e">More...</a><br /></td></tr>
<tr class="separator:ga04d4a01c823bd8a80d1f6989d3b7f21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35283b69128f1a92ba4db2fa179640d2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga35283b69128f1a92ba4db2fa179640d2">hw_oqspi_write32</a> (uint32_t data)</td></tr>
<tr class="memdesc:ga35283b69128f1a92ba4db2fa179640d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the OQSPIC to the external device (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga35283b69128f1a92ba4db2fa179640d2">More...</a><br /></td></tr>
<tr class="separator:ga35283b69128f1a92ba4db2fa179640d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67ebe8bdc94b95cb223335843bed070"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf67ebe8bdc94b95cb223335843bed070">hw_oqspi_write16</a> (uint16_t data)</td></tr>
<tr class="memdesc:gaf67ebe8bdc94b95cb223335843bed070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the OQSPIC to the external device (manual mode)  <a href="group___h_w___o_q_s_p_i.html#gaf67ebe8bdc94b95cb223335843bed070">More...</a><br /></td></tr>
<tr class="separator:gaf67ebe8bdc94b95cb223335843bed070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591d822300132f124d5fd591879680cd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga591d822300132f124d5fd591879680cd">hw_oqspi_write8</a> (uint8_t data)</td></tr>
<tr class="memdesc:ga591d822300132f124d5fd591879680cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the OQSPIC to the external device (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga591d822300132f124d5fd591879680cd">More...</a><br /></td></tr>
<tr class="separator:ga591d822300132f124d5fd591879680cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69211887e3c0d34c33eddc5cc198594e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga69211887e3c0d34c33eddc5cc198594e">hw_oqspi_dummy32</a> (void)</td></tr>
<tr class="memdesc:ga69211887e3c0d34c33eddc5cc198594e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 32-bit transfer.  <a href="group___h_w___o_q_s_p_i.html#ga69211887e3c0d34c33eddc5cc198594e">More...</a><br /></td></tr>
<tr class="separator:ga69211887e3c0d34c33eddc5cc198594e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c553856db70ad20d628c035a82ffa2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga21c553856db70ad20d628c035a82ffa2">hw_oqspi_dummy16</a> (void)</td></tr>
<tr class="memdesc:ga21c553856db70ad20d628c035a82ffa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 16-bit transfer.  <a href="group___h_w___o_q_s_p_i.html#ga21c553856db70ad20d628c035a82ffa2">More...</a><br /></td></tr>
<tr class="separator:ga21c553856db70ad20d628c035a82ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a24afa2e517a37602c94a282404aaad"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga2a24afa2e517a37602c94a282404aaad">hw_oqspi_dummy8</a> (void)</td></tr>
<tr class="memdesc:ga2a24afa2e517a37602c94a282404aaad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for an 8-bit transfer.  <a href="group___h_w___o_q_s_p_i.html#ga2a24afa2e517a37602c94a282404aaad">More...</a><br /></td></tr>
<tr class="separator:ga2a24afa2e517a37602c94a282404aaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d65219c19ac8e3ea46be6754b0c54dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga9d65219c19ac8e3ea46be6754b0c54dd">hw_oqspi_init</a> (const <a class="el" href="structhw__oqspi__config__t.html">hw_oqspi_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga9d65219c19ac8e3ea46be6754b0c54dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the OQSPI controller (OQSPIC)  <a href="group___h_w___o_q_s_p_i.html#ga9d65219c19ac8e3ea46be6754b0c54dd">More...</a><br /></td></tr>
<tr class="separator:ga9d65219c19ac8e3ea46be6754b0c54dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac670fbebcb9bccb64f28c8990e362bd7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac670fbebcb9bccb64f28c8990e362bd7">hw_oqspi_read_instr_init</a> (const <a class="el" href="structhw__oqspi__read__instr__config__t.html">hw_oqspi_read_instr_config_t</a> *cfg, uint8_t dummy_bytes, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gac670fbebcb9bccb64f28c8990e362bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gac670fbebcb9bccb64f28c8990e362bd7">More...</a><br /></td></tr>
<tr class="separator:gac670fbebcb9bccb64f28c8990e362bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670a8dee342ab3ead8cc1c5f372e88f9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga670a8dee342ab3ead8cc1c5f372e88f9">hw_oqspi_erase_instr_init</a> (const <a class="el" href="structhw__oqspi__erase__instr__config__t.html">hw_oqspi_erase_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:ga670a8dee342ab3ead8cc1c5f372e88f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the erase instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#ga670a8dee342ab3ead8cc1c5f372e88f9">More...</a><br /></td></tr>
<tr class="separator:ga670a8dee342ab3ead8cc1c5f372e88f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf421e2bf395a4f2c6c5ee065a601a74"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaaf421e2bf395a4f2c6c5ee065a601a74">hw_oqspi_read_status_instr_init</a> (const <a class="el" href="structhw__oqspi__read__status__instr__config__t.html">hw_oqspi_read_status_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gaaf421e2bf395a4f2c6c5ee065a601a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read status register instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gaaf421e2bf395a4f2c6c5ee065a601a74">More...</a><br /></td></tr>
<tr class="separator:gaaf421e2bf395a4f2c6c5ee065a601a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c5711cd832c390cab8b19db0024abf"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gae0c5711cd832c390cab8b19db0024abf">hw_oqspi_write_enable_instr_init</a> (const <a class="el" href="structhw__oqspi__write__enable__instr__config__t.html">hw_oqspi_write_enable_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:gae0c5711cd832c390cab8b19db0024abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the write enable instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gae0c5711cd832c390cab8b19db0024abf">More...</a><br /></td></tr>
<tr class="separator:gae0c5711cd832c390cab8b19db0024abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0db740ee01c39bcfd13a0aa7ae2e053"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad0db740ee01c39bcfd13a0aa7ae2e053">hw_oqspi_suspend_resume_instr_init</a> (const <a class="el" href="structhw__oqspi__suspend__resume__instr__config__t.html">hw_oqspi_suspend_resume_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:gad0db740ee01c39bcfd13a0aa7ae2e053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the program and erase suspend/resume instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gad0db740ee01c39bcfd13a0aa7ae2e053">More...</a><br /></td></tr>
<tr class="separator:gad0db740ee01c39bcfd13a0aa7ae2e053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64b8b155720b59a052fd5ab7c35098a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab64b8b155720b59a052fd5ab7c35098a">hw_oqspi_exit_continuous_mode_instr_init</a> (const <a class="el" href="structhw__oqspi__exit__continuous__mode__instr__config__t.html">hw_oqspi_exit_continuous_mode_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:gab64b8b155720b59a052fd5ab7c35098a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the exit from continuous mode instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gab64b8b155720b59a052fd5ab7c35098a">More...</a><br /></td></tr>
<tr class="separator:gab64b8b155720b59a052fd5ab7c35098a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299420f3292d006ea65eee3a901c785f"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga299420f3292d006ea65eee3a901c785f">hw_oqspi_set_erase_address</a> (uint32_t erase_addr)</td></tr>
<tr class="memdesc:ga299420f3292d006ea65eee3a901c785f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the address of the block/sector that is requested to be erased. <br /></td></tr>
<tr class="separator:ga299420f3292d006ea65eee3a901c785f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2560924f527757406987a67bddfd0"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga54a2560924f527757406987a67bddfd0">hw_oqspi_trigger_erase</a> (void)</td></tr>
<tr class="memdesc:ga54a2560924f527757406987a67bddfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger erase block/sector. <br /></td></tr>
<tr class="separator:ga54a2560924f527757406987a67bddfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc0888e362b2b1dd8723119f85ab5fd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">HW_OQSPI_ERASE_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd">hw_oqspi_get_erase_status</a> (void)</td></tr>
<tr class="memdesc:gabfc0888e362b2b1dd8723119f85ab5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get erase status.  <a href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd">More...</a><br /></td></tr>
<tr class="separator:gabfc0888e362b2b1dd8723119f85ab5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f475308f6c19e64f0788ab6f74dce20"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga1f475308f6c19e64f0788ab6f74dce20">hw_oqspi_disable_erase_resume</a> (void)</td></tr>
<tr class="memdesc:ga1f475308f6c19e64f0788ab6f74dce20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the erase resume procedure. The erase will not be resumed after the expiration of the OSPIC_ERSRES_HLD unless re-enabling the corresponding setting by calling <a class="el" href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783" title="Enable the erase resume procedure.">hw_oqspi_enable_erase_resume()</a>.  <a href="group___h_w___o_q_s_p_i.html#ga1f475308f6c19e64f0788ab6f74dce20">More...</a><br /></td></tr>
<tr class="separator:ga1f475308f6c19e64f0788ab6f74dce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de1a258f2fbfb99321fd771f63e3783"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783">hw_oqspi_enable_erase_resume</a> (void)</td></tr>
<tr class="memdesc:ga3de1a258f2fbfb99321fd771f63e3783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the erase resume procedure.  <a href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783">More...</a><br /></td></tr>
<tr class="separator:ga3de1a258f2fbfb99321fd771f63e3783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ea354525881c6279953a8b7a45b98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga73ea354525881c6279953a8b7a45b98e">hw_oqspi_erase_block</a> (uint32_t addr)</td></tr>
<tr class="memdesc:ga73ea354525881c6279953a8b7a45b98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase block/sector of flash memory.  <a href="group___h_w___o_q_s_p_i.html#ga73ea354525881c6279953a8b7a45b98e">More...</a><br /></td></tr>
<tr class="separator:ga73ea354525881c6279953a8b7a45b98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144ce59355bae7da73f46b30d6cff161"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga144ce59355bae7da73f46b30d6cff161">hw_oqspi_enable_aes_ctr</a> (void)</td></tr>
<tr class="memdesc:ga144ce59355bae7da73f46b30d6cff161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the AES-CTR decryption. <br /></td></tr>
<tr class="separator:ga144ce59355bae7da73f46b30d6cff161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624e3df7481b8b3fe55418b3c3f118d5"><td class="memItemLeft" align="right" valign="top">
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga624e3df7481b8b3fe55418b3c3f118d5">hw_oqspi_disable_aes_ctr</a> (void)</td></tr>
<tr class="memdesc:ga624e3df7481b8b3fe55418b3c3f118d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the AES-CTR decryption. <br /></td></tr>
<tr class="separator:ga624e3df7481b8b3fe55418b3c3f118d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b545351e226d15427ae8c79cf8324f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7b545351e226d15427ae8c79cf8324f6">hw_oqspi_set_aes_ctr_nonce</a> (const uint8_t *nonce)</td></tr>
<tr class="memdesc:ga7b545351e226d15427ae8c79cf8324f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the nonce value used by AES-CTR decryption algorithm.  <a href="group___h_w___o_q_s_p_i.html#ga7b545351e226d15427ae8c79cf8324f6">More...</a><br /></td></tr>
<tr class="separator:ga7b545351e226d15427ae8c79cf8324f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefc5224b2ef64b65858ac890aa61708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gafefc5224b2ef64b65858ac890aa61708">hw_oqspi_set_aes_ctr_key</a> (const uint8_t *key)</td></tr>
<tr class="memdesc:gafefc5224b2ef64b65858ac890aa61708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the key for AES-CTR decryption.  <a href="group___h_w___o_q_s_p_i.html#gafefc5224b2ef64b65858ac890aa61708">More...</a><br /></td></tr>
<tr class="separator:gafefc5224b2ef64b65858ac890aa61708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f70776bf87b90e2f78cf838b8e1f35"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga52f70776bf87b90e2f78cf838b8e1f35">hw_oqspi_set_aes_ctr_addr_range</a> (uint32_t saddr, uint32_t eaddr)</td></tr>
<tr class="memdesc:ga52f70776bf87b90e2f78cf838b8e1f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the OQSPI flash memory address range where its contents will be decrypted.  <a href="group___h_w___o_q_s_p_i.html#ga52f70776bf87b90e2f78cf838b8e1f35">More...</a><br /></td></tr>
<tr class="separator:ga52f70776bf87b90e2f78cf838b8e1f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1cdad3fb207fb41f9de6f4cf50405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga54e1cdad3fb207fb41f9de6f4cf50405">hw_oqspi_aes_ctr_init</a> (const <a class="el" href="structhw__oqspi__aes__ctr__config__t.html">hw_oqspi_aes_ctr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga54e1cdad3fb207fb41f9de6f4cf50405"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPI controller AES-CTR decryption initialization function.  <a href="group___h_w___o_q_s_p_i.html#ga54e1cdad3fb207fb41f9de6f4cf50405">More...</a><br /></td></tr>
<tr class="separator:ga54e1cdad3fb207fb41f9de6f4cf50405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa418d468abe16376f6a1ce8748f437b5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa418d468abe16376f6a1ce8748f437b5">hw_oqspi_set_extra_byte</a> (uint8_t extra_byte, <a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> bus_mode, bool half_disable_out)</td></tr>
<tr class="memdesc:gaa418d468abe16376f6a1ce8748f437b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an extra byte to use with read instructions.  <a href="group___h_w___o_q_s_p_i.html#gaa418d468abe16376f6a1ce8748f437b5">More...</a><br /></td></tr>
<tr class="separator:gaa418d468abe16376f6a1ce8748f437b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1bfada0322112207824f7e4b35dbb4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaeb1bfada0322112207824f7e4b35dbb4">hw_oqspi_exit_continuous_mode_sequence_enable</a> (void)</td></tr>
<tr class="memdesc:gaeb1bfada0322112207824f7e4b35dbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___o_q_s_p_i.html#gaeb1bfada0322112207824f7e4b35dbb4">More...</a><br /></td></tr>
<tr class="separator:gaeb1bfada0322112207824f7e4b35dbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac846dc6f65010628bda68b8182d28e20"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac846dc6f65010628bda68b8182d28e20">hw_oqspi_exit_continuous_mode_sequence_disable</a> (void)</td></tr>
<tr class="memdesc:gac846dc6f65010628bda68b8182d28e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___o_q_s_p_i.html#gac846dc6f65010628bda68b8182d28e20">More...</a><br /></td></tr>
<tr class="separator:gac846dc6f65010628bda68b8182d28e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Definition of API for the OQSPI Low Level Driver. </p>
<p>Copyright (C) 2021-2022 Dialog Semiconductor. This computer program includes Confidential, Proprietary Information of Dialog Semiconductor. All Rights Reserved. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:40 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
