Simulator report for CourseProject
Thu Apr 26 23:40:43 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 238 nodes    ;
; Simulation Coverage         ;      40.83 % ;
; Total Number of Transitions ; 1109         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; TestStack.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      40.83 % ;
; Total nodes checked                                 ; 238          ;
; Total output ports checked                          ; 240          ;
; Total output ports with complete 1/0-value coverage ; 98           ;
; Total output ports with no 1/0-value coverage       ; 130          ;
; Total output ports with no 1-value coverage         ; 130          ;
; Total output ports with no 0-value coverage         ; 142          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                   ; Output Port Name                                                                                                               ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Stack|is_full                                                                                                              ; |Stack|is_full                                                                                                                 ; pin_out          ;
; |Stack|SP[2]                                                                                                                ; |Stack|SP[2]                                                                                                                   ; pin_out          ;
; |Stack|SP[1]                                                                                                                ; |Stack|SP[1]                                                                                                                   ; pin_out          ;
; |Stack|SP[0]                                                                                                                ; |Stack|SP[0]                                                                                                                   ; pin_out          ;
; |Stack|push                                                                                                                 ; |Stack|push                                                                                                                    ; out              ;
; |Stack|inst17                                                                                                               ; |Stack|inst17                                                                                                                  ; out0             ;
; |Stack|inst16                                                                                                               ; |Stack|inst16                                                                                                                  ; out0             ;
; |Stack|inst15                                                                                                               ; |Stack|inst15                                                                                                                  ; out0             ;
; |Stack|inst13                                                                                                               ; |Stack|inst13                                                                                                                  ; out0             ;
; |Stack|pop                                                                                                                  ; |Stack|pop                                                                                                                     ; out              ;
; |Stack|is_empty                                                                                                             ; |Stack|is_empty                                                                                                                ; pin_out          ;
; |Stack|clk                                                                                                                  ; |Stack|clk                                                                                                                     ; out              ;
; |Stack|data_out[2]                                                                                                          ; |Stack|data_out[2]                                                                                                             ; pin_out          ;
; |Stack|data_out[1]                                                                                                          ; |Stack|data_out[1]                                                                                                             ; pin_out          ;
; |Stack|data_out[0]                                                                                                          ; |Stack|data_out[0]                                                                                                             ; pin_out          ;
; |Stack|inst27                                                                                                               ; |Stack|inst27                                                                                                                  ; out0             ;
; |Stack|inst24                                                                                                               ; |Stack|inst24                                                                                                                  ; out0             ;
; |Stack|data_in[5]                                                                                                           ; |Stack|data_in[5]                                                                                                              ; out              ;
; |Stack|data_in[4]                                                                                                           ; |Stack|data_in[4]                                                                                                              ; out              ;
; |Stack|data_in[3]                                                                                                           ; |Stack|data_in[3]                                                                                                              ; out              ;
; |Stack|data_in[2]                                                                                                           ; |Stack|data_in[2]                                                                                                              ; out              ;
; |Stack|data_in[1]                                                                                                           ; |Stack|data_in[1]                                                                                                              ; out              ;
; |Stack|data_in[0]                                                                                                           ; |Stack|data_in[0]                                                                                                              ; out              ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]                            ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]                               ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]                            ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]                               ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]                            ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]                               ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]                              ; out0             ;
; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]                           ; |Stack|lpm_decode5:inst26|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]                              ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n1_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n1_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n1_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n1_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n1_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n1_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n1_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n1_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n1_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n1_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n2_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n2_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n2_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n2_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n1_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n1_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n1_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n1_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n1_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n1_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n0_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n0_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n1_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w0_n1_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n1_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n1_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n0_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n0_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n1_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w2_n1_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w0_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w0_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w0_n0_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w0_n0_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w0_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w0_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w1_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w1_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w1_n0_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w1_n0_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w1_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w1_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w2_n0_mux_dataout~0                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w2_n0_mux_dataout~0                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w2_n0_mux_dataout~1                              ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w2_n0_mux_dataout~1                                 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w2_n0_mux_dataout                                ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w2_n0_mux_dataout                                   ; out0             ;
; |Stack|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]                     ; |Stack|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]                        ; out0             ;
; |Stack|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                            ; |Stack|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                               ; out0             ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita0   ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita0      ; sumout           ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita0   ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1   ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1      ; sumout           ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1   ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2   ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2      ; sumout           ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_reg_bit1a[2] ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2]               ; regout           ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_reg_bit1a[1] ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1]               ; regout           ;
; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_reg_bit1a[0] ; |Stack|StackPointer:inst4|lpm_counter5:inst1|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]               ; regout           ;
; |Stack|lpm_compare2:inst8|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]                     ; |Stack|lpm_compare2:inst8|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]                        ; out0             ;
; |Stack|lpm_compare2:inst8|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                            ; |Stack|lpm_compare2:inst8|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                               ; out0             ;
; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0            ; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~0               ; out0             ;
; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1            ; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~1               ; out0             ;
; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2            ; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~2               ; out0             ;
; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3            ; |Stack|StackPointer:inst4|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_uph:auto_generated|op_1~3               ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |Stack|data_out[7]                                                                             ; |Stack|data_out[7]                                                                             ; pin_out          ;
; |Stack|data_out[6]                                                                             ; |Stack|data_out[6]                                                                             ; pin_out          ;
; |Stack|data_out[5]                                                                             ; |Stack|data_out[5]                                                                             ; pin_out          ;
; |Stack|data_out[4]                                                                             ; |Stack|data_out[4]                                                                             ; pin_out          ;
; |Stack|data_out[3]                                                                             ; |Stack|data_out[3]                                                                             ; pin_out          ;
; |Stack|data_in[7]                                                                              ; |Stack|data_in[7]                                                                              ; out              ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout   ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |Stack|data_out[7]                                                                             ; |Stack|data_out[7]                                                                             ; pin_out          ;
; |Stack|data_out[6]                                                                             ; |Stack|data_out[6]                                                                             ; pin_out          ;
; |Stack|data_out[5]                                                                             ; |Stack|data_out[5]                                                                             ; pin_out          ;
; |Stack|data_out[4]                                                                             ; |Stack|data_out[4]                                                                             ; pin_out          ;
; |Stack|data_out[3]                                                                             ; |Stack|data_out[3]                                                                             ; pin_out          ;
; |Stack|data_in[7]                                                                              ; |Stack|data_in[7]                                                                              ; out              ;
; |Stack|data_in[6]                                                                              ; |Stack|data_in[6]                                                                              ; out              ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Stack|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Stack|lpm_dff2:inst21|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Stack|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Stack|lpm_dff2:inst19|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Stack|lpm_dff2:inst18|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; |Stack|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w1_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w2_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w3_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w4_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w5_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w6_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n1_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l1_w7_n2_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w1_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w3_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w4_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w5_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w6_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n1_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l2_w7_n1_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w3_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w4_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w5_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w6_n0_mux_dataout   ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~0 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~0 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~1 ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout~1 ; out0             ;
; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout   ; |Stack|lpm_mux7:inst25|lpm_mux:lpm_mux_component|mux_f4e:auto_generated|l3_w7_n0_mux_dataout   ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Apr 26 23:40:42 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CourseProject -c CourseProject
Info: Using vector source file "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/TestStack.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of TestStack.vwf called CourseProject.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      40.83 %
Info: Number of transitions in simulation is 1109
Info: Vector file TestStack.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Thu Apr 26 23:40:44 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


