<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7057150 - Solid state imager with reduced number of transistors per pixel - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Solid state imager with reduced number of transistors per pixel"><meta name="DC.contributor" content="Jeffrey J. Zarnowski" scheme="inventor"><meta name="DC.contributor" content="Samuel D. Ambalavanar" scheme="inventor"><meta name="DC.contributor" content="Michael E. Joyner" scheme="inventor"><meta name="DC.contributor" content="Ketan V. Karia" scheme="inventor"><meta name="DC.contributor" content="Panavision Imaging Llc" scheme="assignee"><meta name="DC.date" content="2003-9-29" scheme="dateSubmitted"><meta name="DC.description" content="A solid state imager with pixels arranged in columns and rows has the pixels are configured into groups of at least a first pixel and a second pixel, each said group sharing a pixel output transistor having a sense electrode and an output electrode and a reset transistor having a gate coupled to receive a reset signal and an output coupled to the sense electrode of the associated shared pixel output transistor. Each of the pixels has a photosensitive element whose output electrode is coupled to the sense electrode of the shared pixel output transistor and a gate electrode coupled to receive respective first and second pixel gating signals. This configuration reduces the number of FETs to two transistors for each pair of pixels, and also can achieve true correlated double sampling correction of FPN."><meta name="DC.date" content="2006-6-6" scheme="issued"><meta name="DC.relation" content="US:5898168" scheme="references"><meta name="citation_patent_number" content="US:7057150"><meta name="citation_patent_application_number" content="US:10/673,591"><link rel="canonical" href="http://www.google.com/patents/US7057150"/><meta property="og:url" content="http://www.google.com/patents/US7057150"/><meta name="title" content="Patent US7057150 - Solid state imager with reduced number of transistors per pixel"/><meta name="description" content="A solid state imager with pixels arranged in columns and rows has the pixels are configured into groups of at least a first pixel and a second pixel, each said group sharing a pixel output transistor having a sense electrode and an output electrode and a reset transistor having a gate coupled to receive a reset signal and an output coupled to the sense electrode of the associated shared pixel output transistor. Each of the pixels has a photosensitive element whose output electrode is coupled to the sense electrode of the shared pixel output transistor and a gate electrode coupled to receive respective first and second pixel gating signals. This configuration reduces the number of FETs to two transistors for each pair of pixels, and also can achieve true correlated double sampling correction of FPN."/><meta property="og:title" content="Patent US7057150 - Solid state imager with reduced number of transistors per pixel"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("to3tU62QLdanggSmuoGwBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("to3tU62QLdanggSmuoGwBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7057150?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7057150"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=lRR0BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7057150&amp;usg=AFQjCNGnUWH07ijRSAi6sDcFASskPRgz3g" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7057150.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7057150.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20040069930"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7057150"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7057150" style="display:none"><span itemprop="description">A solid state imager with pixels arranged in columns and rows has the pixels are configured into groups of at least a first pixel and a second pixel, each said group sharing a pixel output transistor having a sense electrode and an output electrode and a reset transistor having a gate coupled to receive...</span><span itemprop="url">http://www.google.com/patents/US7057150?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7057150 - Solid state imager with reduced number of transistors per pixel</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7057150 - Solid state imager with reduced number of transistors per pixel" title="Patent US7057150 - Solid state imager with reduced number of transistors per pixel"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7057150 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/673,591</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 6, 2006</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Sep 29, 2003</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 16, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20040069930">US20040069930</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10673591, </span><span class="patent-bibdata-value">673591, </span><span class="patent-bibdata-value">US 7057150 B2, </span><span class="patent-bibdata-value">US 7057150B2, </span><span class="patent-bibdata-value">US-B2-7057150, </span><span class="patent-bibdata-value">US7057150 B2, </span><span class="patent-bibdata-value">US7057150B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jeffrey+J.+Zarnowski%22">Jeffrey J. Zarnowski</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Samuel+D.+Ambalavanar%22">Samuel D. Ambalavanar</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Michael+E.+Joyner%22">Michael E. Joyner</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Ketan+V.+Karia%22">Ketan V. Karia</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Panavision+Imaging+Llc%22">Panavision Imaging Llc</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7057150.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7057150.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7057150.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (1),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (7),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (22),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (11)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7057150&usg=AFQjCNHVqWE7vnKvaL-cJbm4vh0GSUiKOw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7057150&usg=AFQjCNH34UrBkizpq0x2vdumwJRViPsqxA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7057150B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHECv6_mzBzviQGH-J_QxJdOaPPyg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55584021" lang="EN" load-source="patent-office">Solid state imager with reduced number of transistors per pixel</invention-title></span><br><span class="patent-number">US 7057150 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50989000" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A solid state imager with pixels arranged in columns and rows has the pixels are configured into groups of at least a first pixel and a second pixel, each said group sharing a pixel output transistor having a sense electrode and an output electrode and a reset transistor having a gate coupled to receive a reset signal and an output coupled to the sense electrode of the associated shared pixel output transistor. Each of the pixels has a photosensitive element whose output electrode is coupled to the sense electrode of the shared pixel output transistor and a gate electrode coupled to receive respective first and second pixel gating signals. This configuration reduces the number of FETs to two transistors for each pair of pixels, and also can achieve true correlated double sampling correction of FPN.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(7)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7057150B2/US07057150-20060606-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7057150B2/US07057150-20060606-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(18)</span></span></div><div class="patent-text"><div mxw-id="PCLM9027395" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A photosensitive array comprised of a plurality of pixels arranged in columns and rows, wherein the pixels are configured into a multiplicity of groups of at least a first pixel and a second pixel, each group including
<div class="claim-text">a shared pixel output transistor having a sense electrode and an output electrode; and</div>
<div class="claim-text">a shared reset transistor having a gate coupled to receive a reset signal and an output coupled to the sense electrode of the associated shared pixel output transistor; and</div>
<div class="claim-text">said first and second pixels each including a photosensitive element having an output electrode, with both said output electrodes being coupled together to the sense electrode of the shared pixel output transistor and a respective gate electrode coupled to receive respective first and second pixel gating signals.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said first and second pixels of each said group are both disposed in the same column.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the first and second pixels of each said group are disposed in successive columns in a single row.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the photosensitive element of each said pixel includes a photogate that captures and accumulates photon generated charge; a sense gate positioned on said photogate; and a sense node that surrounds the photogate.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. A photosensitive array according to <claim-ref idref="CLM-00004">claim 4</claim-ref> wherein the photosensitive elements of said first and second pixels are adjacent one another and the sense nodes thereof share a segment in common with one another.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each said photosensitive element includes a sense node FET having a gate electrode.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each said photosensitive element is formed of a charge snare device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each said photosensitive element is formed of a photogate and a transfer gate transistor, wherein one electrode of the transfer gate transistor is connected to a photo diode and another electrode thereof is connected to said sense electrode, and a gate of said transfer gate transistor is connected to receive a control signal to operate timing of transfer and reset of said photodiode.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein seach said photosensitive element is formed of a photodiode and a transfer gate transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. A photosensitive array according to <claim-ref idref="CLM-00009">claim 9</claim-ref> wherein one electrode of said transfer gate transistor is connected to a photodiode and another electrode is connected to said sense electrode, and a gate of said transfer gate transistor is connected to receive a control signal to operate timing of transfer and reset of said photodiode.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising color filters on said first and second photosensitive elements.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said groups each include a third pixel and a fourth pixel, each of which includes a photosensitive element having an output electrode coupled to the sense electrode of said shared pixel output transistor, and a gate electrode to receive a respective gating signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. A photosensitive array according to <claim-ref idref="CLM-00012">claim 12</claim-ref> wherein said groups each include a second reset transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said groups each include a third and fourth pixel, each of which includes a photosensitive element having an output electrode, and a gate electrode to receive a respective gating signal; a second pixel output transistor having a sense electrode coupled to the output electrodes of the third and fourth pixel photosensitive elements; and a second reset transistor having a gate coupled to receive a second reset signal and an output coupled to the sense electrode of said second pixel output transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said reset transistor is an FET having a drain thereof connected to the sense electrode of said pixel output transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. A photosensitive array according to <claim-ref idref="CLM-00015">claim 15</claim-ref> wherein said pixel output transistor includes an FET having its gate electrode connected to the drain of the FET of said reset transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said group includes at least a third pixel with the third pixel also having an output electrode coupled to the sense electrode of the shared pixel output transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. A photosensitive array according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said group includes first, second, third, and fourth pixels, in a 2×2 arrangement, said pixel having associated output electrodes coupled together to the sense electrode of the shared pixel output transistor.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16049939" lang="EN" load-source="patent-office" class="description">
    <heading>CONTINUING APPLICATION DATA</heading> <p num="p-0002">This is a continuation in part of earlier patent application Ser. No. 09/768,124 filed Jan 23, 2001 now U.S. Pat. No. 6,633,029, which is a continuation in part of application Ser. No. 09/490,374, filed Jan. 24, 2000, now U.S. Pat. No. 6,590,198, Jul. 8, 2003, issued Jul. 8, 2003 which is a continuation in part of application Ser. No. 09/039,835, filed Mar. 16, 1998, now U.S. Pat. No. 6,084,229, Jul. 4, 2000 issued Jul. 4, 2000.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">This invention concerns solid state imagers, and in particular is directed to an improved configuration of the pixels within a given column of a solid state imager. The invention is more particularly concerned with a pixel configuration that reduces the number of FETs associated with each given pixel so as to maximize the area available for collection of light.</p>
    <p num="p-0004">Solid state image sensors are used in a wide variety of applications, and there has been much interest in pursuing low-cost, high-resolution, high-reliability image sensors for such applications. CMOS technology is well suited for imagers that are intended for portable applications, because of their need for a only a single power supply voltage, their ruggedness, and their inherent low power consumption. There has been great interest in achieving extremely high resolution also, which requires increased pixel density.</p>
    <p num="p-0005">In imaging systems, there is a great desire for each pixel to have low noise, a high fill factor, and the smallest possible number of transistors per pixel, while maintaining quality and maximizing yield, i.e., imager chips per wafer. Pixels having only one transistor per pixel have been available only in passive imager designs, which have an inherent high noise threshold. Passive pixel designs are pixels that do not buffer the photon-generated charge during read out, with the result that there is either high noise, such as with photodiodes and charge-injection devices (CIDs) or else the information is destroyed during read out, as in charge-coupled devices (CCDs). The single FET per pixel is thus used only for addressing during reading, and not for buffering.</p>
    <p num="p-0006">Imager designs that employ pixels that buffer their signal prior to read out are known, such as active pixel sensors (APSs) and active column sensors (ACSs). These designs typically have three FETs per pixel, and achieve a much lower thermal noise than seen in passive pixel designs. However, because much of the available surface area of each pixel is occupied by these transistors, and by various power and control wires that have to cross the pixels, there is less area available for the active photosensor elements.</p>
    <p num="p-0007">The ideal imager will have its pixels designed to have low noise, a high fill factor, require few or no transistors, a 100% manufacturing yield, and close to zero unit cost.</p>
    <p num="p-0008">Active pixel sensors, or APS sensors suffer from fixed-pattern noise or FPN and typically require three or more transistors per pixel. Numerous APS designs have added many extra FETs to overcome FPN, with some designs having as many as thirty-seven FETs per pixel (S. Kleinfleder, S. Lim, X. Liw and A. El Gamal, “A 10000 Frames/S CMOS Digital Pixel Sensor,” IEEE Journal of Solid State Circuits, Vol. 36, No. 12, December 2001). However, adding more transistors to each pixel reduces the fill factor and increases the unit cost for the imager.</p>
    <p num="p-0009">ACS imagers enjoy very low fixed pattern noise, but still require at least two FETs, and normally three to four FETs per pixel, and reducing the number of FET's below this requirement will increase manufacturing yield as well as improve fill factor. An active column sensor (ACS) architecture has recently been developed, as disclosed in Pace et al. U.S. Pat. No. 6,084,229, which permits a CMOS image sensor to be constructed as a single-chip video camera with a performance equal to or better than that which may be achieved by CCD or CID imagers.</p>
    <p num="p-0010">As mentioned above, APS and ACS sensors have three to four FETs for each pixel. As APS sensors suffer from FPN, many designs have added extra FETs to minimize this source of noise and distortion. Also pixel complexity has increased in many designs in order to provide additional pixel functions, such as shuttering capabilities for exposure control. However, even with only three FETs per pixel, a 1.3 mega-pixel imager will require 3.9 million transistors for the pixel array alone. The three transistor limit how small each pixel can be for a given set of process rules. Once most of the pixel area has been consumed by transistors, there is little room left to collect light, and so the conventional approach is to add micro-lenses to the imager to increase the fill factor optically. While micro-lenses permit smaller pixel size for a given set of process rules, the micro-lenses add cost to the wafer processing, and require yet another process step that can generate defects and reduce wafer yield. Therefore, the micro-lens approach is less attractive than an alternative that would increase the area of each pixel that is available for collecting light. Also, using fewer transistors per pixel would permit a number of design options, such as maintaining the pixel size and avoiding the need for micro-lenses, or increasing the pixel density by making the pixel size smaller and adding micro-lenses, or else following older and lower cost design rules for the same size pixel and also adding micro-lenses.</p>
    <p num="p-0011">In order to obtain the lowest cost for a solid-state sensor, where cost is based on size or total area, it has been a goal to produce an imager which achieves the smallest size possible for an equivalent number of pixels. Typically, this would require reducing pixel size or size of the photosensitive areas down to the design limits of the process. This is especially important if the same chip has to devote a significant amount of area for its various output multiplexers and output amplifiers. Ideally, size reduction should be achieved, not by reducing the pixel photosensitive areas, but rather by reducing the area consumed by the other circuitry which is located within the pixels.</p>
    <p num="p-0012">By combining the ACS technology of U.S. Pat. No. 6,084,229 and an improved pixel structure of U.S. Pat. No. 6,232,589, that is, a so-called Charge Snare Device or CSD, a pixel can designed that needs only two FETs per pixel. One of the two FETs is a sense FET, or pixel output transistor, that forms a part of the pixel column amplifier, and the other FET is a reset FET, which is needed to reset the sense node at the gate of the sense FET. In the CSD pixel arrangement, two of the usual FETs found in the prior photo-gate design, namely, the transfer FET and the select FET, are eliminated.</p>
    <p num="p-0013">In the CSD-based imager of U.S. Pat. No. 6,232,589, the pixels operate without a separate selection gate. First the sense node, i.e., the input to the pixel output amplifier FET, is set to ground by gating the reset FET (which is an N-FET), so that the sense node FET is biased off and therefore isolated from the rest of the shared FETs in the same column. Thereafter, addressing of the sense FET is carried out by resetting the sense node FET from ground to 2.5 volts (for a 3.3 volt process). The photon-generated charge is collected by the photogate when a bias is applied and the active region of the silicon has been depleted. After the desired integration time, the sense node FET is selected by setting it to 2.5 volts, as just discussed. The collected photon-generated charge is transferred to the sense node when the bias applied to the photogate is removed, e.g., to 0.0 volts. The sense node, which is tied to the gate of the sense FET, physically surrounds the photogate, either completely or nearly so. The sense node connects with the gate of the sense node FET and the drain of the reset FET, as well as the sense gate of the CSD. The collected photon generated charge drifts and diffuses to the sense node. The sense node captures all or nearly all the collected charge at the photogate, as the photon-generated charge is surrounded or “snared.” This technique of sensing photon-generated charge has very low noise, as the thermal noise on the sense node can be removed by first sampling the sense node just after reset to measure background that contains such noise, and then remeasuring the sense node after the photon-generated charge has been transferred, and taking the difference between these two measurements as a pixel output. The thermal noise that is generated is correlated and subtracted, that is, the device carries out true correlated double sampling or CDS.</p>
    <p num="p-0014">It would be desirable to use the same general concepts to create an imager in which the pixels had only a single FET associated with the photogate thereof, and which had the advantages of low noise and true CDS, but a single-FET design has eluded those working in this art.</p>
    <heading>OBJECTS AND SUMMARY OF THE INVENTION</heading> <p num="p-0015">Accordingly, it is an object of the present invention to provide a solid-state imager that avoids the drawbacks of the prior art.</p>
    <p num="p-0016">It is another object to provide an imager that increases the amount of each pixel that is occupied by its photosensitive portion, without encountering other problems, such as fixed pattern noise.</p>
    <p num="p-0017">It is another object to simplify the pixel structure of the solid state imager.</p>
    <p num="p-0018">Likewise, it is an object to provide a solid-state imager that achieves a reduction in the number of FETs required, i.e., requiring on average a single FET per pixel.</p>
    <p num="p-0019">In accordance with one aspect of the present invention, a solid-state area or linear imager is made as an array of pixel elements extending in columns and rows. The objective of reducing the number of FET's per pixel is achieved by sharing the reset and sense node FETs between two or more photo sensitive regions, i.e., between two or more pixels. This is possible because the sense node is idle for the overwhelming majority of the time, during which frame integration takes place, and the sense node is only actuated for a very brief interval just after a given row is reset for selection and reading of the pixel information. The pixel (e.g., charge snare device) that has a gate signal applied to it is the pixel that has its photon-generated charge transferred to the sense node. The sense node can be a photogate as discussed, or may alternatively be a reverse-biased diode, as the signal timing is the same for either.</p>
    <p num="p-0020">According to any of a number of embodiments of the invention, the photosensitive array is comprised of a plurality of pixels arranged in columns and rows, wherein the pixels are configured into groups of at least a first pixel and a second pixel. There may be two or more than two pixels in the group sharing the FETs. A shared pixel output transistor, i.e., the sense FET, has a sense electrode and an output electrode, and a shared reset transistor has a gate coupled to receive a reset signal and an output, i.e., drain, coupled to the sense electrode of the associated shared pixel output transistor. Each of the first and second pixels has a photosensitive element with an output electrode coupled to the sense electrode of the shared pixel output transistor, and a gating electrode coupled to receive a respective first and second pixel gating signal.</p>
    <p num="p-0021">The pixels of the group that share a common FETs can be in successive rows in the same column, or can be in adjacent columns in the same row. The group of pixels can comprise four pixels sharing a single output FET, or four pixels with two sharing one output FET and one reset FET and the other two sharing a second output FET and a second reset FET. By controlling the timing of the gate and reset signal, it is possible to “bin” or combine the photon-generated charge from the two pixels. Banning is useful for increasing sensitivity in low-light level environments. The imager can be configured as monochromatic or polychromatic (i.e., color), and the shared FET architecture of this invention can be used to great advantage where a Bayer pattern of color pixels is employed.</p>
    <p num="p-0022">The solid-state imager of this advantage has the advantages of fewer FETs and fewer metallized strips or wires to carry signal and power to the pixels. This leaves more pixel area available for light collection, and also results in a significantly lower manufacturing scrap rate, i.e., higher manufacturing yield and reduced manufacturing costs.</p>
    <p num="p-0023">The above and many other objects, features, and advantages of this invention will be more fully appreciated from the ensuing description of a preferred and exemplary embodiment, which is to be read in conjunction with the accompanying Drawing.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWING</heading> <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a schematic diagram of an active pixel sensor configuration of the prior art.</p>
      <p num="p-0025"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a schematic diagram of an active column sensor configuration of the prior art.</p>
      <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a schematic diagram of a two-transistor charge snare device (CSD) of the prior art.</p>
      <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a schematic diagram of a pair of pixels that share a common ACS amplifier transistor and reset FET, according to one possible embodiment of this invention.</p>
      <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a schematic diagram of another embodiment of this invention.</p>
      <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a schematic diagram of another embodiment.</p>
      <p num="p-0030"> <figref idrefs="DRAWINGS">FIG. 7A</figref> to <figref idrefs="DRAWINGS">FIG. 7E</figref> are timing charts for explaining the operation of the FET per pixel sensors of the embodiments of this invention.</p>
      <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a diagram of a pixel layout of an embodiment of this invention.</p>
      <p num="p-0032"> <figref idrefs="DRAWINGS">FIGS. 9 and 10</figref> illustrates further embodiments of the invention, employing transfer gate technology.</p>
      <p num="p-0033"> <figref idrefs="DRAWINGS">FIG. 11</figref> illustrates an embodiment employing transfer gates and color binning.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p num="p-0034">With reference now to the Drawing, and initially to <figref idrefs="DRAWINGS">FIG. 1</figref> thereof, a CMOS imager <b>10</b>, of the type that is known as an Active Pixel Sensor or APS, is shown here with a rather large number of components, including a photogate <b>12</b> which is the light sensitive member, with a transfer FET <b>12</b> <i>a</i>, a row select transistor <b>14</b>, a reset transistor <b>16</b>, a sense FET <b>18</b>, and various metallized leads including the row select lead SELECT, photogate lead PG, transfer lead TX, reset lead RESET, input drain voltage VDD, and output column bus COL BUS, which is connected to an output load. The APS imagers tend to have at least three and often many more FETs for each pixel, with pixel complexity increasing in many designs due to the addition of other pixel functions such as shuttering capabilities for exposure control. Even with only three FETs per pixel, a 1.3 megapixel imager will have 3.9 million transistors in the pixel array alone. The three transistors are a lower limit of complexity in the APS system, and limit how small a pixel can be for a given set of process rules. Once most of the pixel area has been consumed by the transistors, there is little area left for collecting light. In many cases, microlenses are added to increase the light collection or optical fill factor, by concentrating the light into one portion of each pixel. However, this technique does add to the complexity, and hence cost, of the imager, and adds another step that can generate defects and hence reduce wafer yield. Therefore, it would be preferable, if possible, to employ fewer transistors and increase the photosensitive area of each pixel, or else (using microlenses) to reduce pixel size even further. By reducing the number of transistors per pixel, it would also be possible to reduce processing costs and increase reliability and yield, even if the pixel size is unchanged.</p>
    <p num="p-0035">Active Column Sensor technology has been described earlier, e.g., in Pace et al. U.S. Pat. No. 6,084,229, which is incorporated herein by reference. Active Column Sensor (ACS) architecture can be applied to either a linear array or to a two-dimensional array. An illustration of an ACS imager is shown here in <figref idrefs="DRAWINGS">FIG. 2</figref>. As explained in U.S. Pat. No. 6,084,229, each pixel has a photodiode <b>22</b>, and a pair of FETs in series, that is, a sense FET <b>24</b> and a select FET <b>26</b> incorporated into it, with the source electrode of the sense FET <b>24</b> and the drain electrode of the select FET <b>26</b> being connected by means of a pair of vertical conductors to respective inputs of an associated column amplifier circuit <b>28</b>. A reset FET <b>27</b> has its drain connected with the gate of the sense FET <b>24</b>. In the ACS sensor, the column amplifier is configured as a closed-loop unity gain amplifier (UGA), thereby ensuring gain and offset uniformity among all pixels of the respective column. The column amplifier <b>28</b> is followed by a correlated double sampling (CDS) circuit <b>30</b> that corrects for offset voltages while providing a differential output voltage. The outputs of the various column amplifiers are supplied to respective inputs of a multiplexer circuit (not shown) that combines the output levels of the pixels of each selected row, in turn, and this combined output is then fed through a video output amplifier to provide an output video signal. SELECT and RESET signals and Reset Bias are supplied to each row of pixels, in turn, so that the pixel FETs of the selected row connect to the column amplifier <b>28</b>. This technology has the useful advantages over the prior APS technology of a smaller FET count per pixel, and a capability of cancelling out fixed pattern noise.</p>
    <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates the general construction of an imager <b>32</b> in the form of a charge snare device as described in Pace et al. U.S. Pat. No. 6,232,589, which is also incorporated herein by reference. In the CSD imager <b>32</b> each pixel <b>34</b> has a two-FET construction in addition to a sense gate <b>36</b>. Here a photogate <b>38</b> is supplied with a photogate signal PG, and a sense node of the sense gate <b>36</b> is coupled to the gate of a sense FET <b>40</b>. A reset FET <b>42</b> has a drain connected to a supply of Reset Bias, a source connected to the sense node, and a gate connected to receive a reset signal RESET. The source and drain electrodes of the sense FET <b>40</b> are connected to a column amplifier in the manner as shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. The CSD architecture results in a two-FET pixel, as a separate selection gate can be avoided. The reset FET <b>44</b> is needed to restore the sense node and the gate level of the FET <b>42</b>. The transfer FET and the row select FET are eliminated.</p>
    <p num="p-0037">The operation of the CSD imager is straightforward. The sense node is set to ground (reset bias) by actuating the reset FET <b>42</b> (in this example, the reset FET <b>42</b> is an N-FET). Then the sense node is biased off, and is therefore isolated from the rest of the shared FETs in the column. Thus, addressing of the sense FET <b>40</b> in this example is carried out by resetting the sense node from ground to 2.5 volts (for a 3.3 volt process). The photon-generated charge is collected by the photogate <b>38</b> when a bias is applied and the active region of the silicon (shown in dash lines) has been depleted. After the desired integration time, the sense node is selected by resetting it to 2.5 volts via the reset FET <b>42</b>. The collected photon-generated charge is transferred to the sense node, i.e., to the gate of the sense FET <b>40</b>, when the reset transistor is gated off and the bias applied to the photogate <b>38</b> is removed. As explained in the U.S. Pat. No. 6,232,589, the sense gate <b>36</b> of the pixel image area at least substantially surrounds the photogate <b>38</b>, and preferably completely surrounds the photogate <b>38</b>. In this architecture, the sense node is comprised of the sense gate <b>36</b>, the gate electrode of the sense FET <b>40</b> and the drain of the Reset FET <b>42</b>. The collected photon-generated charge drifts and diffuses to the sense node, which captures all or nearly all the collected charge of the photogate <b>38</b>, such that the photon-generated charge of the photogate is surrounded or “snared.” This technique of sensing the photon-generated charge has very low noise, as the thermal noise or KTC noise on the sense node can be removed by first sampling the sense node just after reset (to measure the background that contains KTC noise) and then re-measuring the sense node level after the photon-generated charge has been transferred to it, and employing the difference of the two levels as an output. The KTC noise that is present is correlated and is subtracted out for true Correlated Double Sampling or CDS.</p>
    <p num="p-0038">An arrangement that reduces the number of FETs per pixel is shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, in which the sense or output FET and the Reset FET are shared between two (or more) pixels of a column, or in the same row in adjacent columns. Here, a pair <b>50</b> of pixels includes a first pixel device <b>52</b> formed as a charge snare device with a photogate <b>53</b> and a sense gate <b>54</b>, and a second pixel device <b>56</b> also with a photogate <b>57</b> and a sense gate <b>58</b>. The sense gates <b>54</b>, <b>58</b> form a part of the sense node together with a gate electrode of an output or sense FET <b>60</b> that is common to both pixel devices <b>52</b> and <b>56</b>. A common reset bias FET <b>62</b> has its source connected to the sense node, and has drain and gate terminals connected to a supply of reset bias and to a line that supplies a RESET signal, respectively. The photosensitive regions or pixel devices can be composed of either photodiodes of photogates. The sense node is available for sharing between the two pixel devices <b>52</b> and <b>56</b> because the sense node is idle for the overwhelming majority of the time during frame integration and is only utilized for a small period of time just after a row is reset for selection and reading of the pixel information. Timing for a sense node that is either a reverse biased diode or a photogate is the same. Each pixel device accumulates photon-generated charge and each has its charge transferred to the sense node only at the time that the pixel device is to be read.</p>
    <p num="p-0039">A simple form of the embodiments of this invention can be implemented with the two pixel devices of each pair located in successive rows in the same column. Actually, if the sense node is common between any two pixels in the same column, the operation would be the same. The readout of each pixel occurs by first resetting the sense FET <b>60</b> to the reset value, e.g., 2.5 volts, by actuating the reset FET <b>62</b>. The readout of the photogate <b>53</b> comes by application of a gating signal PG<b>1</b>, and readout of the pixel value is accomplished by removing the bias from the photogate <b>53</b>, e.g., going from 2.5 volts down to 0.0 volts, after the desired integration time. To read out the pixel value of the other pixel device <b>56</b>, the process is repeated, but using a gating signal PG<b>2</b> for controlling the photogate <b>57</b>. This technique has a benefit of allowing true summation of pixels that are common to the same sense node, that is, a process commonly referred to a “binning.” Binning is accomplished by transferring the photon generated charge onto the sense node from both pixel devices <b>52</b> and <b>56</b> at the same time, after the sense node FET <b>60</b> has been reset.</p>
    <p num="p-0040">The embodiments such as the one described in connection with <figref idrefs="DRAWINGS">FIG. 4</figref> have an architecture of two FETs for each pair of pixel devices, i.e., one FET per pixel, as the two FETs are shared between two pixels.</p>
    <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates an embodiment in which two pixels in the same row (and in adjacent columns) can share the same pixel amplifier FET <b>60</b> and the same reset FET <b>62</b>, and share the same sense node. Here, the shared sense node along a common row is associated with a pair of photogate elements <b>70</b> and <b>72</b>, with nodes controlled by photogate signals PG<b>1</b> and PG<b>2</b>. The timing of signals is the same as described above in connection with the embodiment of <figref idrefs="DRAWINGS">FIG. 4</figref>. Here, there is a common conductive element <b>74</b> surrounding each of the photogates <b>76</b> and <b>78</b> of the respective pixels and defining the sense gate for both pixels. Photogates <b>76</b> and <b>78</b> for both pixels are isolated from the sense node in this illustration using field oxidation; any processing method of isolation including shallow trench, implants, and physical distance can provide the necessary separation between the sense node and photogates. The photogates herein are of polysilicon construction; but can also be a pinned photodiode, or any optical gate construction including an implanted virtual gate often used in CCDs, including the HyperHAD construction offered by Sory Corporation. This element <b>74</b> and the gate of the FET <b>60</b> define the sense node. In this embodiment, the element <b>74</b> can be formed of an N+ or N− region, with an optional P+ surface implant to minimize surface defects and the resulting dark current, and a metallization can be used for the photogates <b>76</b> and <b>78</b>. An alternative arrangement is illustrated in <figref idrefs="DRAWINGS">FIG. 6</figref>, wherein, in place of the element <b>74</b>, a well <b>80</b> of N+ or N− material is used. Other elements shown in <figref idrefs="DRAWINGS">FIG. 6</figref> can be identical with what is shown in respect to <figref idrefs="DRAWINGS">FIG. 5</figref>.</p>
    <p num="p-0042"> <figref idrefs="DRAWINGS">FIGS. 7A to 7E</figref> show the signal timing sequence for reading out the optical signal from any of the three embodiments described just above. Initially, at the commencement of a readout sequence, the Reset Bias level goes from low to high (<figref idrefs="DRAWINGS">FIG. 7D</figref>), and permits sampling of background readout values. For the first of the two pixel elements of the pair, i.e., <b>52</b> or <b>70</b>, the reset gating pulse RESET (<figref idrefs="DRAWINGS">FIG. 7C</figref>) samples the background value (a in <figref idrefs="DRAWINGS">FIG. 7E</figref>) by removing bias on the element <b>54</b> or <b>74</b>, and then the photogate signal PG<b>1</b> (<figref idrefs="DRAWINGS">FIG. 7A</figref>) is applied to photogate <b>53</b> or <b>76</b>. This transfers the photon-generated charge onto the common sense node, and provides an output level (b in <figref idrefs="DRAWINGS">FIG. 7E</figref>). The process is repeated for the second pixel <b>56</b> or <b>72</b>, except using the second pixel photogate signal PG<b>2</b> (<figref idrefs="DRAWINGS">FIG. 7B</figref>), producing a respective second background value a and readout output level b as shown in <figref idrefs="DRAWINGS">FIG. 7E</figref>. The difference values c<b>1</b> and c<b>2</b> represent output pixel values that are corrected by means of true correlated double sampling. After readout, a new integration period begins, and other pixels in the array are sampled.</p>
    <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 8</figref> illustrates, in very general terms, a possible layout for the pixels <b>52</b>, <b>56</b> of the embodiment of <figref idrefs="DRAWINGS">FIG. 4</figref>, with vertical conductors <b>80</b> and <b>82</b> constituting a column bus, and horizontal conductors formed to include reset R<b>1</b> and photogate signal conductors PG<b>1</b> and PG<b>2</b>. The photosensitive areas are surrounded respectively by a pair of closed-geometry conductors as the sense gates <b>54</b> and <b>58</b>, with one section being common to both sense gates to unify the same. The reset FET <b>62</b> and the pixel sense FET <b>60</b> are situated here above the two pixels <b>52</b> and <b>56</b>. The sense gates <b>54</b>, <b>58</b> completely surround the respective photogates <b>53</b>, <b>57</b>. In other possible embodiments, the sense gate substantially surround, or encompass a majority of the pixel photosensitive area, so as to capture all or nearly all of the photon-generated charge. A reverse-based diode can be used, composed as an N-type well in a P-type substrate. Other reverse biased diodes can be constructed, depending on the actual CMOS semiconductor process used to fabricate the pixels, so long as the sense nodes completely or nearly completely surround the photogates, so as to maximize charge-transfer efficiency or CTE. Ideally, the CTE should be at 100% or nearly 100%; however, in some applications, a known lower CTE can be employed to extend the dynamic range of the sensor.</p>
    <p num="p-0044">In the embodiments in which one amplifier and one reset FET are shared between two columns, the layout would be configured in a similar fashion, but with the two pixels arranged side by side in the same row. The arrangement of the pixel amplifier is described in U.S. Pat. No. 6,084,226 and the layout of the pixels using CSD architecture is described in U.S. Pat. 6,232,589.</p>
    <p num="p-0045">Transfer-gate based pixel technology can be used in the pixel arrays according to this invention, and an example is shown here in <figref idrefs="DRAWINGS">FIG. 9</figref>. In <figref idrefs="DRAWINGS">FIG. 9</figref>, elements that are shared in common with the schematic of the embodiment of <figref idrefs="DRAWINGS">FIG. 4</figref> are identified with similar reference numbers. Here, instead of CSD pixel devices, a first pixel is formed of a photogate device <b>153</b> and a transfer gate FET <b>154</b> connecting the same to a common sense node, with the second pixel also being formed of a photogate device <b>157</b> and a transfer gate FET <b>158</b>. In this embodiment, additional conductors are provided in each row to bring transfer signals TX<b>1</b> and TX<b>2</b> to the transfer gate FETs <b>154</b> and <b>158</b>. The pixel sense FET <b>60</b> and reset FET <b>62</b> are shared with both pixels, as in the previous embodiment. The readout sequence is also similar to those of the previous embodiments, providing true correlated double sampling or CSD.</p>
    <p num="p-0046">An embodiment of this invention in which the sense FET <b>60</b> and the reset FET <b>62</b> are shared by a larger number of pixels is illustrated in <figref idrefs="DRAWINGS">FIG. 10</figref>. Here, there are four pixels <b>91</b>, <b>92</b>, <b>93</b>, and <b>94</b>, in each of two rows in two adjacent columns. The pixels here are formed using transfer gates, as in <figref idrefs="DRAWINGS">FIG. 9</figref>. However, other technology, such as CSD technology, could be used. Signal conductors are provided to transfer signals TX<b>1</b>, TX<b>2</b>, TX<b>3</b>, and TX<b>4</b> and for photogate signals PG<b>1</b>, PG<b>2</b>, PG<b>3</b>, and PG<b>4</b>. The four transfer gates of these pixels all feed into a common sense node <b>95</b> that is connected with the gate of the pixel sense FET <b>60</b> and the drain of the reset FET <b>62</b>. The four pixel arrangement as shown here can facilitate binning by reading out two of the pixels at the same time, or by reading out all four. True additive binning can be used for higher speed data transfer or for increased sensitivity. Binning can be carried out on the column axis or the row axis, or diagonally. All four photogates can be replaced by photodiodes (not shown) and the elimination of the four PG control signals. The operation of the photodiodes is similar except resetting the photodiodes to begin integration. Biasing of the photodiodes is by resetting the sense node to the desired starting level of the photodiode and allowing the transfer signals to be ON (e.g., VDD) to bias the photodiode accordingly. Integration for photodiodes begins when thee reset FET is turned OFF (e.g., 0.0 Volts) and the corresponding transfer signal (TXn) is also turned OFF. Binning with photodiodes is not possible as the charge in the sense nodes will instead average with photodiode charge.</p>
    <p num="p-0047"> <figref idrefs="DRAWINGS">FIG. 11</figref> illustrates an embodiment of this invention in which shared sense nodes are used for a color sensor. Here there are arranged on one column a first sense FET <b>60</b> and second sense FET <b>160</b>, with associated reset FETs <b>62</b> and <b>162</b>. Red, green, and blue filters are used, and the pixels are arranged into a Bayer pattern of Green<b>1</b>/Red/Green<b>2</b>/Blue in a two X two matrix. Here, green pixels <b>101</b>, <b>102</b>, <b>103</b> and <b>104</b> share the FETs <b>60</b> and <b>62</b>. If a given application requires a lower resolution image but a higher frame rate or higher sensitivity, the true additive binning of the same color pixels can be easily carried out. This contrasts with the current technology which simply skips over unwanted pixels when it is desired to minimize the amount of data transferred, and which has an additional disadvantage in terms of reduced sensitivity. In this invention, all pixels can be sampled, keeping sensitivity high. Because binning can be carried out here at the level of the pair (or quad) of pixels, there is less need for processing on the periphery of the video imager or for off-chip processing. If all four pixels are binned together for a monochrome image, that would allow low-light-level image acquisition with only one CDS sample per four pixels binned together. The true CDS and the summation (binning) of four pixels allows for very low noise and high dynamic range. Filters can be applied in the same manner to <figref idrefs="DRAWINGS">FIG. 10</figref>, although that is not shown. Also, different filter configurations can be utilized and the shared sense node can be altered to match filter configuration.</p>
    <p num="p-0048">The principle of sharing an output FET and a reset FET, to eliminate the select and/or transfer FET among one or more pixels could be applied to active pixel sensor (APS) imagers, utilizing a source follower configuration and photodiode pixels as well. Another advantage of using a shared node among a two-by-two matrix of pixels is the reduction of the number of distributed amplifiers from one per column to one per two columns, as shown in <figref idrefs="DRAWINGS">FIG. 11</figref>, with higher reductions possible. With pixel geometries going smaller and smaller it is becoming difficult to place the analog and digital processing circuitry on the same pitch as the pixel. Since the processing circuits are repeated on a column by column basis, if the circuits only have to be repeated every other column, or less frequently, the repeat pitch is doubled for <figref idrefs="DRAWINGS">FIG. 11</figref>, and higher multipliers are possible if there are more pixels that share the same sense and reset FETs. Previously, the only alternative to the repeat pitch of the processing circuits was to alternate the column electronics, so that even columns had their electronics at the top of the pixel array, and the odd columns had the electronics brought to the bottom of the array (or vice versa). This would in effect break the imager into different sections, as indicated on U.S. Pat. No. 6,590,198 to Zarnowski et al, and as shown in <figref idrefs="DRAWINGS">FIG. 5</figref>. The video is effectively broken into different sections that are either brought out to different ports (or to different pins on the same package) or can be multiplexed back together. By utilizing this previously described method in addition to the technique of this invention, the repeat pitch can be doubled again, further facilitating the imager designer.</p>
    <p num="p-0049">While the invention has been described with reference to specific preferred embodiments, the invention is certainly not limited to those precise embodiments. Rather, many modifications and variations will become apparent to persons of skill in the art without departure from the scope and spirit of this invention, as defined in the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5898168">US5898168</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 1997</td><td class="patent-data-table-td patent-date-value">Apr 27, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Image sensor pixel circuit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7129461">US7129461</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td ">Panavision Imaging Llc</td><td class="patent-data-table-td ">Scanning imager employing multiple chips with staggered pixels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7960768">US7960768</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2008</td><td class="patent-data-table-td patent-date-value">Jun 14, 2011</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">3D backside illuminated image sensor with multiplexed pixel structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7964929">US7964929</a></td><td class="patent-data-table-td patent-date-value">Aug 23, 2007</td><td class="patent-data-table-td patent-date-value">Jun 21, 2011</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Method and apparatus providing imager pixels with shared pixel components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8035711">US8035711</a></td><td class="patent-data-table-td patent-date-value">May 22, 2008</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Panavision Imaging, Llc</td><td class="patent-data-table-td ">Sub-pixel array optical sensor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8077236">US8077236</a></td><td class="patent-data-table-td patent-date-value">Mar 20, 2008</td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">Aptina Imaging Corporation</td><td class="patent-data-table-td ">Method and apparatus providing reduced metal routing in imagers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8334491">US8334491</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2009</td><td class="patent-data-table-td patent-date-value">Dec 18, 2012</td><td class="patent-data-table-td ">Cmosis Nv</td><td class="patent-data-table-td ">Pixel array with shared readout circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110205384">US20110205384</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 8, 2010</td><td class="patent-data-table-td patent-date-value">Aug 25, 2011</td><td class="patent-data-table-td ">Panavision Imaging, Llc</td><td class="patent-data-table-td ">Variable active image area image sensor</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc250/defs250.htm&usg=AFQjCNE2JFZGWgKce_vsAhza5snqYsKAQg#C250S21400R">250/214.00R</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348SE03018">348/E03.018</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348SE03020">348/E03.02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348SE03029">348/E03.029</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc250/defs250.htm&usg=AFQjCNE2JFZGWgKce_vsAhza5snqYsKAQg#C250S208100">250/208.1</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348SE03021">348/E03.021</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc348/defs348.htm&usg=AFQjCNHmQdDBdWG-OR5Ys7dyx9RrqLjUZg#C348SE05091">348/E05.091</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0005365000">H04N5/365</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0009070000">H04N9/07</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0005347000">H04N5/347</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04N0005374500">H04N5/3745</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01J0040140000">H01J40/14</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N5/363">H04N5/363</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N5/335">H04N5/335</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/14609">H01L27/14609</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N5/347">H04N5/347</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=lRR0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04N5/37457">H04N5/37457</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H04N5/335</span>, <span class="nested-value">H04N5/3745C</span>, <span class="nested-value">H04N5/363</span>, <span class="nested-value">H04N5/347</span>, <span class="nested-value">H01L27/146A4</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 6, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 11, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20121218</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">DYNAMAX IMAGING, LLC, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANAVISION IMAGING, LLC;REEL/FRAME:029791/0015</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1 AND 12 ARE CANCELLED. CLAIMS 2-11 AND 13-18 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100201</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 4, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 24, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CREDIT SUISSE, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:PANAVISION IMAGING LLC;REEL/FRAME:022299/0021</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090220</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 23, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CREDIT SUISSE, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:PANAVISION IMAGING LLC;REEL/FRAME:022288/0919</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090220</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PANAVISION IMAGING, LLC, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON VIDEO, INC.;REEL/FRAME:020762/0648</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20031215</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 19, 2006</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 16, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PANAVISION IMAGING LLC, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON VIDEO, INC.;REEL/FRAME:016686/0651</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20031215</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 29, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICON VIDEO, INC., NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZARNOWSKI, JEFFREY J.;AMBALAVANAR, SAMUEL D.;JOYNER, MICHAEL E.;AND OTHERS;REEL/FRAME:014569/0118</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030905</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1DOmiJS7rx3xSaPULrCAXIbEVwkw\u0026id=lRR0BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0h7-vIc6V6Ukkmnj8NSsWCVTFBog\u0026id=lRR0BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3BKdEcwcJHDXl51glnG-iW3ncsNQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Solid_state_imager_with_reduced_number_o.pdf?id=lRR0BAABERAJ\u0026output=pdf\u0026sig=ACfU3U1u7Pq8rlWvJj0zOaRem0UqHf4IKQ"},"sample_url":"http://www.google.com/patents/reader?id=lRR0BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>