{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618256812356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618256812362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 21:46:52 2021 " "Processing started: Mon Apr 12 21:46:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618256812362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256812362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_P1 -c LCD_P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_P1 -c LCD_P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256812362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618256812702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618256812702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd4bits_revc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd4bits_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD4BITS_REVC " "Found design unit 1: COMANDOS_LCD4BITS_REVC" {  } { { "COMANDOS_LCD4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/COMANDOS_LCD4BITS_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD4BITS_REVC-body " "Found design unit 2: COMANDOS_LCD4BITS_REVC-body" {  } { { "COMANDOS_LCD4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/COMANDOS_LCD4BITS_REVC.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256821232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-Behavioral " "Found design unit 1: calculadora-Behavioral" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821257 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256821257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasteclado.vhd 3 1 " "Found 3 design units, including 1 entities, in source file entradasteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EntradasTeclado-arch " "Found design unit 1: EntradasTeclado-arch" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/EntradasTeclado.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EntradasTeclado_package " "Found design unit 2: EntradasTeclado_package" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/EntradasTeclado.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821260 ""} { "Info" "ISGN_ENTITY_NAME" "1 EntradasTeclado " "Found entity 1: EntradasTeclado" {  } { { "EntradasTeclado.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/EntradasTeclado.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256821260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/KeyToASCII.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821279 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256821279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618256821562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blcd calculadora.vhd(70) " "Verilog HDL or VHDL warning at calculadora.vhd(70): object \"blcd\" assigned a value but never read" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c1s calculadora.vhd(72) " "VHDL Signal Declaration warning at calculadora.vhd(72): used explicit default value for signal \"c1s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c2s calculadora.vhd(72) " "VHDL Signal Declaration warning at calculadora.vhd(72): used explicit default value for signal \"c2s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c3s calculadora.vhd(72) " "VHDL Signal Declaration warning at calculadora.vhd(72): used explicit default value for signal \"c3s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c4s calculadora.vhd(72) " "VHDL Signal Declaration warning at calculadora.vhd(72): used explicit default value for signal \"c4s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c5s calculadora.vhd(73) " "VHDL Signal Declaration warning at calculadora.vhd(73): used explicit default value for signal \"c5s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c6s calculadora.vhd(73) " "VHDL Signal Declaration warning at calculadora.vhd(73): used explicit default value for signal \"c6s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c7s calculadora.vhd(73) " "VHDL Signal Declaration warning at calculadora.vhd(73): used explicit default value for signal \"c7s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c8s calculadora.vhd(73) " "VHDL Signal Declaration warning at calculadora.vhd(73): used explicit default value for signal \"c8s\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fila calculadora.vhd(83) " "VHDL Signal Declaration warning at calculadora.vhd(83): used explicit default value for signal \"fila\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "columna calculadora.vhd(84) " "VHDL Signal Declaration warning at calculadora.vhd(84): used explicit default value for signal \"columna\" because signal was never assigned a value" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1618256821579 "|calculadora"}
{ "Warning" "WSGN_SEARCH_FILE" "procesador_lcd4bits_revc.vhd 2 1 " "Using design file procesador_lcd4bits_revc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD4BITS_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD4BITS_REVC-Behavioral" {  } { { "procesador_lcd4bits_revc.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/procesador_lcd4bits_revc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821624 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD4BITS_REVC " "Found entity 1: PROCESADOR_LCD4BITS_REVC" {  } { { "procesador_lcd4bits_revc.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/procesador_lcd4bits_revc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618256821624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618256821624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD4BITS_REVC PROCESADOR_LCD4BITS_REVC:u1 " "Elaborating entity \"PROCESADOR_LCD4BITS_REVC\" for hierarchy \"PROCESADOR_LCD4BITS_REVC:u1\"" {  } { { "calculadora.vhd" "u1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618256821627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EntradasTeclado EntradasTeclado:KB " "Elaborating entity \"EntradasTeclado\" for hierarchy \"EntradasTeclado:KB\"" {  } { { "calculadora.vhd" "KB" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618256821706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618256823876 "|calculadora|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit1 GND " "Pin \"digit1\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Pruebas_LCD/calculadora.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618256823876 "|calculadora|digit1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618256823876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618256823982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618256825938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618256825938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "617 " "Implemented 617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618256825978 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618256825978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618256825978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618256825978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618256825994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 21:47:05 2021 " "Processing ended: Mon Apr 12 21:47:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618256825994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618256825994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618256825994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618256825994 ""}
