Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec 10 14:29:04 2023
| Host         : DESKTOP-437H5VP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dummy_fpga_top_timing_summary_routed.rpt -pb dummy_fpga_top_timing_summary_routed.pb -rpx dummy_fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dummy_fpga_top
| Device       : 7a50t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
SYNTH-16   Warning   Address collision                                       6           
TIMING-28  Warning   Auto-derived clock referenced by a timing constraint    10          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           
XDCH-2     Warning   Same min and max delay values on IO port                7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 168 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                  101        0.128        0.000                      0                  101        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clkin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.376        0.000                      0                   51        0.128        0.000                      0                   51        4.500        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        7.259        0.000                      0                   50        0.538        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 ibus_radr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 4.821ns (52.691%)  route 4.328ns (47.309%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.677ns = ( 5.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.638    -0.878    clk
    SLICE_X1Y4           FDCE                                         r  ibus_radr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  ibus_radr_reg[13]/Q
                         net (fo=4, routed)           0.606     0.184    systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_22[13]
    SLICE_X5Y4           LUT3 (Prop_lut3_I0_O)        0.124     0.308 r  systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_10/O
                         net (fo=16, routed)          0.886     1.194    systoric4/iobuf/buf_sa1/ibus_radr_reg[13]
    SLICE_X8Y6           MUXF7 (Prop_muxf7_S_O)       0.314     1.508 r  systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.673     2.181    systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_27_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.298     2.479 r  systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.493     2.972    systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_6_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     3.096 r  systoric4/iobuf/buf_sa1/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     4.766    tx_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.271 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.271    tx
    U16                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.398     5.721    
                         clock uncertainty           -0.074     5.647    
                         output delay                 3.000     8.647    
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 ibus_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.518ns (27.581%)  route 1.360ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.569    -0.947    clk
    SLICE_X8Y3           FDCE                                         r  ibus_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  ibus_wdata_reg[11]/Q
                         net (fo=5, routed)           1.360     0.931    ibus_wdata[11]
    SLICE_X9Y8           FDCE                                         r  ibus_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X9Y8           FDCE                                         r  ibus_wdata_reg[12]/C
                         clock pessimism              0.576     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)       -0.058     8.895    ibus_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 ibus_wadr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.518ns (30.361%)  route 1.188ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.638    -0.878    clk
    SLICE_X2Y4           FDCE                                         r  ibus_wadr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518    -0.360 r  ibus_wadr_reg[0]/Q
                         net (fo=5, routed)           1.188     0.828    ibus_wadr[0]
    SLICE_X8Y5           FDCE                                         r  ibus_wadr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.450     8.452    clk
    SLICE_X8Y5           FDCE                                         r  ibus_wadr_reg[1]/C
                         clock pessimism              0.562     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)       -0.061     8.879    ibus_wadr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 ibus_wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ren_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.518ns (30.429%)  route 1.184ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.568    -0.948    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  ibus_wdata_reg[15]/Q
                         net (fo=5, routed)           1.184     0.754    ibus_wdata[15]
    SLICE_X2Y4           FDCE                                         r  ren_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519     8.521    clk
    SLICE_X2Y4           FDCE                                         r  ren_reg/C
                         clock pessimism              0.562     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)       -0.028     8.981    ren_reg
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 ibus_wadr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.518ns (33.513%)  route 1.028ns (66.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.569    -0.947    clk
    SLICE_X8Y4           FDCE                                         r  ibus_wadr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  ibus_wadr_reg[9]/Q
                         net (fo=5, routed)           1.028     0.599    ibus_wadr[9]
    SLICE_X7Y4           FDCE                                         r  ibus_wadr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.517     8.519    clk
    SLICE_X7Y4           FDCE                                         r  ibus_wadr_reg[10]/C
                         clock pessimism              0.562     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X7Y4           FDCE (Setup_fdce_C_D)       -0.105     8.902    ibus_wadr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 ibus_radr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.518ns (35.349%)  route 0.947ns (64.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.635    -0.881    clk
    SLICE_X6Y4           FDCE                                         r  ibus_radr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.518    -0.363 r  ibus_radr_reg[11]/Q
                         net (fo=73, routed)          0.947     0.585    ibus_radr[11]
    SLICE_X0Y4           FDCE                                         r  ibus_radr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.519     8.521    clk
    SLICE_X0Y4           FDCE                                         r  ibus_radr_reg[12]/C
                         clock pessimism              0.562     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X0Y4           FDCE (Setup_fdce_C_D)       -0.067     8.942    ibus_radr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 ibus_wdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.518ns (36.110%)  route 0.917ns (63.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.569    -0.947    clk
    SLICE_X8Y3           FDCE                                         r  ibus_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  ibus_wdata_reg[1]/Q
                         net (fo=5, routed)           0.917     0.488    ibus_wdata[1]
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[2]/C
                         clock pessimism              0.576     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)       -0.045     8.908    ibus_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 ibus_radr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.456ns (33.608%)  route 0.901ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.638    -0.878    clk
    SLICE_X0Y5           FDCE                                         r  ibus_radr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  ibus_radr_reg[0]/Q
                         net (fo=7, routed)           0.901     0.479    ibus_radr[0]
    SLICE_X8Y6           FDCE                                         r  ibus_radr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.450     8.452    clk
    SLICE_X8Y6           FDCE                                         r  ibus_radr_reg[1]/C
                         clock pessimism              0.562     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)       -0.028     8.912    ibus_radr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 ibus_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.419ns (36.524%)  route 0.728ns (63.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.635    -0.881    clk
    SLICE_X7Y4           FDCE                                         r  ibus_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.419    -0.462 r  ibus_wdata_reg[0]/Q
                         net (fo=5, routed)           0.728     0.266    ibus_wdata[0]
    SLICE_X8Y3           FDCE                                         r  ibus_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.450     8.452    clk
    SLICE_X8Y3           FDCE                                         r  ibus_wdata_reg[1]/C
                         clock pessimism              0.562     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X8Y3           FDCE (Setup_fdce_C_D)       -0.217     8.723    ibus_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 ibus_radr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.151%)  route 0.840ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.569    -0.947    clk
    SLICE_X8Y6           FDCE                                         r  ibus_radr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  ibus_radr_reg[10]/Q
                         net (fo=73, routed)          0.840     0.411    ibus_radr[10]
    SLICE_X6Y4           FDCE                                         r  ibus_radr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.517     8.519    clk
    SLICE_X6Y4           FDCE                                         r  ibus_radr_reg[11]/C
                         clock pessimism              0.562     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X6Y4           FDCE (Setup_fdce_C_D)       -0.045     8.962    ibus_radr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  8.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.379ns (49.354%)  route 1.416ns (50.646%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -4.677ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.677 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.677    
    W14                                               0.000    -3.677 r  rx (IN)
                         net (fo=0)                   0.000    -3.677    rx
    W14                  IBUF (Prop_ibuf_I_O)         1.379    -2.297 r  rx_IBUF_inst/O
                         net (fo=1, routed)           1.416    -0.882    rx_IBUF
    SLICE_X0Y5           FDCE                                         r  ibus_radr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.612    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.516 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.638    -0.878    clk
    SLICE_X0Y5           FDCE                                         r  ibus_radr_reg[0]/C
                         clock pessimism             -0.398    -1.276    
                         clock uncertainty            0.074    -1.202    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.192    -1.010    ibus_radr_reg[0]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ibus_wadr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.593    -0.594    clk
    SLICE_X5Y4           FDCE                                         r  ibus_wadr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  ibus_wadr_reg[14]/Q
                         net (fo=5, routed)           0.126    -0.326    ibus_wadr[14]
    SLICE_X7Y4           FDCE                                         r  ibus_wadr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.864    -0.830    clk
    SLICE_X7Y4           FDCE                                         r  ibus_wadr_reg[15]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.072    -0.506    ibus_wadr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ibus_wadr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.566    -0.621    clk
    SLICE_X8Y4           FDCE                                         r  ibus_wadr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  ibus_wadr_reg[6]/Q
                         net (fo=5, routed)           0.125    -0.332    ibus_wadr[6]
    SLICE_X9Y4           FDCE                                         r  ibus_wadr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.836    -0.858    clk
    SLICE_X9Y4           FDCE                                         r  ibus_wadr_reg[7]/C
                         clock pessimism              0.251    -0.608    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.070    -0.538    ibus_wadr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ibus_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.622    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  ibus_wdata_reg[2]/Q
                         net (fo=5, routed)           0.125    -0.333    ibus_wdata[2]
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.835    -0.859    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[3]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.076    -0.546    ibus_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ibus_wadr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.593    -0.594    clk
    SLICE_X7Y4           FDCE                                         r  ibus_wadr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  ibus_wadr_reg[15]/Q
                         net (fo=5, routed)           0.151    -0.302    ibus_wadr[15]
    SLICE_X7Y4           FDCE                                         r  ibus_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.864    -0.830    clk
    SLICE_X7Y4           FDCE                                         r  ibus_wdata_reg[0]/C
                         clock pessimism              0.237    -0.594    
    SLICE_X7Y4           FDCE (Hold_fdce_C_D)         0.071    -0.523    ibus_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ibus_wdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.393%)  route 0.132ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.622    clk
    SLICE_X8Y8           FDCE                                         r  ibus_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  ibus_wdata_reg[14]/Q
                         net (fo=5, routed)           0.132    -0.326    ibus_wdata[14]
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.835    -0.859    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[15]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.052    -0.554    ibus_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ibus_wdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.203%)  route 0.139ns (45.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.622    clk
    SLICE_X8Y8           FDCE                                         r  ibus_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  ibus_wdata_reg[6]/Q
                         net (fo=5, routed)           0.139    -0.319    ibus_wdata[6]
    SLICE_X8Y8           FDCE                                         r  ibus_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.835    -0.859    clk
    SLICE_X8Y8           FDCE                                         r  ibus_wdata_reg[7]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.060    -0.562    ibus_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ibus_radr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.118%)  route 0.186ns (56.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.565    -0.622    clk
    SLICE_X9Y7           FDCE                                         r  ibus_radr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  ibus_radr_reg[4]/Q
                         net (fo=7, routed)           0.186    -0.295    ibus_radr[4]
    SLICE_X9Y8           FDCE                                         r  ibus_radr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.835    -0.859    clk
    SLICE_X9Y8           FDCE                                         r  ibus_radr_reg[5]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.066    -0.540    ibus_radr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ibus_wadr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.012%)  route 0.195ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.593    -0.594    clk
    SLICE_X7Y4           FDCE                                         r  ibus_wadr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  ibus_wadr_reg[11]/Q
                         net (fo=5, routed)           0.195    -0.258    ibus_wadr[11]
    SLICE_X5Y4           FDCE                                         r  ibus_wadr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.864    -0.830    clk
    SLICE_X5Y4           FDCE                                         r  ibus_wadr_reg[12]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.070    -0.508    ibus_wadr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ibus_radr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.143%)  route 0.194ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.212    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.186 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.595    -0.592    clk
    SLICE_X1Y4           FDCE                                         r  ibus_radr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  ibus_radr_reg[13]/Q
                         net (fo=4, routed)           0.194    -0.257    ibus_radr[13]
    SLICE_X0Y4           FDCE                                         r  ibus_radr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X0Y4           FDCE                                         r  ibus_radr_reg[14]/C
                         clock pessimism              0.250    -0.579    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.070    -0.509    ibus_radr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clknetwork/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clknetwork/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y5       ibus_radr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6       ibus_radr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y4       ibus_radr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y4       ibus_radr_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y4       ibus_radr_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y4       ibus_radr_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y4       ibus_radr_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6       ibus_radr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       ibus_radr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       ibus_radr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6       ibus_radr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6       ibus_radr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       ibus_radr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       ibus_radr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y4       ibus_radr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y4       ibus_radr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       ibus_radr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       ibus_radr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       ibus_radr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5       ibus_radr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6       ibus_radr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6       ibus_radr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       ibus_radr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4       ibus_radr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y4       ibus_radr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y4       ibus_radr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       ibus_radr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y4       ibus_radr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clknetwork/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clknetwork/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clknetwork/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X9Y7           FDCE                                         f  ibus_radr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X9Y7           FDCE                                         r  ibus_radr_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X9Y7           FDCE (Recov_fdce_C_CLR)     -0.405     8.369    ibus_radr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X9Y7           FDCE                                         f  ibus_radr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X9Y7           FDCE                                         r  ibus_radr_reg[7]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X9Y7           FDCE (Recov_fdce_C_CLR)     -0.405     8.369    ibus_radr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X9Y7           FDCE                                         f  ibus_radr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X9Y7           FDCE                                         r  ibus_radr_reg[8]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X9Y7           FDCE (Recov_fdce_C_CLR)     -0.405     8.369    ibus_radr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X9Y7           FDCE                                         f  ibus_radr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X9Y7           FDCE                                         r  ibus_radr_reg[9]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X9Y7           FDCE (Recov_fdce_C_CLR)     -0.405     8.369    ibus_radr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X8Y7           FDCE                                         f  ibus_wdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[4]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X8Y7           FDCE (Recov_fdce_C_CLR)     -0.361     8.413    ibus_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X8Y7           FDCE                                         f  ibus_wdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[8]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X8Y7           FDCE (Recov_fdce_C_CLR)     -0.361     8.413    ibus_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X8Y7           FDCE                                         f  ibus_wdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X8Y7           FDCE (Recov_fdce_C_CLR)     -0.319     8.455    ibus_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X8Y7           FDCE                                         f  ibus_wdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[15]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X8Y7           FDCE (Recov_fdce_C_CLR)     -0.319     8.455    ibus_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X8Y7           FDCE                                         f  ibus_wdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[2]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X8Y7           FDCE (Recov_fdce_C_CLR)     -0.319     8.455    ibus_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.584ns (36.082%)  route 2.805ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -4.279ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.686    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.279 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -3.279    
    U15                                               0.000    -3.279 r  rst_n (IN)
                         net (fo=0)                   0.000    -3.279    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         1.460    -1.819 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.378    -0.441    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124    -0.317 f  clknetwork_i_1/O
                         net (fo=50, routed)          1.428     1.110    clknetwork_i_1_n_0
    SLICE_X8Y7           FDCE                                         f  ibus_wdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.323 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.910    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.001 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          1.449     8.451    clk
    SLICE_X8Y7           FDCE                                         r  ibus_wdata_reg[3]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.074     8.774    
    SLICE_X8Y7           FDCE (Recov_fdce_C_CLR)     -0.319     8.455    ibus_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  7.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.273ns (28.755%)  route 0.676ns (71.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.156     0.247    clknetwork_i_1_n_0
    SLICE_X0Y5           FDCE                                         f  ibus_radr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X0Y5           FDCE                                         r  ibus_radr_reg[0]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    ibus_radr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.273ns (27.022%)  route 0.737ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.217     0.308    clknetwork_i_1_n_0
    SLICE_X2Y4           FDCE                                         f  ibus_wadr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X2Y4           FDCE                                         r  ibus_wadr_reg[0]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.266    ibus_wadr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ren_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.273ns (27.022%)  route 0.737ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.217     0.308    clknetwork_i_1_n_0
    SLICE_X2Y4           FDCE                                         f  ren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X2Y4           FDCE                                         r  ren_reg/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.266    ren_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wen_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.273ns (27.022%)  route 0.737ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.217     0.308    clknetwork_i_1_n_0
    SLICE_X2Y4           FDCE                                         f  wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X2Y4           FDCE                                         r  wen_reg/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067    -0.266    wen_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.273ns (27.450%)  route 0.721ns (72.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.201     0.292    clknetwork_i_1_n_0
    SLICE_X5Y4           FDCE                                         f  ibus_wadr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.864    -0.830    clk
    SLICE_X5Y4           FDCE                                         r  ibus_wadr_reg[12]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.074    -0.201    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    ibus_wadr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.273ns (27.450%)  route 0.721ns (72.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.201     0.292    clknetwork_i_1_n_0
    SLICE_X5Y4           FDCE                                         f  ibus_wadr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.864    -0.830    clk
    SLICE_X5Y4           FDCE                                         r  ibus_wadr_reg[13]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.074    -0.201    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    ibus_wadr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_wadr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.273ns (27.450%)  route 0.721ns (72.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.201     0.292    clknetwork_i_1_n_0
    SLICE_X5Y4           FDCE                                         f  ibus_wadr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.864    -0.830    clk
    SLICE_X5Y4           FDCE                                         r  ibus_wadr_reg[14]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.074    -0.201    
    SLICE_X5Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    ibus_wadr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.273ns (26.770%)  route 0.746ns (73.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.226     0.318    clknetwork_i_1_n_0
    SLICE_X1Y4           FDCE                                         f  ibus_radr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X1Y4           FDCE                                         r  ibus_radr_reg[13]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X1Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    ibus_radr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.273ns (26.656%)  route 0.750ns (73.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.231     0.322    clknetwork_i_1_n_0
    SLICE_X0Y4           FDCE                                         f  ibus_radr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X0Y4           FDCE                                         r  ibus_radr_reg[12]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    ibus_radr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus_radr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.273ns (26.656%)  route 0.750ns (73.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.661    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.701 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000    -0.701    
    U15                                               0.000    -0.701 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.701    rst_n
    U15                  IBUF (Prop_ibuf_I_O)         0.228    -0.473 r  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.520     0.046    rst_n_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.091 f  clknetwork_i_1/O
                         net (fo=50, routed)          0.231     0.322    clknetwork_i_1_n_0
    SLICE_X0Y4           FDCE                                         f  ibus_radr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.889    clknetwork/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.256 r  clknetwork/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.723    clknetwork/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  clknetwork/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.828    clk
    SLICE_X0Y4           FDCE                                         r  ibus_radr_reg[14]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.074    -0.199    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    ibus_radr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.613    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clknetwork/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clknetwork/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    M18                                               0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.409     5.409 f  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.889    clknetwork/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.744 f  clknetwork/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.277    clknetwork/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.306 f  clknetwork/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.122    clknetwork/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clknetwork/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clknetwork/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clknetwork/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clknetwork/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clknetwork/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.545    clknetwork/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.677 r  clknetwork/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.090    clknetwork/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.999 r  clknetwork/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.543    clknetwork/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clknetwork/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





