// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
// Date        : Fri Jun 23 15:05:18 2017
// Host        : HyperSilicon running 64-bit CentOS release 6.4 (Final)
// Command     : write_verilog -force -mode funcsim
//               /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_axi_chip2chip_0_1/jtag_axi_axi_chip2chip_0_1_sim_netlist.v
// Design      : jtag_axi_axi_chip2chip_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffv900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "jtag_axi_axi_chip2chip_0_1,axi_chip2chip_v4_2_11,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_chip2chip_v4_2_11,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module jtag_axi_axi_chip2chip_0_1
   (s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    axi_c2c_m2s_intr_in,
    axi_c2c_s2m_intr_out,
    axi_c2c_phy_clk,
    axi_c2c_aurora_channel_up,
    axi_c2c_aurora_tx_tready,
    axi_c2c_aurora_tx_tdata,
    axi_c2c_aurora_tx_tvalid,
    axi_c2c_aurora_rx_tdata,
    axi_c2c_aurora_rx_tvalid,
    aurora_do_cc,
    aurora_pma_init_in,
    aurora_init_clk,
    aurora_pma_init_out,
    aurora_mmcm_not_locked,
    aurora_reset_pb,
    axi_c2c_config_error_out,
    axi_c2c_link_status_out,
    axi_c2c_multi_bit_error_out,
    axi_c2c_link_error_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_aclk CLK" *) input s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_aresetn RST" *) input s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWID" *) input [6:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWLEN" *) input [7:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BID" *) output [6:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARID" *) input [6:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARLEN" *) input [7:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RID" *) output [6:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) input s_axi_rready;
  input [3:0]axi_c2c_m2s_intr_in;
  output [3:0]axi_c2c_s2m_intr_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_c2c_phy_clk CLK" *) input axi_c2c_phy_clk;
  input axi_c2c_aurora_channel_up;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXIS_TX TREADY" *) input axi_c2c_aurora_tx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXIS_TX TDATA" *) output [63:0]axi_c2c_aurora_tx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXIS_TX TVALID" *) output axi_c2c_aurora_tx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXIS_RX TDATA" *) input [63:0]axi_c2c_aurora_rx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXIS_RX TVALID" *) input axi_c2c_aurora_rx_tvalid;
  output aurora_do_cc;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AURORA_PMA_INIT_IN RST" *) input aurora_pma_init_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 INIT_CLK CLK" *) input aurora_init_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AURORA_PMA_INIT_OUT RST" *) output aurora_pma_init_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AURORA_MMCM_NOT_LOCKED RST" *) input aurora_mmcm_not_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AURORA_RST_OUT RST" *) output aurora_reset_pb;
  output axi_c2c_config_error_out;
  output axi_c2c_link_status_out;
  output axi_c2c_multi_bit_error_out;
  output axi_c2c_link_error_out;

  wire aurora_do_cc;
  wire aurora_init_clk;
  wire aurora_mmcm_not_locked;
  wire aurora_pma_init_in;
  wire aurora_pma_init_out;
  wire aurora_reset_pb;
  wire axi_c2c_aurora_channel_up;
  wire [63:0]axi_c2c_aurora_rx_tdata;
  wire axi_c2c_aurora_rx_tvalid;
  wire [63:0]axi_c2c_aurora_tx_tdata;
  wire axi_c2c_aurora_tx_tready;
  wire axi_c2c_aurora_tx_tvalid;
  wire axi_c2c_config_error_out;
  wire axi_c2c_link_error_out;
  wire axi_c2c_link_status_out;
  wire [3:0]axi_c2c_m2s_intr_in;
  wire axi_c2c_multi_bit_error_out;
  wire axi_c2c_phy_clk;
  wire [3:0]axi_c2c_s2m_intr_out;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [6:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [6:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [6:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [6:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED;
  wire NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED;
  wire NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED;
  wire NLW_inst_m_aclk_out_UNCONNECTED;
  wire NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_inst_m_axi_bready_UNCONNECTED;
  wire NLW_inst_m_axi_lite_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_lite_awvalid_UNCONNECTED;
  wire NLW_inst_m_axi_lite_bready_UNCONNECTED;
  wire NLW_inst_m_axi_lite_rready_UNCONNECTED;
  wire NLW_inst_m_axi_lite_wvalid_UNCONNECTED;
  wire NLW_inst_m_axi_rready_UNCONNECTED;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_inst_s_axi_lite_arready_UNCONNECTED;
  wire NLW_inst_s_axi_lite_awready_UNCONNECTED;
  wire NLW_inst_s_axi_lite_bvalid_UNCONNECTED;
  wire NLW_inst_s_axi_lite_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_lite_wready_UNCONNECTED;
  wire [3:0]NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED;
  wire [8:0]NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED;
  wire [8:0]NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED;
  wire [8:0]NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [6:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_lite_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_lite_arprot_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_lite_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_lite_awprot_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_lite_wdata_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_lite_wstrb_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_lite_bresp_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_lite_rdata_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_lite_rresp_UNCONNECTED;

  (* ADDR_MUX_RATIO = "4" *) 
  (* AFIFO_DATA_SIZE = "51" *) 
  (* AFIFO_DATA_SIZE_M2 = "1" *) 
  (* AFIFO_DATA_SIZE_M3 = "0" *) 
  (* AFIFO_DATA_SIZE_M4 = "3" *) 
  (* AFIFO_TIE_WIDTH = "2" *) 
  (* AFIFO_WIDTH = "52" *) 
  (* AWB_FC_WIDTH = "2" *) 
  (* AXILITE_WIDTH = "20" *) 
  (* BFIFO_DATA_SIZE = "9" *) 
  (* BFIFO_WIDTH = "9" *) 
  (* C_AURORA_WIDTH = "64" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BRST_WIDTH = "2" *) 
  (* C_AXI_BUS_TYPE = "0" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "7" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LITE_ADDR_WIDTH = "32" *) 
  (* C_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_AXI_LITE_PROT_WIDTH = "2" *) 
  (* C_AXI_LITE_RESP_WIDTH = "2" *) 
  (* C_AXI_LITE_STB_WIDTH = "4" *) 
  (* C_AXI_RESP_WIDTH = "2" *) 
  (* C_AXI_SIZE_WIDTH = "3" *) 
  (* C_AXI_SIZE_WIDTH_INTERNAL = "2" *) 
  (* C_AXI_STB_WIDTH = "4" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_DISABLE_CLK_SHIFT = "0" *) 
  (* C_DISABLE_DESKEW = "0" *) 
  (* C_ECC_ENABLE = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_AXILITE = "0" *) 
  (* C_INSTANCE = "axi_c2c" *) 
  (* C_INTERFACE_MODE = "1" *) 
  (* C_INTERFACE_TYPE = "2" *) 
  (* C_INTERRUPT_WIDTH = "4" *) 
  (* C_MASTER_FPGA = "1" *) 
  (* C_NUM_OF_IO = "20" *) 
  (* C_PHY_SELECT = "1" *) 
  (* C_SELECTIO_DDR = "0" *) 
  (* C_SELECTIO_PHY_CLK = "100" *) 
  (* C_SELECTIO_WIDTH = "9" *) 
  (* C_SIMULATION = "0" *) 
  (* C_SYNC_STAGE = "3" *) 
  (* C_USE_DIFF_CLK = "0" *) 
  (* C_USE_DIFF_IO = "0" *) 
  (* C_WIDTH_CONVERSION = "2" *) 
  (* DATA_MUX_RATIO = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* EN_ECC = "1" *) 
  (* PHY_CTRL_WIDTH = "3" *) 
  (* PHY_DATA_WIDTH = "64" *) 
  (* RB_FC_WIDTH = "3" *) 
  (* RFIFO_DATA_SIZE = "42" *) 
  (* RFIFO_DATA_SIZE_M2 = "0" *) 
  (* RFIFO_DATA_SIZE_M3 = "0" *) 
  (* RFIFO_DATA_SIZE_M4 = "2" *) 
  (* RFIFO_TIE_WIDTH = "1" *) 
  (* RFIFO_WIDTH = "42" *) 
  (* TDM_ID_WIDTH = "2" *) 
  (* TDM_VAL_BITS = "1" *) 
  (* WFIFO_DATA_SIZE = "38" *) 
  (* WFIFO_DATA_SIZE_M2 = "0" *) 
  (* WFIFO_DATA_SIZE_M3 = "2" *) 
  (* WFIFO_DATA_SIZE_M4 = "2" *) 
  (* WFIFO_TIE_WIDTH = "1" *) 
  (* WFIFO_WIDTH = "38" *) 
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11 inst
       (.aurora_do_cc(aurora_do_cc),
        .aurora_init_clk(aurora_init_clk),
        .aurora_mmcm_not_locked(aurora_mmcm_not_locked),
        .aurora_pma_init_in(aurora_pma_init_in),
        .aurora_pma_init_out(aurora_pma_init_out),
        .aurora_reset_pb(aurora_reset_pb),
        .axi_c2c_aurora_channel_up(axi_c2c_aurora_channel_up),
        .axi_c2c_aurora_rx_tdata(axi_c2c_aurora_rx_tdata),
        .axi_c2c_aurora_rx_tvalid(axi_c2c_aurora_rx_tvalid),
        .axi_c2c_aurora_tx_tdata(axi_c2c_aurora_tx_tdata),
        .axi_c2c_aurora_tx_tready(axi_c2c_aurora_tx_tready),
        .axi_c2c_aurora_tx_tvalid(axi_c2c_aurora_tx_tvalid),
        .axi_c2c_config_error_out(axi_c2c_config_error_out),
        .axi_c2c_link_error_out(axi_c2c_link_error_out),
        .axi_c2c_link_status_out(axi_c2c_link_status_out),
        .axi_c2c_m2s_intr_in(axi_c2c_m2s_intr_in),
        .axi_c2c_m2s_intr_out(NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED[3:0]),
        .axi_c2c_multi_bit_error_out(axi_c2c_multi_bit_error_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .axi_c2c_s2m_intr_in({1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_s2m_intr_out(axi_c2c_s2m_intr_out),
        .axi_c2c_selio_rx_clk_in(1'b0),
        .axi_c2c_selio_rx_data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_selio_rx_diff_clk_in_n(1'b0),
        .axi_c2c_selio_rx_diff_clk_in_p(1'b0),
        .axi_c2c_selio_rx_diff_data_in_n({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_selio_rx_diff_data_in_p({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_selio_tx_clk_out(NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED),
        .axi_c2c_selio_tx_data_out(NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED[8:0]),
        .axi_c2c_selio_tx_diff_clk_out_n(NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED),
        .axi_c2c_selio_tx_diff_clk_out_p(NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED),
        .axi_c2c_selio_tx_diff_data_out_n(NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED[8:0]),
        .axi_c2c_selio_tx_diff_data_out_p(NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED[8:0]),
        .idelay_ref_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_out(NLW_inst_m_aclk_out_UNCONNECTED),
        .m_aresetn(1'b1),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[6:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arready(1'b0),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_arvalid(NLW_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[6:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awready(1'b0),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awvalid(NLW_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_bvalid(1'b0),
        .m_axi_lite_aclk(1'b0),
        .m_axi_lite_araddr(NLW_inst_m_axi_lite_araddr_UNCONNECTED[31:0]),
        .m_axi_lite_arprot(NLW_inst_m_axi_lite_arprot_UNCONNECTED[1:0]),
        .m_axi_lite_arready(1'b0),
        .m_axi_lite_arvalid(NLW_inst_m_axi_lite_arvalid_UNCONNECTED),
        .m_axi_lite_awaddr(NLW_inst_m_axi_lite_awaddr_UNCONNECTED[31:0]),
        .m_axi_lite_awprot(NLW_inst_m_axi_lite_awprot_UNCONNECTED[1:0]),
        .m_axi_lite_awready(1'b0),
        .m_axi_lite_awvalid(NLW_inst_m_axi_lite_awvalid_UNCONNECTED),
        .m_axi_lite_bready(NLW_inst_m_axi_lite_bready_UNCONNECTED),
        .m_axi_lite_bresp({1'b0,1'b0}),
        .m_axi_lite_bvalid(1'b0),
        .m_axi_lite_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_lite_rready(NLW_inst_m_axi_lite_rready_UNCONNECTED),
        .m_axi_lite_rresp({1'b0,1'b0}),
        .m_axi_lite_rvalid(1'b0),
        .m_axi_lite_wdata(NLW_inst_m_axi_lite_wdata_UNCONNECTED[31:0]),
        .m_axi_lite_wready(1'b0),
        .m_axi_lite_wstrb(NLW_inst_m_axi_lite_wstrb_UNCONNECTED[3:0]),
        .m_axi_lite_wvalid(NLW_inst_m_axi_lite_wvalid_UNCONNECTED),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_inst_m_axi_wdata_UNCONNECTED[31:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_inst_m_axi_wstrb_UNCONNECTED[3:0]),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_inst_m_axi_wvalid_UNCONNECTED),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_lite_aclk(1'b0),
        .s_axi_lite_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_arprot({1'b0,1'b0}),
        .s_axi_lite_arready(NLW_inst_s_axi_lite_arready_UNCONNECTED),
        .s_axi_lite_arvalid(1'b0),
        .s_axi_lite_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_awprot({1'b0,1'b0}),
        .s_axi_lite_awready(NLW_inst_s_axi_lite_awready_UNCONNECTED),
        .s_axi_lite_awvalid(1'b0),
        .s_axi_lite_bready(1'b0),
        .s_axi_lite_bresp(NLW_inst_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(NLW_inst_s_axi_lite_bvalid_UNCONNECTED),
        .s_axi_lite_rdata(NLW_inst_s_axi_lite_rdata_UNCONNECTED[31:0]),
        .s_axi_lite_rready(1'b0),
        .s_axi_lite_rresp(NLW_inst_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(NLW_inst_s_axi_lite_rvalid_UNCONNECTED),
        .s_axi_lite_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_wready(NLW_inst_s_axi_lite_wready_UNCONNECTED),
        .s_axi_lite_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_wvalid(1'b0),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ADDR_MUX_RATIO = "4" *) (* AFIFO_DATA_SIZE = "51" *) (* AFIFO_DATA_SIZE_M2 = "1" *) 
(* AFIFO_DATA_SIZE_M3 = "0" *) (* AFIFO_DATA_SIZE_M4 = "3" *) (* AFIFO_TIE_WIDTH = "2" *) 
(* AFIFO_WIDTH = "52" *) (* AWB_FC_WIDTH = "2" *) (* AXILITE_WIDTH = "20" *) 
(* BFIFO_DATA_SIZE = "9" *) (* BFIFO_WIDTH = "9" *) (* C_AURORA_WIDTH = "64" *) 
(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_BRST_WIDTH = "2" *) (* C_AXI_BUS_TYPE = "0" *) 
(* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "7" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LITE_ADDR_WIDTH = "32" *) (* C_AXI_LITE_DATA_WIDTH = "32" *) (* C_AXI_LITE_PROT_WIDTH = "2" *) 
(* C_AXI_LITE_RESP_WIDTH = "2" *) (* C_AXI_LITE_STB_WIDTH = "4" *) (* C_AXI_RESP_WIDTH = "2" *) 
(* C_AXI_SIZE_WIDTH = "3" *) (* C_AXI_SIZE_WIDTH_INTERNAL = "2" *) (* C_AXI_STB_WIDTH = "4" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLK = "0" *) (* C_DISABLE_CLK_SHIFT = "0" *) 
(* C_DISABLE_DESKEW = "0" *) (* C_ECC_ENABLE = "1" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_AXILITE = "0" *) (* C_INSTANCE = "axi_c2c" *) (* C_INTERFACE_MODE = "1" *) 
(* C_INTERFACE_TYPE = "2" *) (* C_INTERRUPT_WIDTH = "4" *) (* C_MASTER_FPGA = "1" *) 
(* C_NUM_OF_IO = "20" *) (* C_PHY_SELECT = "1" *) (* C_SELECTIO_DDR = "0" *) 
(* C_SELECTIO_PHY_CLK = "100" *) (* C_SELECTIO_WIDTH = "9" *) (* C_SIMULATION = "0" *) 
(* C_SYNC_STAGE = "3" *) (* C_USE_DIFF_CLK = "0" *) (* C_USE_DIFF_IO = "0" *) 
(* C_WIDTH_CONVERSION = "2" *) (* DATA_MUX_RATIO = "1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* EN_ECC = "1" *) (* ORIG_REF_NAME = "axi_chip2chip_v4_2_11" *) (* PHY_CTRL_WIDTH = "3" *) 
(* PHY_DATA_WIDTH = "64" *) (* RB_FC_WIDTH = "3" *) (* RFIFO_DATA_SIZE = "42" *) 
(* RFIFO_DATA_SIZE_M2 = "0" *) (* RFIFO_DATA_SIZE_M3 = "0" *) (* RFIFO_DATA_SIZE_M4 = "2" *) 
(* RFIFO_TIE_WIDTH = "1" *) (* RFIFO_WIDTH = "42" *) (* TDM_ID_WIDTH = "2" *) 
(* TDM_VAL_BITS = "1" *) (* WFIFO_DATA_SIZE = "38" *) (* WFIFO_DATA_SIZE_M2 = "0" *) 
(* WFIFO_DATA_SIZE_M3 = "2" *) (* WFIFO_DATA_SIZE_M4 = "2" *) (* WFIFO_TIE_WIDTH = "1" *) 
(* WFIFO_WIDTH = "38" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11
   (s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wuser,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    axi_c2c_m2s_intr_in,
    axi_c2c_s2m_intr_out,
    m_aclk,
    m_aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wuser,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    axi_c2c_s2m_intr_in,
    axi_c2c_m2s_intr_out,
    idelay_ref_clk,
    axi_c2c_phy_clk,
    axi_c2c_selio_tx_clk_out,
    axi_c2c_selio_tx_data_out,
    axi_c2c_selio_rx_clk_in,
    axi_c2c_selio_rx_data_in,
    axi_c2c_selio_tx_diff_clk_out_p,
    axi_c2c_selio_tx_diff_clk_out_n,
    axi_c2c_selio_tx_diff_data_out_p,
    axi_c2c_selio_tx_diff_data_out_n,
    axi_c2c_selio_rx_diff_clk_in_p,
    axi_c2c_selio_rx_diff_clk_in_n,
    axi_c2c_selio_rx_diff_data_in_p,
    axi_c2c_selio_rx_diff_data_in_n,
    axi_c2c_aurora_channel_up,
    axi_c2c_aurora_tx_tready,
    axi_c2c_aurora_tx_tdata,
    axi_c2c_aurora_tx_tvalid,
    axi_c2c_aurora_rx_tdata,
    axi_c2c_aurora_rx_tvalid,
    aurora_do_cc,
    aurora_pma_init_in,
    aurora_init_clk,
    aurora_pma_init_out,
    aurora_mmcm_not_locked,
    aurora_reset_pb,
    axi_c2c_config_error_out,
    axi_c2c_link_status_out,
    axi_c2c_multi_bit_error_out,
    axi_c2c_link_error_out,
    m_aclk_out,
    s_axi_lite_aclk,
    s_axi_lite_awaddr,
    s_axi_lite_awprot,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_wdata,
    s_axi_lite_wstrb,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_araddr,
    s_axi_lite_arprot,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    m_axi_lite_aclk,
    m_axi_lite_awaddr,
    m_axi_lite_awprot,
    m_axi_lite_awvalid,
    m_axi_lite_awready,
    m_axi_lite_wdata,
    m_axi_lite_wstrb,
    m_axi_lite_wvalid,
    m_axi_lite_wready,
    m_axi_lite_bresp,
    m_axi_lite_bvalid,
    m_axi_lite_bready,
    m_axi_lite_araddr,
    m_axi_lite_arprot,
    m_axi_lite_arvalid,
    m_axi_lite_arready,
    m_axi_lite_rdata,
    m_axi_lite_rresp,
    m_axi_lite_rvalid,
    m_axi_lite_rready);
  input s_aclk;
  input s_aresetn;
  input [6:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wuser;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [6:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [6:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [6:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input [3:0]axi_c2c_m2s_intr_in;
  output [3:0]axi_c2c_s2m_intr_out;
  input m_aclk;
  input m_aresetn;
  output [6:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wuser;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input [6:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  output m_axi_bready;
  output [6:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output m_axi_arvalid;
  input m_axi_arready;
  input [6:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;
  input [3:0]axi_c2c_s2m_intr_in;
  output [3:0]axi_c2c_m2s_intr_out;
  input idelay_ref_clk;
  input axi_c2c_phy_clk;
  output axi_c2c_selio_tx_clk_out;
  output [8:0]axi_c2c_selio_tx_data_out;
  input axi_c2c_selio_rx_clk_in;
  input [8:0]axi_c2c_selio_rx_data_in;
  output axi_c2c_selio_tx_diff_clk_out_p;
  output axi_c2c_selio_tx_diff_clk_out_n;
  output [8:0]axi_c2c_selio_tx_diff_data_out_p;
  output [8:0]axi_c2c_selio_tx_diff_data_out_n;
  input axi_c2c_selio_rx_diff_clk_in_p;
  input axi_c2c_selio_rx_diff_clk_in_n;
  input [8:0]axi_c2c_selio_rx_diff_data_in_p;
  input [8:0]axi_c2c_selio_rx_diff_data_in_n;
  input axi_c2c_aurora_channel_up;
  input axi_c2c_aurora_tx_tready;
  output [63:0]axi_c2c_aurora_tx_tdata;
  output axi_c2c_aurora_tx_tvalid;
  input [63:0]axi_c2c_aurora_rx_tdata;
  input axi_c2c_aurora_rx_tvalid;
  output aurora_do_cc;
  input aurora_pma_init_in;
  input aurora_init_clk;
  output aurora_pma_init_out;
  input aurora_mmcm_not_locked;
  output aurora_reset_pb;
  output axi_c2c_config_error_out;
  output axi_c2c_link_status_out;
  output axi_c2c_multi_bit_error_out;
  output axi_c2c_link_error_out;
  output m_aclk_out;
  input s_axi_lite_aclk;
  input [31:0]s_axi_lite_awaddr;
  input [1:0]s_axi_lite_awprot;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_wstrb;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input [31:0]s_axi_lite_araddr;
  input [1:0]s_axi_lite_arprot;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  input m_axi_lite_aclk;
  output [31:0]m_axi_lite_awaddr;
  output [1:0]m_axi_lite_awprot;
  output m_axi_lite_awvalid;
  input m_axi_lite_awready;
  output [31:0]m_axi_lite_wdata;
  output [3:0]m_axi_lite_wstrb;
  output m_axi_lite_wvalid;
  input m_axi_lite_wready;
  input [1:0]m_axi_lite_bresp;
  input m_axi_lite_bvalid;
  output m_axi_lite_bready;
  output [31:0]m_axi_lite_araddr;
  output [1:0]m_axi_lite_arprot;
  output m_axi_lite_arvalid;
  input m_axi_lite_arready;
  input [31:0]m_axi_lite_rdata;
  input [1:0]m_axi_lite_rresp;
  input m_axi_lite_rvalid;
  output m_axi_lite_rready;

  wire \<const0> ;
  wire aurora_do_cc;
  wire aurora_init_clk;
  wire aurora_mmcm_not_locked;
  wire aurora_pma_init_in;
  wire aurora_pma_init_out;
  wire aurora_reset_pb;
  wire axi_c2c_aurora_channel_up;
  wire [63:0]axi_c2c_aurora_rx_tdata;
  wire axi_c2c_aurora_rx_tvalid;
  wire [63:0]\^axi_c2c_aurora_tx_tdata ;
  wire axi_c2c_aurora_tx_tready;
  wire axi_c2c_aurora_tx_tvalid;
  wire axi_c2c_config_error_out;
  wire axi_c2c_link_error_out;
  wire axi_c2c_link_status_out;
  wire [3:0]axi_c2c_m2s_intr_in;
  wire axi_c2c_multi_bit_error_out;
  wire axi_c2c_phy_clk;
  wire [3:0]axi_c2c_s2m_intr_out;
  wire axi_reset;
  wire \master_fpga_gen.axi_chip2chip_master_phy_inst_n_10 ;
  wire \master_fpga_gen.axi_chip2chip_master_phy_inst_n_11 ;
  wire \master_fpga_gen.axi_chip2chip_master_phy_inst_n_14 ;
  wire \master_fpga_gen.axi_chip2chip_master_phy_inst_n_8 ;
  wire \master_fpga_gen.axi_chip2chip_master_phy_inst_n_9 ;
  wire rx_phy_ready;
  wire rx_user_reset;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [6:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [6:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [6:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [6:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [3:1]sync_intr_in_d1;
  wire [1:0]tx_phy_ctrl;
  wire tx_phy_ready;

  assign axi_c2c_aurora_tx_tdata[63] = \^axi_c2c_aurora_tx_tdata [63];
  assign axi_c2c_aurora_tx_tdata[62] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[61:56] = \^axi_c2c_aurora_tx_tdata [61:56];
  assign axi_c2c_aurora_tx_tdata[55] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[54] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[53] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[52] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[51] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[50] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[49] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[48] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[47] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[46] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[45] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[44] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[43] = \^axi_c2c_aurora_tx_tdata [54];
  assign axi_c2c_aurora_tx_tdata[42:0] = \^axi_c2c_aurora_tx_tdata [42:0];
  assign axi_c2c_m2s_intr_out[3] = \<const0> ;
  assign axi_c2c_m2s_intr_out[2] = \<const0> ;
  assign axi_c2c_m2s_intr_out[1] = \<const0> ;
  assign axi_c2c_m2s_intr_out[0] = \<const0> ;
  assign axi_c2c_selio_tx_clk_out = \<const0> ;
  assign axi_c2c_selio_tx_data_out[8] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[7] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[6] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[5] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[4] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[3] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[2] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[1] = \<const0> ;
  assign axi_c2c_selio_tx_data_out[0] = \<const0> ;
  assign axi_c2c_selio_tx_diff_clk_out_n = \<const0> ;
  assign axi_c2c_selio_tx_diff_clk_out_p = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[8] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[7] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[6] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[5] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[4] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[3] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[2] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[1] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[0] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[8] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[7] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[6] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[5] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[4] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[3] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[2] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[1] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[0] = \<const0> ;
  assign m_aclk_out = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arid[6] = \<const0> ;
  assign m_axi_arid[5] = \<const0> ;
  assign m_axi_arid[4] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awid[6] = \<const0> ;
  assign m_axi_awid[5] = \<const0> ;
  assign m_axi_awid[4] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_lite_araddr[31] = \<const0> ;
  assign m_axi_lite_araddr[30] = \<const0> ;
  assign m_axi_lite_araddr[29] = \<const0> ;
  assign m_axi_lite_araddr[28] = \<const0> ;
  assign m_axi_lite_araddr[27] = \<const0> ;
  assign m_axi_lite_araddr[26] = \<const0> ;
  assign m_axi_lite_araddr[25] = \<const0> ;
  assign m_axi_lite_araddr[24] = \<const0> ;
  assign m_axi_lite_araddr[23] = \<const0> ;
  assign m_axi_lite_araddr[22] = \<const0> ;
  assign m_axi_lite_araddr[21] = \<const0> ;
  assign m_axi_lite_araddr[20] = \<const0> ;
  assign m_axi_lite_araddr[19] = \<const0> ;
  assign m_axi_lite_araddr[18] = \<const0> ;
  assign m_axi_lite_araddr[17] = \<const0> ;
  assign m_axi_lite_araddr[16] = \<const0> ;
  assign m_axi_lite_araddr[15] = \<const0> ;
  assign m_axi_lite_araddr[14] = \<const0> ;
  assign m_axi_lite_araddr[13] = \<const0> ;
  assign m_axi_lite_araddr[12] = \<const0> ;
  assign m_axi_lite_araddr[11] = \<const0> ;
  assign m_axi_lite_araddr[10] = \<const0> ;
  assign m_axi_lite_araddr[9] = \<const0> ;
  assign m_axi_lite_araddr[8] = \<const0> ;
  assign m_axi_lite_araddr[7] = \<const0> ;
  assign m_axi_lite_araddr[6] = \<const0> ;
  assign m_axi_lite_araddr[5] = \<const0> ;
  assign m_axi_lite_araddr[4] = \<const0> ;
  assign m_axi_lite_araddr[3] = \<const0> ;
  assign m_axi_lite_araddr[2] = \<const0> ;
  assign m_axi_lite_araddr[1] = \<const0> ;
  assign m_axi_lite_araddr[0] = \<const0> ;
  assign m_axi_lite_arprot[1] = \<const0> ;
  assign m_axi_lite_arprot[0] = \<const0> ;
  assign m_axi_lite_arvalid = \<const0> ;
  assign m_axi_lite_awaddr[31] = \<const0> ;
  assign m_axi_lite_awaddr[30] = \<const0> ;
  assign m_axi_lite_awaddr[29] = \<const0> ;
  assign m_axi_lite_awaddr[28] = \<const0> ;
  assign m_axi_lite_awaddr[27] = \<const0> ;
  assign m_axi_lite_awaddr[26] = \<const0> ;
  assign m_axi_lite_awaddr[25] = \<const0> ;
  assign m_axi_lite_awaddr[24] = \<const0> ;
  assign m_axi_lite_awaddr[23] = \<const0> ;
  assign m_axi_lite_awaddr[22] = \<const0> ;
  assign m_axi_lite_awaddr[21] = \<const0> ;
  assign m_axi_lite_awaddr[20] = \<const0> ;
  assign m_axi_lite_awaddr[19] = \<const0> ;
  assign m_axi_lite_awaddr[18] = \<const0> ;
  assign m_axi_lite_awaddr[17] = \<const0> ;
  assign m_axi_lite_awaddr[16] = \<const0> ;
  assign m_axi_lite_awaddr[15] = \<const0> ;
  assign m_axi_lite_awaddr[14] = \<const0> ;
  assign m_axi_lite_awaddr[13] = \<const0> ;
  assign m_axi_lite_awaddr[12] = \<const0> ;
  assign m_axi_lite_awaddr[11] = \<const0> ;
  assign m_axi_lite_awaddr[10] = \<const0> ;
  assign m_axi_lite_awaddr[9] = \<const0> ;
  assign m_axi_lite_awaddr[8] = \<const0> ;
  assign m_axi_lite_awaddr[7] = \<const0> ;
  assign m_axi_lite_awaddr[6] = \<const0> ;
  assign m_axi_lite_awaddr[5] = \<const0> ;
  assign m_axi_lite_awaddr[4] = \<const0> ;
  assign m_axi_lite_awaddr[3] = \<const0> ;
  assign m_axi_lite_awaddr[2] = \<const0> ;
  assign m_axi_lite_awaddr[1] = \<const0> ;
  assign m_axi_lite_awaddr[0] = \<const0> ;
  assign m_axi_lite_awprot[1] = \<const0> ;
  assign m_axi_lite_awprot[0] = \<const0> ;
  assign m_axi_lite_awvalid = \<const0> ;
  assign m_axi_lite_bready = \<const0> ;
  assign m_axi_lite_rready = \<const0> ;
  assign m_axi_lite_wdata[31] = \<const0> ;
  assign m_axi_lite_wdata[30] = \<const0> ;
  assign m_axi_lite_wdata[29] = \<const0> ;
  assign m_axi_lite_wdata[28] = \<const0> ;
  assign m_axi_lite_wdata[27] = \<const0> ;
  assign m_axi_lite_wdata[26] = \<const0> ;
  assign m_axi_lite_wdata[25] = \<const0> ;
  assign m_axi_lite_wdata[24] = \<const0> ;
  assign m_axi_lite_wdata[23] = \<const0> ;
  assign m_axi_lite_wdata[22] = \<const0> ;
  assign m_axi_lite_wdata[21] = \<const0> ;
  assign m_axi_lite_wdata[20] = \<const0> ;
  assign m_axi_lite_wdata[19] = \<const0> ;
  assign m_axi_lite_wdata[18] = \<const0> ;
  assign m_axi_lite_wdata[17] = \<const0> ;
  assign m_axi_lite_wdata[16] = \<const0> ;
  assign m_axi_lite_wdata[15] = \<const0> ;
  assign m_axi_lite_wdata[14] = \<const0> ;
  assign m_axi_lite_wdata[13] = \<const0> ;
  assign m_axi_lite_wdata[12] = \<const0> ;
  assign m_axi_lite_wdata[11] = \<const0> ;
  assign m_axi_lite_wdata[10] = \<const0> ;
  assign m_axi_lite_wdata[9] = \<const0> ;
  assign m_axi_lite_wdata[8] = \<const0> ;
  assign m_axi_lite_wdata[7] = \<const0> ;
  assign m_axi_lite_wdata[6] = \<const0> ;
  assign m_axi_lite_wdata[5] = \<const0> ;
  assign m_axi_lite_wdata[4] = \<const0> ;
  assign m_axi_lite_wdata[3] = \<const0> ;
  assign m_axi_lite_wdata[2] = \<const0> ;
  assign m_axi_lite_wdata[1] = \<const0> ;
  assign m_axi_lite_wdata[0] = \<const0> ;
  assign m_axi_lite_wstrb[3] = \<const0> ;
  assign m_axi_lite_wstrb[2] = \<const0> ;
  assign m_axi_lite_wstrb[1] = \<const0> ;
  assign m_axi_lite_wstrb[0] = \<const0> ;
  assign m_axi_lite_wvalid = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign s_axi_lite_arready = \<const0> ;
  assign s_axi_lite_awready = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_bvalid = \<const0> ;
  assign s_axi_lite_rdata[31] = \<const0> ;
  assign s_axi_lite_rdata[30] = \<const0> ;
  assign s_axi_lite_rdata[29] = \<const0> ;
  assign s_axi_lite_rdata[28] = \<const0> ;
  assign s_axi_lite_rdata[27] = \<const0> ;
  assign s_axi_lite_rdata[26] = \<const0> ;
  assign s_axi_lite_rdata[25] = \<const0> ;
  assign s_axi_lite_rdata[24] = \<const0> ;
  assign s_axi_lite_rdata[23] = \<const0> ;
  assign s_axi_lite_rdata[22] = \<const0> ;
  assign s_axi_lite_rdata[21] = \<const0> ;
  assign s_axi_lite_rdata[20] = \<const0> ;
  assign s_axi_lite_rdata[19] = \<const0> ;
  assign s_axi_lite_rdata[18] = \<const0> ;
  assign s_axi_lite_rdata[17] = \<const0> ;
  assign s_axi_lite_rdata[16] = \<const0> ;
  assign s_axi_lite_rdata[15] = \<const0> ;
  assign s_axi_lite_rdata[14] = \<const0> ;
  assign s_axi_lite_rdata[13] = \<const0> ;
  assign s_axi_lite_rdata[12] = \<const0> ;
  assign s_axi_lite_rdata[11] = \<const0> ;
  assign s_axi_lite_rdata[10] = \<const0> ;
  assign s_axi_lite_rdata[9] = \<const0> ;
  assign s_axi_lite_rdata[8] = \<const0> ;
  assign s_axi_lite_rdata[7] = \<const0> ;
  assign s_axi_lite_rdata[6] = \<const0> ;
  assign s_axi_lite_rdata[5] = \<const0> ;
  assign s_axi_lite_rdata[4] = \<const0> ;
  assign s_axi_lite_rdata[3] = \<const0> ;
  assign s_axi_lite_rdata[2] = \<const0> ;
  assign s_axi_lite_rdata[1] = \<const0> ;
  assign s_axi_lite_rdata[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_rvalid = \<const0> ;
  assign s_axi_lite_wready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_master \master_fpga_gen.axi_chip2chip_master_inst 
       (.D({\master_fpga_gen.axi_chip2chip_master_phy_inst_n_8 ,\master_fpga_gen.axi_chip2chip_master_phy_inst_n_9 ,\master_fpga_gen.axi_chip2chip_master_phy_inst_n_10 ,\master_fpga_gen.axi_chip2chip_master_phy_inst_n_11 }),
        .DIADI({s_axi_awburst,s_axi_awsize[1:0],s_axi_awlen,s_axi_awid}),
        .Q(sync_intr_in_d1),
        .axi_c2c_aurora_rx_tdata(axi_c2c_aurora_rx_tdata),
        .axi_c2c_aurora_rx_tvalid(axi_c2c_aurora_rx_tvalid),
        .axi_c2c_aurora_tx_tdata({\^axi_c2c_aurora_tx_tdata [63],\^axi_c2c_aurora_tx_tdata [61:56],\^axi_c2c_aurora_tx_tdata [54],\^axi_c2c_aurora_tx_tdata [42:0]}),
        .axi_c2c_aurora_tx_tready(axi_c2c_aurora_tx_tready),
        .axi_c2c_aurora_tx_tvalid(axi_c2c_aurora_tx_tvalid),
        .axi_c2c_m2s_intr_in(axi_c2c_m2s_intr_in),
        .axi_c2c_multi_bit_error_out(axi_c2c_multi_bit_error_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .axi_c2c_s2m_intr_out(axi_c2c_s2m_intr_out),
        .axi_reset(axi_reset),
        .rx_phy_ready(rx_phy_ready),
        .rx_phy_ready_reg(\master_fpga_gen.axi_chip2chip_master_phy_inst_n_14 ),
        .rx_user_reset(rx_user_reset),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] ({s_axi_arburst,s_axi_arsize[1:0],s_axi_arlen,s_axi_arid}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] ({s_axi_bresp,s_axi_bid}),
        .s_axi_bvalid(s_axi_bvalid),
        .\s_axi_rdata[31] ({s_axi_rdata,s_axi_rresp,s_axi_rlast,s_axi_rid}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] ({s_axi_wstrb,s_axi_wlast,s_axi_wuser}),
        .s_axi_wvalid(s_axi_wvalid),
        .tx_phy_ctrl(tx_phy_ctrl),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_phy_if \master_fpga_gen.axi_chip2chip_master_phy_inst 
       (.D({\master_fpga_gen.axi_chip2chip_master_phy_inst_n_8 ,\master_fpga_gen.axi_chip2chip_master_phy_inst_n_9 ,\master_fpga_gen.axi_chip2chip_master_phy_inst_n_10 ,\master_fpga_gen.axi_chip2chip_master_phy_inst_n_11 }),
        .Q(sync_intr_in_d1),
        .aurora_do_cc(aurora_do_cc),
        .aurora_init_clk(aurora_init_clk),
        .aurora_mmcm_not_locked(aurora_mmcm_not_locked),
        .aurora_pma_init_in(aurora_pma_init_in),
        .aurora_pma_init_out(aurora_pma_init_out),
        .aurora_reset_pb(aurora_reset_pb),
        .aw_fifo_reset_reg(\master_fpga_gen.axi_chip2chip_master_phy_inst_n_14 ),
        .axi_c2c_aurora_channel_up(axi_c2c_aurora_channel_up),
        .axi_c2c_aurora_rx_tdata({axi_c2c_aurora_rx_tdata[47:5],axi_c2c_aurora_rx_tdata[1:0]}),
        .axi_c2c_aurora_rx_tvalid(axi_c2c_aurora_rx_tvalid),
        .axi_c2c_link_error_out(axi_c2c_link_error_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .axi_reset(axi_reset),
        .out({axi_c2c_link_status_out,axi_c2c_config_error_out}),
        .rx_phy_ready(rx_phy_ready),
        .rx_user_reset(rx_user_reset),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .tx_phy_ctrl(tx_phy_ctrl),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_asitv10_axisc_register_slice" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice
   (D,
    tdm_user_data_ready,
    \state_reg[0]_0 ,
    E,
    \mux_by_4.data_count_reg[0] ,
    \slot_count_reg[0] ,
    \storage_data2_reg[55] ,
    reg_slice_user_data_ready,
    tdm_user_data_valid,
    Q,
    out0,
    \storage_data1_reg[18]_0 ,
    \storage_data1_reg[20]_0 ,
    \storage_data1_reg[15]_0 ,
    rx_user_reset,
    out,
    slot_select,
    empty_fwft_i_reg,
    tx_phy_ready,
    \slot_count_reg[0]_0 ,
    send_ch0,
    \tdm_data_out_reg[53] ,
    \storage_data1_reg[29]_0 ,
    \storage_data1_reg[10]_0 ,
    \storage_data1_reg[32]_0 ,
    axi_c2c_phy_clk);
  output [1:0]D;
  output tdm_user_data_ready;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\mux_by_4.data_count_reg[0] ;
  output [0:0]\slot_count_reg[0] ;
  output [43:0]\storage_data2_reg[55] ;
  input reg_slice_user_data_ready;
  input tdm_user_data_valid;
  input [1:0]Q;
  input [0:0]out0;
  input \storage_data1_reg[18]_0 ;
  input \storage_data1_reg[20]_0 ;
  input \storage_data1_reg[15]_0 ;
  input rx_user_reset;
  input out;
  input [1:0]slot_select;
  input empty_fwft_i_reg;
  input tx_phy_ready;
  input [0:0]\slot_count_reg[0]_0 ;
  input send_ch0;
  input [43:0]\tdm_data_out_reg[53] ;
  input \storage_data1_reg[29]_0 ;
  input \storage_data1_reg[10]_0 ;
  input \storage_data1_reg[32]_0 ;
  input axi_c2c_phy_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state[3]_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  wire [1:0]Q;
  wire [1:0]areset_d;
  wire axi_c2c_phy_clk;
  wire empty_fwft_i_reg;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire [0:0]\mux_by_4.data_count_reg[0] ;
  wire out;
  wire [0:0]out0;
  wire reg_slice_user_data_ready;
  wire rx_user_reset;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_n_0;
  wire send_ch0;
  wire [0:0]\slot_count_reg[0] ;
  wire [0:0]\slot_count_reg[0]_0 ;
  wire [1:0]slot_select;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg_n_0_[1] ;
  wire storage_data1;
  wire \storage_data1[0]_i_1_n_0 ;
  wire \storage_data1[10]_i_1_n_0 ;
  wire \storage_data1[11]_i_1_n_0 ;
  wire \storage_data1[12]_i_1_n_0 ;
  wire \storage_data1[13]_i_1_n_0 ;
  wire \storage_data1[14]_i_1_n_0 ;
  wire \storage_data1[15]_i_1_n_0 ;
  wire \storage_data1[16]_i_1_n_0 ;
  wire \storage_data1[17]_i_1_n_0 ;
  wire \storage_data1[18]_i_1_n_0 ;
  wire \storage_data1[19]_i_1_n_0 ;
  wire \storage_data1[1]_i_1_n_0 ;
  wire \storage_data1[20]_i_1_n_0 ;
  wire \storage_data1[21]_i_1_n_0 ;
  wire \storage_data1[22]_i_1_n_0 ;
  wire \storage_data1[23]_i_1_n_0 ;
  wire \storage_data1[24]_i_1_n_0 ;
  wire \storage_data1[25]_i_1_n_0 ;
  wire \storage_data1[26]_i_1_n_0 ;
  wire \storage_data1[27]_i_1_n_0 ;
  wire \storage_data1[28]_i_1_n_0 ;
  wire \storage_data1[29]_i_1_n_0 ;
  wire \storage_data1[2]_i_1_n_0 ;
  wire \storage_data1[30]_i_1_n_0 ;
  wire \storage_data1[31]_i_1_n_0 ;
  wire \storage_data1[32]_i_1_n_0 ;
  wire \storage_data1[33]_i_1_n_0 ;
  wire \storage_data1[34]_i_1_n_0 ;
  wire \storage_data1[35]_i_1_n_0 ;
  wire \storage_data1[36]_i_1_n_0 ;
  wire \storage_data1[37]_i_1_n_0 ;
  wire \storage_data1[38]_i_1_n_0 ;
  wire \storage_data1[39]_i_1_n_0 ;
  wire \storage_data1[3]_i_1_n_0 ;
  wire \storage_data1[40]_i_1_n_0 ;
  wire \storage_data1[41]_i_1_n_0 ;
  wire \storage_data1[42]_i_1_n_0 ;
  wire \storage_data1[4]_i_1_n_0 ;
  wire \storage_data1[53]_i_2_n_0 ;
  wire \storage_data1[5]_i_1_n_0 ;
  wire \storage_data1[6]_i_1_n_0 ;
  wire \storage_data1[7]_i_1_n_0 ;
  wire \storage_data1[8]_i_1_n_0 ;
  wire \storage_data1[9]_i_1_n_0 ;
  wire \storage_data1_reg[10]_0 ;
  wire \storage_data1_reg[15]_0 ;
  wire \storage_data1_reg[18]_0 ;
  wire \storage_data1_reg[20]_0 ;
  wire \storage_data1_reg[29]_0 ;
  wire \storage_data1_reg[32]_0 ;
  wire [44:0]storage_data2;
  wire storage_data2_0;
  wire [43:0]\storage_data2_reg[55] ;
  wire [43:0]\tdm_data_out_reg[53] ;
  wire tdm_user_data_ready;
  wire tdm_user_data_valid;
  wire tx_phy_ready;

  LUT4 #(
    .INIT(16'h00A2)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(tdm_user_data_valid),
        .I2(reg_slice_user_data_ready),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(tdm_user_data_valid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(reg_slice_user_data_ready),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4447)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(tdm_user_data_valid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(reg_slice_user_data_ready),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(rx_user_reset),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FADAF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(reg_slice_user_data_ready),
        .I1(load_s1_from_s2),
        .I2(tdm_user_data_valid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_state[3]_i_4_n_0 ),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(tdm_user_data_valid),
        .I1(reg_slice_user_data_ready),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[3]_i_4 
       (.I0(areset_d[1]),
        .I1(areset_d[0]),
        .O(\FSM_onehot_state[3]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\FSM_onehot_state[3]_i_2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(\FSM_onehot_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\FSM_onehot_state[3]_i_2_n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(\FSM_onehot_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\FSM_onehot_state[3]_i_2_n_0 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(\FSM_onehot_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\FSM_onehot_state[3]_i_2_n_0 ),
        .D(\FSM_onehot_state[3]_i_3_n_0 ),
        .Q(load_s1_from_s2),
        .R(\FSM_onehot_state[3]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rx_user_reset),
        .Q(areset_d[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mux_by_4.data_count[3]_i_1 
       (.I0(tdm_user_data_ready),
        .I1(out),
        .I2(slot_select[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mux_by_4.data_count[3]_i_1__0 
       (.I0(tdm_user_data_ready),
        .I1(empty_fwft_i_reg),
        .I2(slot_select[1]),
        .O(\mux_by_4.data_count_reg[0] ));
  LUT3 #(
    .INIT(8'h20)) 
    s_ready_i
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(reg_slice_user_data_ready),
        .I2(tdm_user_data_valid),
        .O(s_ready_i_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFD500FF00C0)) 
    s_ready_i_i_1
       (.I0(s_ready_i_n_0),
        .I1(reg_slice_user_data_ready),
        .I2(load_s1_from_s2),
        .I3(areset_d[0]),
        .I4(areset_d[1]),
        .I5(tdm_user_data_ready),
        .O(s_ready_i_i_1_n_0));
  FDRE s_ready_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(tdm_user_data_ready),
        .R(rx_user_reset));
  LUT4 #(
    .INIT(16'h7078)) 
    \slot_count[0]_i_1 
       (.I0(tdm_user_data_ready),
        .I1(tx_phy_ready),
        .I2(\slot_count_reg[0]_0 ),
        .I3(send_ch0),
        .O(\slot_count_reg[0] ));
  LUT4 #(
    .INIT(16'h3A8A)) 
    \state[0]_i_1__0 
       (.I0(tdm_user_data_valid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg[0]_0 ),
        .I3(reg_slice_user_data_ready),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBBC8)) 
    \state[1]_i_1__0 
       (.I0(reg_slice_user_data_ready),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(tdm_user_data_valid),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\FSM_onehot_state[3]_i_2_n_0 ),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(\FSM_onehot_state[3]_i_1_n_0 ));
  FDSE \state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\FSM_onehot_state[3]_i_2_n_0 ),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [0]),
        .O(\storage_data1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[10]_i_1 
       (.I0(storage_data2[10]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [10]),
        .O(\storage_data1[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[11]_i_1 
       (.I0(storage_data2[11]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [11]),
        .O(\storage_data1[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[12]_i_1 
       (.I0(storage_data2[12]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [12]),
        .O(\storage_data1[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[13]_i_1 
       (.I0(storage_data2[13]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [13]),
        .O(\storage_data1[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[14]_i_1 
       (.I0(storage_data2[14]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [14]),
        .O(\storage_data1[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[15]_i_1 
       (.I0(storage_data2[15]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [15]),
        .O(\storage_data1[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[16]_i_1 
       (.I0(storage_data2[16]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [16]),
        .O(\storage_data1[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[17]_i_1 
       (.I0(storage_data2[17]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [17]),
        .O(\storage_data1[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[18]_i_1 
       (.I0(storage_data2[18]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [18]),
        .O(\storage_data1[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[19]_i_1 
       (.I0(storage_data2[19]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [19]),
        .O(\storage_data1[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [1]),
        .O(\storage_data1[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[20]_i_1 
       (.I0(storage_data2[20]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [20]),
        .O(\storage_data1[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[21]_i_1 
       (.I0(storage_data2[21]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [21]),
        .O(\storage_data1[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[22]_i_1 
       (.I0(storage_data2[22]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [22]),
        .O(\storage_data1[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[23]_i_1 
       (.I0(storage_data2[23]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [23]),
        .O(\storage_data1[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[24]_i_1 
       (.I0(storage_data2[24]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [24]),
        .O(\storage_data1[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[25]_i_1 
       (.I0(storage_data2[25]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [25]),
        .O(\storage_data1[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[26]_i_1 
       (.I0(storage_data2[26]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [26]),
        .O(\storage_data1[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[27]_i_1 
       (.I0(storage_data2[27]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [27]),
        .O(\storage_data1[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[28]_i_1 
       (.I0(storage_data2[28]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [28]),
        .O(\storage_data1[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[29]_i_1 
       (.I0(storage_data2[29]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [29]),
        .O(\storage_data1[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[2]_i_1 
       (.I0(storage_data2[2]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [2]),
        .O(\storage_data1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[30]_i_1 
       (.I0(storage_data2[30]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [30]),
        .O(\storage_data1[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[31]_i_1 
       (.I0(storage_data2[31]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [31]),
        .O(\storage_data1[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[32]_i_1 
       (.I0(storage_data2[32]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [32]),
        .O(\storage_data1[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[33]_i_1 
       (.I0(storage_data2[33]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [33]),
        .O(\storage_data1[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[34]_i_1 
       (.I0(storage_data2[34]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [34]),
        .O(\storage_data1[34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[35]_i_1 
       (.I0(storage_data2[35]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [35]),
        .O(\storage_data1[35]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[36]_i_1 
       (.I0(storage_data2[36]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [36]),
        .O(\storage_data1[36]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[37]_i_1 
       (.I0(storage_data2[37]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [37]),
        .O(\storage_data1[37]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[38]_i_1 
       (.I0(storage_data2[38]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [38]),
        .O(\storage_data1[38]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[39]_i_1 
       (.I0(storage_data2[39]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [39]),
        .O(\storage_data1[39]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[3]_i_1 
       (.I0(storage_data2[3]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [3]),
        .O(\storage_data1[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[40]_i_1 
       (.I0(storage_data2[40]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [40]),
        .O(\storage_data1[40]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[41]_i_1 
       (.I0(storage_data2[41]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [41]),
        .O(\storage_data1[41]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[42]_i_1 
       (.I0(storage_data2[42]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [42]),
        .O(\storage_data1[42]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[4]_i_1 
       (.I0(storage_data2[4]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [4]),
        .O(\storage_data1[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0C0C0)) 
    \storage_data1[53]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(load_s1_from_s2),
        .I2(reg_slice_user_data_ready),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(tdm_user_data_valid),
        .O(storage_data1));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[53]_i_2 
       (.I0(storage_data2[44]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [43]),
        .O(\storage_data1[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[5]_i_1 
       (.I0(storage_data2[5]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [5]),
        .O(\storage_data1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \storage_data1[60]_i_1 
       (.I0(Q[0]),
        .I1(out0),
        .I2(\storage_data1_reg[18]_0 ),
        .I3(\storage_data1_reg[20]_0 ),
        .I4(\storage_data1_reg[15]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF009696)) 
    \storage_data1[63]_i_2 
       (.I0(\storage_data1_reg[29]_0 ),
        .I1(\storage_data1_reg[10]_0 ),
        .I2(\storage_data1_reg[32]_0 ),
        .I3(Q[1]),
        .I4(out0),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[6]_i_1 
       (.I0(storage_data2[6]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [6]),
        .O(\storage_data1[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[7]_i_1 
       (.I0(storage_data2[7]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [7]),
        .O(\storage_data1[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[8]_i_1 
       (.I0(storage_data2[8]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [8]),
        .O(\storage_data1[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[9]_i_1 
       (.I0(storage_data2[9]),
        .I1(load_s1_from_s2),
        .I2(\tdm_data_out_reg[53] [9]),
        .O(\storage_data1[9]_i_1_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[0]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [0]),
        .R(1'b0));
  FDRE \storage_data1_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[10]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [10]),
        .R(1'b0));
  FDRE \storage_data1_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[11]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [11]),
        .R(1'b0));
  FDRE \storage_data1_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[12]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [12]),
        .R(1'b0));
  FDRE \storage_data1_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[13]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [13]),
        .R(1'b0));
  FDRE \storage_data1_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[14]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [14]),
        .R(1'b0));
  FDRE \storage_data1_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[15]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [15]),
        .R(1'b0));
  FDRE \storage_data1_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[16]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [16]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[17]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [17]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[18]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [18]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[19]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [19]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[1]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[20]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [20]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[21]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [21]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[22]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [22]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[23]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [23]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[24]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [24]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[25]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [25]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[26]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [26]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[27]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [27]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[28]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [28]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[29]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [29]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[2]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[30]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [30]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[31]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [31]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[32]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [32]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[33]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [33]),
        .R(1'b0));
  FDRE \storage_data1_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[34]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [34]),
        .R(1'b0));
  FDRE \storage_data1_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[35]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [35]),
        .R(1'b0));
  FDRE \storage_data1_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[36]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [36]),
        .R(1'b0));
  FDRE \storage_data1_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[37]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [37]),
        .R(1'b0));
  FDRE \storage_data1_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[38]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [38]),
        .R(1'b0));
  FDRE \storage_data1_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[39]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [39]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[3]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [3]),
        .R(1'b0));
  FDRE \storage_data1_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[40]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [40]),
        .R(1'b0));
  FDRE \storage_data1_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[41]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [41]),
        .R(1'b0));
  FDRE \storage_data1_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[42]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [42]),
        .R(1'b0));
  FDRE \storage_data1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[4]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [4]),
        .R(1'b0));
  FDRE \storage_data1_reg[53] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[53]_i_2_n_0 ),
        .Q(\storage_data2_reg[55] [43]),
        .R(1'b0));
  FDRE \storage_data1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[5]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [5]),
        .R(1'b0));
  FDRE \storage_data1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[6]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [6]),
        .R(1'b0));
  FDRE \storage_data1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[7]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [7]),
        .R(1'b0));
  FDRE \storage_data1_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[8]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [8]),
        .R(1'b0));
  FDRE \storage_data1_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[9]_i_1_n_0 ),
        .Q(\storage_data2_reg[55] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data2[44]_i_1 
       (.I0(tdm_user_data_ready),
        .I1(tdm_user_data_valid),
        .O(storage_data2_0));
  FDRE \storage_data2_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [0]),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE \storage_data2_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [10]),
        .Q(storage_data2[10]),
        .R(1'b0));
  FDRE \storage_data2_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [11]),
        .Q(storage_data2[11]),
        .R(1'b0));
  FDRE \storage_data2_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [12]),
        .Q(storage_data2[12]),
        .R(1'b0));
  FDRE \storage_data2_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [13]),
        .Q(storage_data2[13]),
        .R(1'b0));
  FDRE \storage_data2_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [14]),
        .Q(storage_data2[14]),
        .R(1'b0));
  FDRE \storage_data2_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [15]),
        .Q(storage_data2[15]),
        .R(1'b0));
  FDRE \storage_data2_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [16]),
        .Q(storage_data2[16]),
        .R(1'b0));
  FDRE \storage_data2_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [17]),
        .Q(storage_data2[17]),
        .R(1'b0));
  FDRE \storage_data2_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [18]),
        .Q(storage_data2[18]),
        .R(1'b0));
  FDRE \storage_data2_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [19]),
        .Q(storage_data2[19]),
        .R(1'b0));
  FDRE \storage_data2_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [1]),
        .Q(storage_data2[1]),
        .R(1'b0));
  FDRE \storage_data2_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [20]),
        .Q(storage_data2[20]),
        .R(1'b0));
  FDRE \storage_data2_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [21]),
        .Q(storage_data2[21]),
        .R(1'b0));
  FDRE \storage_data2_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [22]),
        .Q(storage_data2[22]),
        .R(1'b0));
  FDRE \storage_data2_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [23]),
        .Q(storage_data2[23]),
        .R(1'b0));
  FDRE \storage_data2_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [24]),
        .Q(storage_data2[24]),
        .R(1'b0));
  FDRE \storage_data2_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [25]),
        .Q(storage_data2[25]),
        .R(1'b0));
  FDRE \storage_data2_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [26]),
        .Q(storage_data2[26]),
        .R(1'b0));
  FDRE \storage_data2_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [27]),
        .Q(storage_data2[27]),
        .R(1'b0));
  FDRE \storage_data2_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [28]),
        .Q(storage_data2[28]),
        .R(1'b0));
  FDRE \storage_data2_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [29]),
        .Q(storage_data2[29]),
        .R(1'b0));
  FDRE \storage_data2_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [2]),
        .Q(storage_data2[2]),
        .R(1'b0));
  FDRE \storage_data2_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [30]),
        .Q(storage_data2[30]),
        .R(1'b0));
  FDRE \storage_data2_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [31]),
        .Q(storage_data2[31]),
        .R(1'b0));
  FDRE \storage_data2_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [32]),
        .Q(storage_data2[32]),
        .R(1'b0));
  FDRE \storage_data2_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [33]),
        .Q(storage_data2[33]),
        .R(1'b0));
  FDRE \storage_data2_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [34]),
        .Q(storage_data2[34]),
        .R(1'b0));
  FDRE \storage_data2_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [35]),
        .Q(storage_data2[35]),
        .R(1'b0));
  FDRE \storage_data2_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [36]),
        .Q(storage_data2[36]),
        .R(1'b0));
  FDRE \storage_data2_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [37]),
        .Q(storage_data2[37]),
        .R(1'b0));
  FDRE \storage_data2_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [38]),
        .Q(storage_data2[38]),
        .R(1'b0));
  FDRE \storage_data2_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [39]),
        .Q(storage_data2[39]),
        .R(1'b0));
  FDRE \storage_data2_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [3]),
        .Q(storage_data2[3]),
        .R(1'b0));
  FDRE \storage_data2_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [40]),
        .Q(storage_data2[40]),
        .R(1'b0));
  FDRE \storage_data2_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [41]),
        .Q(storage_data2[41]),
        .R(1'b0));
  FDRE \storage_data2_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [42]),
        .Q(storage_data2[42]),
        .R(1'b0));
  FDRE \storage_data2_reg[44] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [43]),
        .Q(storage_data2[44]),
        .R(1'b0));
  FDRE \storage_data2_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [4]),
        .Q(storage_data2[4]),
        .R(1'b0));
  FDRE \storage_data2_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [5]),
        .Q(storage_data2[5]),
        .R(1'b0));
  FDRE \storage_data2_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [6]),
        .Q(storage_data2[6]),
        .R(1'b0));
  FDRE \storage_data2_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [7]),
        .Q(storage_data2[7]),
        .R(1'b0));
  FDRE \storage_data2_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [8]),
        .Q(storage_data2[8]),
        .R(1'b0));
  FDRE \storage_data2_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2_0),
        .D(\tdm_data_out_reg[53] [9]),
        .Q(storage_data2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_asitv10_axisc_register_slice" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0
   (out0,
    axi_c2c_aurora_tx_tvalid,
    reg_slice_user_data_ready,
    Q,
    axi_c2c_aurora_tx_tdata,
    axi_c2c_aurora_tx_tready,
    \state_reg[0]_0 ,
    D,
    rx_user_reset,
    axi_c2c_phy_clk,
    \storage_data2_reg[63]_0 );
  output [0:0]out0;
  output axi_c2c_aurora_tx_tvalid;
  output reg_slice_user_data_ready;
  output [1:0]Q;
  output [50:0]axi_c2c_aurora_tx_tdata;
  input axi_c2c_aurora_tx_tready;
  input [0:0]\state_reg[0]_0 ;
  input [50:0]D;
  input rx_user_reset;
  input axi_c2c_phy_clk;
  input [1:0]\storage_data2_reg[63]_0 ;

  wire [50:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  wire [1:0]Q;
  wire [1:0]areset_d;
  wire [50:0]axi_c2c_aurora_tx_tdata;
  wire axi_c2c_aurora_tx_tready;
  wire axi_c2c_aurora_tx_tvalid;
  wire axi_c2c_phy_clk;
  (* RTL_KEEP = "yes" *) wire [0:0]out0;
  wire reg_slice_user_data_ready;
  wire rx_user_reset;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg_n_0_[1] ;
  wire storage_data1;
  wire \storage_data1[0]_i_1__0_n_0 ;
  wire \storage_data1[10]_i_1__0_n_0 ;
  wire \storage_data1[11]_i_1__0_n_0 ;
  wire \storage_data1[12]_i_1__0_n_0 ;
  wire \storage_data1[13]_i_1__0_n_0 ;
  wire \storage_data1[14]_i_1__0_n_0 ;
  wire \storage_data1[15]_i_1__0_n_0 ;
  wire \storage_data1[16]_i_1__0_n_0 ;
  wire \storage_data1[17]_i_1__0_n_0 ;
  wire \storage_data1[18]_i_1__0_n_0 ;
  wire \storage_data1[19]_i_1__0_n_0 ;
  wire \storage_data1[1]_i_1__0_n_0 ;
  wire \storage_data1[20]_i_1__0_n_0 ;
  wire \storage_data1[21]_i_1__0_n_0 ;
  wire \storage_data1[22]_i_1__0_n_0 ;
  wire \storage_data1[23]_i_1__0_n_0 ;
  wire \storage_data1[24]_i_1__0_n_0 ;
  wire \storage_data1[25]_i_1__0_n_0 ;
  wire \storage_data1[26]_i_1__0_n_0 ;
  wire \storage_data1[27]_i_1__0_n_0 ;
  wire \storage_data1[28]_i_1__0_n_0 ;
  wire \storage_data1[29]_i_1__0_n_0 ;
  wire \storage_data1[2]_i_1__0_n_0 ;
  wire \storage_data1[30]_i_1__0_n_0 ;
  wire \storage_data1[31]_i_1__0_n_0 ;
  wire \storage_data1[32]_i_1__0_n_0 ;
  wire \storage_data1[33]_i_1__0_n_0 ;
  wire \storage_data1[34]_i_1__0_n_0 ;
  wire \storage_data1[35]_i_1__0_n_0 ;
  wire \storage_data1[36]_i_1__0_n_0 ;
  wire \storage_data1[37]_i_1__0_n_0 ;
  wire \storage_data1[38]_i_1__0_n_0 ;
  wire \storage_data1[39]_i_1__0_n_0 ;
  wire \storage_data1[3]_i_1__0_n_0 ;
  wire \storage_data1[40]_i_1__0_n_0 ;
  wire \storage_data1[41]_i_1__0_n_0 ;
  wire \storage_data1[42]_i_1__0_n_0 ;
  wire \storage_data1[4]_i_1__0_n_0 ;
  wire \storage_data1[55]_i_1_n_0 ;
  wire \storage_data1[56]_i_1_n_0 ;
  wire \storage_data1[57]_i_1_n_0 ;
  wire \storage_data1[58]_i_1_n_0 ;
  wire \storage_data1[59]_i_1_n_0 ;
  wire \storage_data1[5]_i_1__0_n_0 ;
  wire \storage_data1[61]_i_1_n_0 ;
  wire \storage_data1[6]_i_1__0_n_0 ;
  wire \storage_data1[7]_i_1__0_n_0 ;
  wire \storage_data1[8]_i_1__0_n_0 ;
  wire \storage_data1[9]_i_1__0_n_0 ;
  wire storage_data2;
  wire [1:0]\storage_data2_reg[63]_0 ;
  wire \storage_data2_reg_n_0_[0] ;
  wire \storage_data2_reg_n_0_[10] ;
  wire \storage_data2_reg_n_0_[11] ;
  wire \storage_data2_reg_n_0_[12] ;
  wire \storage_data2_reg_n_0_[13] ;
  wire \storage_data2_reg_n_0_[14] ;
  wire \storage_data2_reg_n_0_[15] ;
  wire \storage_data2_reg_n_0_[16] ;
  wire \storage_data2_reg_n_0_[17] ;
  wire \storage_data2_reg_n_0_[18] ;
  wire \storage_data2_reg_n_0_[19] ;
  wire \storage_data2_reg_n_0_[1] ;
  wire \storage_data2_reg_n_0_[20] ;
  wire \storage_data2_reg_n_0_[21] ;
  wire \storage_data2_reg_n_0_[22] ;
  wire \storage_data2_reg_n_0_[23] ;
  wire \storage_data2_reg_n_0_[24] ;
  wire \storage_data2_reg_n_0_[25] ;
  wire \storage_data2_reg_n_0_[26] ;
  wire \storage_data2_reg_n_0_[27] ;
  wire \storage_data2_reg_n_0_[28] ;
  wire \storage_data2_reg_n_0_[29] ;
  wire \storage_data2_reg_n_0_[2] ;
  wire \storage_data2_reg_n_0_[30] ;
  wire \storage_data2_reg_n_0_[31] ;
  wire \storage_data2_reg_n_0_[32] ;
  wire \storage_data2_reg_n_0_[33] ;
  wire \storage_data2_reg_n_0_[34] ;
  wire \storage_data2_reg_n_0_[35] ;
  wire \storage_data2_reg_n_0_[36] ;
  wire \storage_data2_reg_n_0_[37] ;
  wire \storage_data2_reg_n_0_[38] ;
  wire \storage_data2_reg_n_0_[39] ;
  wire \storage_data2_reg_n_0_[3] ;
  wire \storage_data2_reg_n_0_[40] ;
  wire \storage_data2_reg_n_0_[41] ;
  wire \storage_data2_reg_n_0_[42] ;
  wire \storage_data2_reg_n_0_[4] ;
  wire \storage_data2_reg_n_0_[55] ;
  wire \storage_data2_reg_n_0_[56] ;
  wire \storage_data2_reg_n_0_[57] ;
  wire \storage_data2_reg_n_0_[58] ;
  wire \storage_data2_reg_n_0_[59] ;
  wire \storage_data2_reg_n_0_[5] ;
  wire \storage_data2_reg_n_0_[61] ;
  wire \storage_data2_reg_n_0_[6] ;
  wire \storage_data2_reg_n_0_[7] ;
  wire \storage_data2_reg_n_0_[8] ;
  wire \storage_data2_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h00A2)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(\state_reg[0]_0 ),
        .I2(axi_c2c_aurora_tx_tready),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(axi_c2c_aurora_tx_tready),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4447)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(axi_c2c_aurora_tx_tready),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(axi_c2c_aurora_tx_tready),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(\state[0]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(\state[0]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(\state[0]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(out0),
        .R(\state[0]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rx_user_reset),
        .Q(areset_d[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    s_ready_i
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(axi_c2c_aurora_tx_tready),
        .I2(\state_reg[0]_0 ),
        .O(s_ready_i_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFD500FF00C0)) 
    s_ready_i_i_1
       (.I0(s_ready_i_n_0),
        .I1(axi_c2c_aurora_tx_tready),
        .I2(out0),
        .I3(areset_d[0]),
        .I4(areset_d[1]),
        .I5(reg_slice_user_data_ready),
        .O(s_ready_i_i_1_n_0));
  FDRE s_ready_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(reg_slice_user_data_ready),
        .R(rx_user_reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \state[0]_i_1 
       (.I0(rx_user_reset),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FADAF888)) 
    \state[0]_i_2 
       (.I0(axi_c2c_aurora_tx_tready),
        .I1(out0),
        .I2(\state_reg[0]_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(\state[0]_i_4_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h64F0)) 
    \state[0]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(axi_c2c_aurora_tx_tready),
        .I2(\state_reg[0]_0 ),
        .I3(axi_c2c_aurora_tx_tvalid),
        .O(\state[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_4 
       (.I0(areset_d[1]),
        .I1(areset_d[0]),
        .O(\state[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDACA)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(axi_c2c_aurora_tx_tready),
        .I2(axi_c2c_aurora_tx_tvalid),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\state[0]_i_3_n_0 ),
        .Q(axi_c2c_aurora_tx_tvalid),
        .R(\state[0]_i_1_n_0 ));
  FDSE \state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(\state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[0]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[0] ),
        .I1(out0),
        .I2(D[0]),
        .O(\storage_data1[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[10]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[10] ),
        .I1(out0),
        .I2(D[10]),
        .O(\storage_data1[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[11]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[11] ),
        .I1(out0),
        .I2(D[11]),
        .O(\storage_data1[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[12]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[12] ),
        .I1(out0),
        .I2(D[12]),
        .O(\storage_data1[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[13]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[13] ),
        .I1(out0),
        .I2(D[13]),
        .O(\storage_data1[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[14]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[14] ),
        .I1(out0),
        .I2(D[14]),
        .O(\storage_data1[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[15]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[15] ),
        .I1(out0),
        .I2(D[15]),
        .O(\storage_data1[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[16]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[16] ),
        .I1(out0),
        .I2(D[16]),
        .O(\storage_data1[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[17]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[17] ),
        .I1(out0),
        .I2(D[17]),
        .O(\storage_data1[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[18]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[18] ),
        .I1(out0),
        .I2(D[18]),
        .O(\storage_data1[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[19]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[19] ),
        .I1(out0),
        .I2(D[19]),
        .O(\storage_data1[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[1]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[1] ),
        .I1(out0),
        .I2(D[1]),
        .O(\storage_data1[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[20]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[20] ),
        .I1(out0),
        .I2(D[20]),
        .O(\storage_data1[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[21]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[21] ),
        .I1(out0),
        .I2(D[21]),
        .O(\storage_data1[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[22]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[22] ),
        .I1(out0),
        .I2(D[22]),
        .O(\storage_data1[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[23]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[23] ),
        .I1(out0),
        .I2(D[23]),
        .O(\storage_data1[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[24]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[24] ),
        .I1(out0),
        .I2(D[24]),
        .O(\storage_data1[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[25]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[25] ),
        .I1(out0),
        .I2(D[25]),
        .O(\storage_data1[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[26]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[26] ),
        .I1(out0),
        .I2(D[26]),
        .O(\storage_data1[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[27]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[27] ),
        .I1(out0),
        .I2(D[27]),
        .O(\storage_data1[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[28]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[28] ),
        .I1(out0),
        .I2(D[28]),
        .O(\storage_data1[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[29]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[29] ),
        .I1(out0),
        .I2(D[29]),
        .O(\storage_data1[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[2]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[2] ),
        .I1(out0),
        .I2(D[2]),
        .O(\storage_data1[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[30]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[30] ),
        .I1(out0),
        .I2(D[30]),
        .O(\storage_data1[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[31]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[31] ),
        .I1(out0),
        .I2(D[31]),
        .O(\storage_data1[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[32]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[32] ),
        .I1(out0),
        .I2(D[32]),
        .O(\storage_data1[32]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[33]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[33] ),
        .I1(out0),
        .I2(D[33]),
        .O(\storage_data1[33]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[34]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[34] ),
        .I1(out0),
        .I2(D[34]),
        .O(\storage_data1[34]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[35]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[35] ),
        .I1(out0),
        .I2(D[35]),
        .O(\storage_data1[35]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[36]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[36] ),
        .I1(out0),
        .I2(D[36]),
        .O(\storage_data1[36]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[37]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[37] ),
        .I1(out0),
        .I2(D[37]),
        .O(\storage_data1[37]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[38]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[38] ),
        .I1(out0),
        .I2(D[38]),
        .O(\storage_data1[38]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[39]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[39] ),
        .I1(out0),
        .I2(D[39]),
        .O(\storage_data1[39]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[3]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[3] ),
        .I1(out0),
        .I2(D[3]),
        .O(\storage_data1[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[40]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[40] ),
        .I1(out0),
        .I2(D[40]),
        .O(\storage_data1[40]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[41]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[41] ),
        .I1(out0),
        .I2(D[41]),
        .O(\storage_data1[41]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[42]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[42] ),
        .I1(out0),
        .I2(D[42]),
        .O(\storage_data1[42]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[4]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[4] ),
        .I1(out0),
        .I2(D[4]),
        .O(\storage_data1[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[55]_i_1 
       (.I0(\storage_data2_reg_n_0_[55] ),
        .I1(out0),
        .I2(D[43]),
        .O(\storage_data1[55]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[56]_i_1 
       (.I0(\storage_data2_reg_n_0_[56] ),
        .I1(out0),
        .I2(D[44]),
        .O(\storage_data1[56]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[57]_i_1 
       (.I0(\storage_data2_reg_n_0_[57] ),
        .I1(out0),
        .I2(D[45]),
        .O(\storage_data1[57]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[58]_i_1 
       (.I0(\storage_data2_reg_n_0_[58] ),
        .I1(out0),
        .I2(D[46]),
        .O(\storage_data1[58]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[59]_i_1 
       (.I0(\storage_data2_reg_n_0_[59] ),
        .I1(out0),
        .I2(D[47]),
        .O(\storage_data1[59]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[5]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[5] ),
        .I1(out0),
        .I2(D[5]),
        .O(\storage_data1[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[61]_i_1 
       (.I0(\storage_data2_reg_n_0_[61] ),
        .I1(out0),
        .I2(D[49]),
        .O(\storage_data1[61]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0C0C0)) 
    \storage_data1[63]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out0),
        .I2(axi_c2c_aurora_tx_tready),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\state_reg[0]_0 ),
        .O(storage_data1));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[6]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[6] ),
        .I1(out0),
        .I2(D[6]),
        .O(\storage_data1[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[7]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[7] ),
        .I1(out0),
        .I2(D[7]),
        .O(\storage_data1[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[8]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[8] ),
        .I1(out0),
        .I2(D[8]),
        .O(\storage_data1[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storage_data1[9]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[9] ),
        .I1(out0),
        .I2(D[9]),
        .O(\storage_data1[9]_i_1__0_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[0]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[10]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[10]),
        .R(1'b0));
  FDRE \storage_data1_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[11]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[11]),
        .R(1'b0));
  FDRE \storage_data1_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[12]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[12]),
        .R(1'b0));
  FDRE \storage_data1_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[13]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[13]),
        .R(1'b0));
  FDRE \storage_data1_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[14]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[14]),
        .R(1'b0));
  FDRE \storage_data1_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[15]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[15]),
        .R(1'b0));
  FDRE \storage_data1_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[16]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[16]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[17]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[17]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[18]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[18]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[19]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[19]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[1]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[20]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[20]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[21]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[21]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[22]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[22]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[23]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[23]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[24]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[24]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[25]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[25]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[26]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[26]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[27]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[27]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[28]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[28]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[29]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[29]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[2]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[30]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[30]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[31]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[31]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[32]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[32]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[33]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[33]),
        .R(1'b0));
  FDRE \storage_data1_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[34]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[34]),
        .R(1'b0));
  FDRE \storage_data1_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[35]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[35]),
        .R(1'b0));
  FDRE \storage_data1_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[36]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[36]),
        .R(1'b0));
  FDRE \storage_data1_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[37]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[37]),
        .R(1'b0));
  FDRE \storage_data1_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[38]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[38]),
        .R(1'b0));
  FDRE \storage_data1_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[39]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[39]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[3]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[3]),
        .R(1'b0));
  FDRE \storage_data1_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[40]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[40]),
        .R(1'b0));
  FDRE \storage_data1_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[41]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[41]),
        .R(1'b0));
  FDRE \storage_data1_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[42]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[42]),
        .R(1'b0));
  FDRE \storage_data1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[4]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[4]),
        .R(1'b0));
  FDRE \storage_data1_reg[55] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[55]_i_1_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[43]),
        .R(1'b0));
  FDRE \storage_data1_reg[56] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[56]_i_1_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[44]),
        .R(1'b0));
  FDRE \storage_data1_reg[57] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[57]_i_1_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[45]),
        .R(1'b0));
  FDRE \storage_data1_reg[58] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[58]_i_1_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[46]),
        .R(1'b0));
  FDRE \storage_data1_reg[59] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[59]_i_1_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[47]),
        .R(1'b0));
  FDRE \storage_data1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[5]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[5]),
        .R(1'b0));
  FDRE \storage_data1_reg[60] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data2_reg[63]_0 [0]),
        .Q(axi_c2c_aurora_tx_tdata[48]),
        .R(1'b0));
  FDRE \storage_data1_reg[61] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[61]_i_1_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[49]),
        .R(1'b0));
  FDRE \storage_data1_reg[63] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data2_reg[63]_0 [1]),
        .Q(axi_c2c_aurora_tx_tdata[50]),
        .R(1'b0));
  FDRE \storage_data1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[6]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[6]),
        .R(1'b0));
  FDRE \storage_data1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[7]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[7]),
        .R(1'b0));
  FDRE \storage_data1_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[8]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[8]),
        .R(1'b0));
  FDRE \storage_data1_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data1),
        .D(\storage_data1[9]_i_1__0_n_0 ),
        .Q(axi_c2c_aurora_tx_tdata[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data2[63]_i_1 
       (.I0(reg_slice_user_data_ready),
        .I1(\state_reg[0]_0 ),
        .O(storage_data2));
  FDRE \storage_data2_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[0]),
        .Q(\storage_data2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \storage_data2_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[10]),
        .Q(\storage_data2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \storage_data2_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[11]),
        .Q(\storage_data2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \storage_data2_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[12]),
        .Q(\storage_data2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \storage_data2_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[13]),
        .Q(\storage_data2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \storage_data2_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[14]),
        .Q(\storage_data2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \storage_data2_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[15]),
        .Q(\storage_data2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \storage_data2_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[16]),
        .Q(\storage_data2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \storage_data2_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[17]),
        .Q(\storage_data2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \storage_data2_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[18]),
        .Q(\storage_data2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \storage_data2_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[19]),
        .Q(\storage_data2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \storage_data2_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[1]),
        .Q(\storage_data2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \storage_data2_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[20]),
        .Q(\storage_data2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \storage_data2_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[21]),
        .Q(\storage_data2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \storage_data2_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[22]),
        .Q(\storage_data2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \storage_data2_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[23]),
        .Q(\storage_data2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \storage_data2_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[24]),
        .Q(\storage_data2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \storage_data2_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[25]),
        .Q(\storage_data2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \storage_data2_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[26]),
        .Q(\storage_data2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \storage_data2_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[27]),
        .Q(\storage_data2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \storage_data2_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[28]),
        .Q(\storage_data2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \storage_data2_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[29]),
        .Q(\storage_data2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \storage_data2_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[2]),
        .Q(\storage_data2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \storage_data2_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[30]),
        .Q(\storage_data2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \storage_data2_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[31]),
        .Q(\storage_data2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \storage_data2_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[32]),
        .Q(\storage_data2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \storage_data2_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[33]),
        .Q(\storage_data2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \storage_data2_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[34]),
        .Q(\storage_data2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \storage_data2_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[35]),
        .Q(\storage_data2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \storage_data2_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[36]),
        .Q(\storage_data2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \storage_data2_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[37]),
        .Q(\storage_data2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \storage_data2_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[38]),
        .Q(\storage_data2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \storage_data2_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[39]),
        .Q(\storage_data2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \storage_data2_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[3]),
        .Q(\storage_data2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \storage_data2_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[40]),
        .Q(\storage_data2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \storage_data2_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[41]),
        .Q(\storage_data2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \storage_data2_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[42]),
        .Q(\storage_data2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \storage_data2_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[4]),
        .Q(\storage_data2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \storage_data2_reg[55] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[43]),
        .Q(\storage_data2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \storage_data2_reg[56] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[44]),
        .Q(\storage_data2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \storage_data2_reg[57] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[45]),
        .Q(\storage_data2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \storage_data2_reg[58] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[46]),
        .Q(\storage_data2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \storage_data2_reg[59] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[47]),
        .Q(\storage_data2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \storage_data2_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[5]),
        .Q(\storage_data2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \storage_data2_reg[60] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[48]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \storage_data2_reg[61] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[49]),
        .Q(\storage_data2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \storage_data2_reg[63] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[50]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \storage_data2_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[6]),
        .Q(\storage_data2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \storage_data2_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[7]),
        .Q(\storage_data2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \storage_data2_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[8]),
        .Q(\storage_data2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \storage_data2_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(storage_data2),
        .D(D[9]),
        .Q(\storage_data2_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_async_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    \slot_select_reg[1] ,
    s_axi_awready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \slot_select_reg[2] ,
    \goreg_bm.dout_i_reg[5] ,
    \slot_select_reg[2]_0 ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    s_axi_awvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output \slot_select_reg[1] ;
  output s_axi_awready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [1:0]slot_select;
  input \slot_select_reg[2] ;
  input [1:0]\goreg_bm.dout_i_reg[5] ;
  input \slot_select_reg[2]_0 ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input s_axi_awvalid;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [1:0]\goreg_bm.dout_i_reg[5] ;
  wire \mux_by_4.data_count_reg[3] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [1:0]slot_select;
  wire \slot_select_reg[1] ;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3 U0
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .slot_select(slot_select),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .\slot_select_reg[2] (\slot_select_reg[2] ),
        .\slot_select_reg[2]_0 (\slot_select_reg[2]_0 ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_async_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo_108
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    next_int_ch2_ready,
    s_axi_arready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg,
    s_axi_arvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output next_int_ch2_ready;
  output s_axi_arready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;
  input s_axi_arvalid;

  wire [3:0]Q;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[1] ;
  wire empty_fwft_i_reg;
  wire \mux_by_4.data_count_reg[3] ;
  wire next_int_ch2_ready;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_110 U0
       (.Q(Q),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[1] (\ctrl_info_reg[1] ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .next_int_ch2_ready(next_int_ch2_ready),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .\tdm_data_out_reg[10] (\tdm_data_out_reg[10] ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .\tdm_data_out_reg[9] (\tdm_data_out_reg[9] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_async_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo__parameterized0
   (out,
    s_axi_wready,
    Q,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    br_fifo_reset,
    slot_select,
    tdm_user_data_ready,
    s_axi_wvalid);
  output out;
  output s_axi_wready;
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input br_fifo_reset;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input s_axi_wvalid;

  wire [37:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3__parameterized0 U0
       (.Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_async_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo__parameterized1
   (D,
    s_axi_rvalid,
    \s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    \data_out_reg[41] ,
    br_fifo_reset,
    rd_ch_data_valid,
    s_axi_rready);
  output [0:0]D;
  output s_axi_rvalid;
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input [41:0]\data_out_reg[41] ;
  input br_fifo_reset;
  input rd_ch_data_valid;
  input s_axi_rready;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [41:0]\data_out_reg[41] ;
  wire rd_ch_data_valid;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3__parameterized1 U0
       (.D(D),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_async_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo__parameterized2
   (out,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    D,
    s_axi_bvalid,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    \s_axi_bresp[1] ,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    br_ch_data_valid,
    s_axi_bready,
    \gc0.count_d1_reg[7] );
  output out;
  output \gic0.gc0.count_d1_reg[7] ;
  output \gic0.gc0.count_d1_reg[7]_0 ;
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [0:0]D;
  output s_axi_bvalid;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  output [8:0]\s_axi_bresp[1] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input [8:0]Q;
  input ram_full_i_reg;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input br_ch_data_valid;
  input s_axi_bready;
  input [8:0]\gc0.count_d1_reg[7] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3__parameterized2 U0
       (.D(D),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7]_0 (\gic0.gc0.count_d1_reg[7]_0 ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\gnxpm_cdc.wr_pntr_gc_reg[7] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4] (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5] (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8] (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_2 ),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_aurora_standard_cc_module" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_aurora_standard_cc_module
   (aurora_do_cc,
    aurora_pma_init_out,
    axi_c2c_phy_clk,
    aurora_init_clk,
    aurora_pma_init_in,
    axi_c2c_aurora_channel_up);
  output aurora_do_cc;
  output aurora_pma_init_out;
  input axi_c2c_phy_clk;
  input aurora_init_clk;
  input aurora_pma_init_in;
  input axi_c2c_aurora_channel_up;

  wire DO_CC_i_1_n_0;
  wire DO_CC_i_2_n_0;
  wire aurora_do_cc;
  wire aurora_init_clk;
  wire aurora_pma_init_in;
  wire aurora_pma_init_out;
  wire axi_c2c_aurora_channel_up;
  wire axi_c2c_phy_clk;
  wire [0:4]cc_count_r;
  wire \cc_count_r_reg_n_0_[5] ;
  wire count_13d_flop_r;
  wire count_13d_flop_r_i_1_n_0;
  wire count_13d_flop_r_i_2_n_0;
  wire count_13d_flop_r_i_3_n_0;
  wire \count_13d_srl_r_reg_n_0_[0] ;
  wire \count_13d_srl_r_reg_n_0_[10] ;
  wire \count_13d_srl_r_reg_n_0_[11] ;
  wire \count_13d_srl_r_reg_n_0_[1] ;
  wire \count_13d_srl_r_reg_n_0_[2] ;
  wire \count_13d_srl_r_reg_n_0_[3] ;
  wire \count_13d_srl_r_reg_n_0_[4] ;
  wire \count_13d_srl_r_reg_n_0_[5] ;
  wire \count_13d_srl_r_reg_n_0_[6] ;
  wire \count_13d_srl_r_reg_n_0_[7] ;
  wire \count_13d_srl_r_reg_n_0_[8] ;
  wire \count_13d_srl_r_reg_n_0_[9] ;
  wire count_16d_flop_r;
  wire count_16d_flop_r0;
  wire count_16d_flop_r_i_1_n_0;
  wire count_16d_flop_r_i_3_n_0;
  wire count_16d_flop_r_i_4_n_0;
  wire \count_16d_srl_r[0]_i_1_n_0 ;
  wire \count_16d_srl_r_reg_n_0_[0] ;
  wire \count_16d_srl_r_reg_n_0_[10] ;
  wire \count_16d_srl_r_reg_n_0_[11] ;
  wire \count_16d_srl_r_reg_n_0_[12] ;
  wire \count_16d_srl_r_reg_n_0_[13] ;
  wire \count_16d_srl_r_reg_n_0_[14] ;
  wire \count_16d_srl_r_reg_n_0_[1] ;
  wire \count_16d_srl_r_reg_n_0_[2] ;
  wire \count_16d_srl_r_reg_n_0_[3] ;
  wire \count_16d_srl_r_reg_n_0_[4] ;
  wire \count_16d_srl_r_reg_n_0_[5] ;
  wire \count_16d_srl_r_reg_n_0_[6] ;
  wire \count_16d_srl_r_reg_n_0_[7] ;
  wire \count_16d_srl_r_reg_n_0_[8] ;
  wire \count_16d_srl_r_reg_n_0_[9] ;
  wire count_24d_flop_r;
  wire count_24d_flop_r0;
  wire count_24d_flop_r_i_1_n_0;
  wire count_24d_flop_r_i_3_n_0;
  wire count_24d_flop_r_i_4_n_0;
  wire count_24d_flop_r_i_5_n_0;
  wire count_24d_flop_r_i_6_n_0;
  wire count_24d_srl_r0;
  wire \count_24d_srl_r_reg_n_0_[0] ;
  wire \count_24d_srl_r_reg_n_0_[10] ;
  wire \count_24d_srl_r_reg_n_0_[11] ;
  wire \count_24d_srl_r_reg_n_0_[12] ;
  wire \count_24d_srl_r_reg_n_0_[13] ;
  wire \count_24d_srl_r_reg_n_0_[14] ;
  wire \count_24d_srl_r_reg_n_0_[15] ;
  wire \count_24d_srl_r_reg_n_0_[16] ;
  wire \count_24d_srl_r_reg_n_0_[17] ;
  wire \count_24d_srl_r_reg_n_0_[18] ;
  wire \count_24d_srl_r_reg_n_0_[19] ;
  wire \count_24d_srl_r_reg_n_0_[1] ;
  wire \count_24d_srl_r_reg_n_0_[20] ;
  wire \count_24d_srl_r_reg_n_0_[21] ;
  wire \count_24d_srl_r_reg_n_0_[22] ;
  wire \count_24d_srl_r_reg_n_0_[2] ;
  wire \count_24d_srl_r_reg_n_0_[3] ;
  wire \count_24d_srl_r_reg_n_0_[4] ;
  wire \count_24d_srl_r_reg_n_0_[5] ;
  wire \count_24d_srl_r_reg_n_0_[6] ;
  wire \count_24d_srl_r_reg_n_0_[7] ;
  wire \count_24d_srl_r_reg_n_0_[8] ;
  wire \count_24d_srl_r_reg_n_0_[9] ;
  wire gt_reset_i_delayed;
  wire gt_reset_i_delayed_r1;
  (* MARK_DEBUG *) wire gt_reset_i_delayed_r2;
  wire p_1_in;
  wire [5:5]p_2_out;
  wire pma_init_assertion;
  wire pma_init_assertion_i_1_n_0;
  wire pma_init_assertion_i_2_n_0;
  wire pma_init_assertion_i_3_n_0;
  wire pma_init_assertion_i_4_n_0;
  wire pma_init_assertion_i_5_n_0;
  wire pma_init_assertion_i_6_n_0;
  wire pma_init_assertion_i_7_n_0;
  wire pma_init_assertion_i_8_n_0;
  (* MARK_DEBUG *) wire pma_init_assertion_r;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [23:0]pma_init_pulse_width_cnt;
  wire \pma_init_pulse_width_cnt[0]_i_1_n_0 ;
  wire pma_init_pulse_width_cnt_reg0_carry__0_i_1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__0_i_2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__0_i_3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__0_i_4_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_1;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_2;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_3;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_4;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_5;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_6;
  wire pma_init_pulse_width_cnt_reg0_carry__0_n_7;
  wire pma_init_pulse_width_cnt_reg0_carry__1_i_1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__1_i_2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__1_i_3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__1_i_4_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_1;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_2;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_3;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_4;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_5;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_6;
  wire pma_init_pulse_width_cnt_reg0_carry__1_n_7;
  wire pma_init_pulse_width_cnt_reg0_carry__2_i_1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__2_i_2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__2_i_3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__2_i_4_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_1;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_2;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_3;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_4;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_5;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_6;
  wire pma_init_pulse_width_cnt_reg0_carry__2_n_7;
  wire pma_init_pulse_width_cnt_reg0_carry__3_i_1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__3_i_2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__3_i_3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__3_i_4_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_1;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_2;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_3;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_4;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_5;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_6;
  wire pma_init_pulse_width_cnt_reg0_carry__3_n_7;
  wire pma_init_pulse_width_cnt_reg0_carry__4_i_1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__4_i_2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__4_i_3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry__4_n_2;
  wire pma_init_pulse_width_cnt_reg0_carry__4_n_3;
  wire pma_init_pulse_width_cnt_reg0_carry__4_n_5;
  wire pma_init_pulse_width_cnt_reg0_carry__4_n_6;
  wire pma_init_pulse_width_cnt_reg0_carry__4_n_7;
  wire pma_init_pulse_width_cnt_reg0_carry_i_1_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry_i_2_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry_i_3_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry_i_4_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry_n_0;
  wire pma_init_pulse_width_cnt_reg0_carry_n_1;
  wire pma_init_pulse_width_cnt_reg0_carry_n_2;
  wire pma_init_pulse_width_cnt_reg0_carry_n_3;
  wire pma_init_pulse_width_cnt_reg0_carry_n_4;
  wire pma_init_pulse_width_cnt_reg0_carry_n_5;
  wire pma_init_pulse_width_cnt_reg0_carry_n_6;
  wire pma_init_pulse_width_cnt_reg0_carry_n_7;
  wire \pma_init_stage_reg[126]_srl30_n_0 ;
  wire \pma_init_stage_reg[32]_srl32_n_1 ;
  wire \pma_init_stage_reg[64]_srl32_n_1 ;
  wire \pma_init_stage_reg[96]_srl32_n_1 ;
  wire \pma_init_stage_reg_n_0_[0] ;
  wire reset_r;
  wire [3:2]NLW_pma_init_pulse_width_cnt_reg0_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_pma_init_pulse_width_cnt_reg0_carry__4_O_UNCONNECTED;
  wire \NLW_pma_init_stage_reg[126]_srl30_Q31_UNCONNECTED ;
  wire \NLW_pma_init_stage_reg[32]_srl32_Q_UNCONNECTED ;
  wire \NLW_pma_init_stage_reg[64]_srl32_Q_UNCONNECTED ;
  wire \NLW_pma_init_stage_reg[96]_srl32_Q_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    DO_CC0
       (.I0(cc_count_r[3]),
        .I1(\cc_count_r_reg_n_0_[5] ),
        .I2(cc_count_r[4]),
        .I3(cc_count_r[1]),
        .I4(cc_count_r[2]),
        .I5(cc_count_r[0]),
        .O(p_1_in));
  LUT1 #(
    .INIT(2'h1)) 
    DO_CC_i_1
       (.I0(axi_c2c_aurora_channel_up),
        .O(DO_CC_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    DO_CC_i_2
       (.I0(p_1_in),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(\count_16d_srl_r_reg_n_0_[14] ),
        .I3(\count_24d_srl_r_reg_n_0_[22] ),
        .I4(reset_r),
        .I5(axi_c2c_aurora_channel_up),
        .O(DO_CC_i_2_n_0));
  FDRE DO_CC_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(DO_CC_i_2_n_0),
        .Q(aurora_do_cc),
        .R(DO_CC_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    aurora_pma_init_out_INST_0
       (.I0(pma_init_assertion),
        .I1(gt_reset_i_delayed),
        .O(aurora_pma_init_out));
  LUT4 #(
    .INIT(16'h80FF)) 
    \cc_count_r[0]_i_1 
       (.I0(\count_24d_srl_r_reg_n_0_[22] ),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(axi_c2c_aurora_channel_up),
        .O(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(cc_count_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(cc_count_r[0]),
        .Q(cc_count_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(cc_count_r[1]),
        .Q(cc_count_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(cc_count_r[2]),
        .Q(cc_count_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(cc_count_r[3]),
        .Q(cc_count_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(cc_count_r[4]),
        .Q(\cc_count_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEAAA)) 
    count_13d_flop_r_i_1
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(count_13d_flop_r_i_2_n_0),
        .I2(count_13d_flop_r_i_3_n_0),
        .I3(reset_r),
        .O(count_13d_flop_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_13d_flop_r_i_2
       (.I0(\count_13d_srl_r_reg_n_0_[9] ),
        .I1(\count_13d_srl_r_reg_n_0_[8] ),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(\count_13d_srl_r_reg_n_0_[10] ),
        .I4(\count_13d_srl_r_reg_n_0_[6] ),
        .I5(\count_13d_srl_r_reg_n_0_[7] ),
        .O(count_13d_flop_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_13d_flop_r_i_3
       (.I0(\count_13d_srl_r_reg_n_0_[3] ),
        .I1(\count_13d_srl_r_reg_n_0_[2] ),
        .I2(\count_13d_srl_r_reg_n_0_[5] ),
        .I3(\count_13d_srl_r_reg_n_0_[4] ),
        .I4(\count_13d_srl_r_reg_n_0_[0] ),
        .I5(\count_13d_srl_r_reg_n_0_[1] ),
        .O(count_13d_flop_r_i_3_n_0));
  FDRE count_13d_flop_r_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(count_13d_flop_r_i_1_n_0),
        .Q(count_13d_flop_r),
        .R(DO_CC_i_1_n_0));
  FDRE \count_13d_srl_r_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(count_13d_flop_r),
        .Q(\count_13d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[9] ),
        .Q(\count_13d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[10] ),
        .Q(\count_13d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[0] ),
        .Q(\count_13d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[1] ),
        .Q(\count_13d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[2] ),
        .Q(\count_13d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[3] ),
        .Q(\count_13d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[4] ),
        .Q(\count_13d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[5] ),
        .Q(\count_13d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[6] ),
        .Q(\count_13d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[7] ),
        .Q(\count_13d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[8] ),
        .Q(\count_13d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    count_16d_flop_r_i_1
       (.I0(\count_16d_srl_r_reg_n_0_[14] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(count_16d_flop_r0),
        .I3(count_16d_flop_r),
        .O(count_16d_flop_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    count_16d_flop_r_i_2
       (.I0(count_16d_flop_r_i_3_n_0),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(reset_r),
        .I3(\count_16d_srl_r_reg_n_0_[12] ),
        .I4(\count_16d_srl_r_reg_n_0_[13] ),
        .I5(count_16d_flop_r_i_4_n_0),
        .O(count_16d_flop_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_16d_flop_r_i_3
       (.I0(\count_16d_srl_r_reg_n_0_[3] ),
        .I1(\count_16d_srl_r_reg_n_0_[2] ),
        .I2(\count_16d_srl_r_reg_n_0_[5] ),
        .I3(\count_16d_srl_r_reg_n_0_[4] ),
        .I4(\count_16d_srl_r_reg_n_0_[0] ),
        .I5(\count_16d_srl_r_reg_n_0_[1] ),
        .O(count_16d_flop_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_16d_flop_r_i_4
       (.I0(\count_16d_srl_r_reg_n_0_[9] ),
        .I1(\count_16d_srl_r_reg_n_0_[8] ),
        .I2(\count_16d_srl_r_reg_n_0_[11] ),
        .I3(\count_16d_srl_r_reg_n_0_[10] ),
        .I4(\count_16d_srl_r_reg_n_0_[6] ),
        .I5(\count_16d_srl_r_reg_n_0_[7] ),
        .O(count_16d_flop_r_i_4_n_0));
  FDRE count_16d_flop_r_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(count_16d_flop_r_i_1_n_0),
        .Q(count_16d_flop_r),
        .R(DO_CC_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \count_16d_srl_r[0]_i_1 
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(axi_c2c_aurora_channel_up),
        .O(\count_16d_srl_r[0]_i_1_n_0 ));
  FDRE \count_16d_srl_r_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(count_16d_flop_r),
        .Q(\count_16d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[9] ),
        .Q(\count_16d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[10] ),
        .Q(\count_16d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[11] ),
        .Q(\count_16d_srl_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[12] ),
        .Q(\count_16d_srl_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[13] ),
        .Q(\count_16d_srl_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[0] ),
        .Q(\count_16d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[1] ),
        .Q(\count_16d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[2] ),
        .Q(\count_16d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[3] ),
        .Q(\count_16d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[4] ),
        .Q(\count_16d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[5] ),
        .Q(\count_16d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[6] ),
        .Q(\count_16d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[7] ),
        .Q(\count_16d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(\count_16d_srl_r[0]_i_1_n_0 ),
        .D(\count_16d_srl_r_reg_n_0_[8] ),
        .Q(\count_16d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    count_24d_flop_r_i_1
       (.I0(\count_24d_srl_r_reg_n_0_[22] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(\count_16d_srl_r_reg_n_0_[14] ),
        .I3(count_24d_flop_r0),
        .I4(count_24d_flop_r),
        .O(count_24d_flop_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    count_24d_flop_r_i_2
       (.I0(count_24d_flop_r_i_3_n_0),
        .I1(count_24d_flop_r_i_4_n_0),
        .I2(count_24d_flop_r_i_5_n_0),
        .I3(count_24d_flop_r_i_6_n_0),
        .O(count_24d_flop_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_3
       (.I0(\count_24d_srl_r_reg_n_0_[9] ),
        .I1(\count_24d_srl_r_reg_n_0_[8] ),
        .I2(\count_24d_srl_r_reg_n_0_[11] ),
        .I3(\count_24d_srl_r_reg_n_0_[10] ),
        .I4(\count_24d_srl_r_reg_n_0_[6] ),
        .I5(\count_24d_srl_r_reg_n_0_[7] ),
        .O(count_24d_flop_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    count_24d_flop_r_i_4
       (.I0(\count_24d_srl_r_reg_n_0_[21] ),
        .I1(\count_24d_srl_r_reg_n_0_[20] ),
        .I2(reset_r),
        .I3(\count_24d_srl_r_reg_n_0_[22] ),
        .I4(\count_24d_srl_r_reg_n_0_[18] ),
        .I5(\count_24d_srl_r_reg_n_0_[19] ),
        .O(count_24d_flop_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_5
       (.I0(\count_24d_srl_r_reg_n_0_[15] ),
        .I1(\count_24d_srl_r_reg_n_0_[14] ),
        .I2(\count_24d_srl_r_reg_n_0_[17] ),
        .I3(\count_24d_srl_r_reg_n_0_[16] ),
        .I4(\count_24d_srl_r_reg_n_0_[12] ),
        .I5(\count_24d_srl_r_reg_n_0_[13] ),
        .O(count_24d_flop_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_6
       (.I0(\count_24d_srl_r_reg_n_0_[3] ),
        .I1(\count_24d_srl_r_reg_n_0_[2] ),
        .I2(\count_24d_srl_r_reg_n_0_[5] ),
        .I3(\count_24d_srl_r_reg_n_0_[4] ),
        .I4(\count_24d_srl_r_reg_n_0_[0] ),
        .I5(\count_24d_srl_r_reg_n_0_[1] ),
        .O(count_24d_flop_r_i_6_n_0));
  FDRE count_24d_flop_r_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(count_24d_flop_r_i_1_n_0),
        .Q(count_24d_flop_r),
        .R(DO_CC_i_1_n_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \count_24d_srl_r[0]_i_1 
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(axi_c2c_aurora_channel_up),
        .O(count_24d_srl_r0));
  FDRE \count_24d_srl_r_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(count_24d_flop_r),
        .Q(\count_24d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[9] ),
        .Q(\count_24d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[10] ),
        .Q(\count_24d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[11] ),
        .Q(\count_24d_srl_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[12] ),
        .Q(\count_24d_srl_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[13] ),
        .Q(\count_24d_srl_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[14] ),
        .Q(\count_24d_srl_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[15] ),
        .Q(\count_24d_srl_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[16] ),
        .Q(\count_24d_srl_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[17] ),
        .Q(\count_24d_srl_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[18] ),
        .Q(\count_24d_srl_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[0] ),
        .Q(\count_24d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[19] ),
        .Q(\count_24d_srl_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[20] ),
        .Q(\count_24d_srl_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[21] ),
        .Q(\count_24d_srl_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[1] ),
        .Q(\count_24d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[2] ),
        .Q(\count_24d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[3] ),
        .Q(\count_24d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[4] ),
        .Q(\count_24d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[5] ),
        .Q(\count_24d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[6] ),
        .Q(\count_24d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[7] ),
        .Q(\count_24d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[8] ),
        .Q(\count_24d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE gt_reset_i_delayed_r1_reg
       (.C(aurora_init_clk),
        .CE(1'b1),
        .D(gt_reset_i_delayed),
        .Q(gt_reset_i_delayed_r1),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE gt_reset_i_delayed_r2_reg
       (.C(aurora_init_clk),
        .CE(1'b1),
        .D(gt_reset_i_delayed_r1),
        .Q(gt_reset_i_delayed_r2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF400)) 
    pma_init_assertion_i_1
       (.I0(gt_reset_i_delayed_r2),
        .I1(gt_reset_i_delayed_r1),
        .I2(pma_init_assertion),
        .I3(pma_init_assertion_i_2_n_0),
        .O(pma_init_assertion_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pma_init_assertion_i_2
       (.I0(pma_init_assertion_i_3_n_0),
        .I1(pma_init_assertion_i_4_n_0),
        .I2(pma_init_assertion_i_5_n_0),
        .I3(pma_init_assertion_i_6_n_0),
        .I4(pma_init_assertion_i_7_n_0),
        .I5(pma_init_assertion_i_8_n_0),
        .O(pma_init_assertion_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pma_init_assertion_i_3
       (.I0(pma_init_pulse_width_cnt[17]),
        .I1(pma_init_pulse_width_cnt[16]),
        .I2(pma_init_pulse_width_cnt[19]),
        .I3(pma_init_pulse_width_cnt[18]),
        .O(pma_init_assertion_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pma_init_assertion_i_4
       (.I0(pma_init_pulse_width_cnt[21]),
        .I1(pma_init_pulse_width_cnt[20]),
        .I2(pma_init_pulse_width_cnt[23]),
        .I3(pma_init_pulse_width_cnt[22]),
        .O(pma_init_assertion_i_4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pma_init_assertion_i_5
       (.I0(pma_init_pulse_width_cnt[9]),
        .I1(pma_init_pulse_width_cnt[8]),
        .I2(pma_init_pulse_width_cnt[11]),
        .I3(pma_init_pulse_width_cnt[10]),
        .O(pma_init_assertion_i_5_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pma_init_assertion_i_6
       (.I0(pma_init_pulse_width_cnt[13]),
        .I1(pma_init_pulse_width_cnt[12]),
        .I2(pma_init_pulse_width_cnt[15]),
        .I3(pma_init_pulse_width_cnt[14]),
        .O(pma_init_assertion_i_6_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pma_init_assertion_i_7
       (.I0(pma_init_pulse_width_cnt[5]),
        .I1(pma_init_pulse_width_cnt[4]),
        .I2(pma_init_pulse_width_cnt[7]),
        .I3(pma_init_pulse_width_cnt[6]),
        .O(pma_init_assertion_i_7_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pma_init_assertion_i_8
       (.I0(pma_init_pulse_width_cnt[1]),
        .I1(pma_init_pulse_width_cnt[0]),
        .I2(pma_init_pulse_width_cnt[3]),
        .I3(pma_init_pulse_width_cnt[2]),
        .O(pma_init_assertion_i_8_n_0));
  (* KEEP = "yes" *) 
  FDRE pma_init_assertion_r_reg
       (.C(aurora_init_clk),
        .CE(1'b1),
        .D(pma_init_assertion),
        .Q(pma_init_assertion_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pma_init_assertion_reg
       (.C(aurora_init_clk),
        .CE(1'b1),
        .D(pma_init_assertion_i_1_n_0),
        .Q(pma_init_assertion),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pma_init_pulse_width_cnt[0]_i_1 
       (.I0(pma_init_pulse_width_cnt[0]),
        .O(\pma_init_pulse_width_cnt[0]_i_1_n_0 ));
  CARRY4 pma_init_pulse_width_cnt_reg0_carry
       (.CI(1'b0),
        .CO({pma_init_pulse_width_cnt_reg0_carry_n_0,pma_init_pulse_width_cnt_reg0_carry_n_1,pma_init_pulse_width_cnt_reg0_carry_n_2,pma_init_pulse_width_cnt_reg0_carry_n_3}),
        .CYINIT(pma_init_pulse_width_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pma_init_pulse_width_cnt_reg0_carry_n_4,pma_init_pulse_width_cnt_reg0_carry_n_5,pma_init_pulse_width_cnt_reg0_carry_n_6,pma_init_pulse_width_cnt_reg0_carry_n_7}),
        .S({pma_init_pulse_width_cnt_reg0_carry_i_1_n_0,pma_init_pulse_width_cnt_reg0_carry_i_2_n_0,pma_init_pulse_width_cnt_reg0_carry_i_3_n_0,pma_init_pulse_width_cnt_reg0_carry_i_4_n_0}));
  CARRY4 pma_init_pulse_width_cnt_reg0_carry__0
       (.CI(pma_init_pulse_width_cnt_reg0_carry_n_0),
        .CO({pma_init_pulse_width_cnt_reg0_carry__0_n_0,pma_init_pulse_width_cnt_reg0_carry__0_n_1,pma_init_pulse_width_cnt_reg0_carry__0_n_2,pma_init_pulse_width_cnt_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pma_init_pulse_width_cnt_reg0_carry__0_n_4,pma_init_pulse_width_cnt_reg0_carry__0_n_5,pma_init_pulse_width_cnt_reg0_carry__0_n_6,pma_init_pulse_width_cnt_reg0_carry__0_n_7}),
        .S({pma_init_pulse_width_cnt_reg0_carry__0_i_1_n_0,pma_init_pulse_width_cnt_reg0_carry__0_i_2_n_0,pma_init_pulse_width_cnt_reg0_carry__0_i_3_n_0,pma_init_pulse_width_cnt_reg0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__0_i_1
       (.I0(pma_init_pulse_width_cnt[8]),
        .O(pma_init_pulse_width_cnt_reg0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__0_i_2
       (.I0(pma_init_pulse_width_cnt[7]),
        .O(pma_init_pulse_width_cnt_reg0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__0_i_3
       (.I0(pma_init_pulse_width_cnt[6]),
        .O(pma_init_pulse_width_cnt_reg0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__0_i_4
       (.I0(pma_init_pulse_width_cnt[5]),
        .O(pma_init_pulse_width_cnt_reg0_carry__0_i_4_n_0));
  CARRY4 pma_init_pulse_width_cnt_reg0_carry__1
       (.CI(pma_init_pulse_width_cnt_reg0_carry__0_n_0),
        .CO({pma_init_pulse_width_cnt_reg0_carry__1_n_0,pma_init_pulse_width_cnt_reg0_carry__1_n_1,pma_init_pulse_width_cnt_reg0_carry__1_n_2,pma_init_pulse_width_cnt_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pma_init_pulse_width_cnt_reg0_carry__1_n_4,pma_init_pulse_width_cnt_reg0_carry__1_n_5,pma_init_pulse_width_cnt_reg0_carry__1_n_6,pma_init_pulse_width_cnt_reg0_carry__1_n_7}),
        .S({pma_init_pulse_width_cnt_reg0_carry__1_i_1_n_0,pma_init_pulse_width_cnt_reg0_carry__1_i_2_n_0,pma_init_pulse_width_cnt_reg0_carry__1_i_3_n_0,pma_init_pulse_width_cnt_reg0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__1_i_1
       (.I0(pma_init_pulse_width_cnt[12]),
        .O(pma_init_pulse_width_cnt_reg0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__1_i_2
       (.I0(pma_init_pulse_width_cnt[11]),
        .O(pma_init_pulse_width_cnt_reg0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__1_i_3
       (.I0(pma_init_pulse_width_cnt[10]),
        .O(pma_init_pulse_width_cnt_reg0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__1_i_4
       (.I0(pma_init_pulse_width_cnt[9]),
        .O(pma_init_pulse_width_cnt_reg0_carry__1_i_4_n_0));
  CARRY4 pma_init_pulse_width_cnt_reg0_carry__2
       (.CI(pma_init_pulse_width_cnt_reg0_carry__1_n_0),
        .CO({pma_init_pulse_width_cnt_reg0_carry__2_n_0,pma_init_pulse_width_cnt_reg0_carry__2_n_1,pma_init_pulse_width_cnt_reg0_carry__2_n_2,pma_init_pulse_width_cnt_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pma_init_pulse_width_cnt_reg0_carry__2_n_4,pma_init_pulse_width_cnt_reg0_carry__2_n_5,pma_init_pulse_width_cnt_reg0_carry__2_n_6,pma_init_pulse_width_cnt_reg0_carry__2_n_7}),
        .S({pma_init_pulse_width_cnt_reg0_carry__2_i_1_n_0,pma_init_pulse_width_cnt_reg0_carry__2_i_2_n_0,pma_init_pulse_width_cnt_reg0_carry__2_i_3_n_0,pma_init_pulse_width_cnt_reg0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__2_i_1
       (.I0(pma_init_pulse_width_cnt[16]),
        .O(pma_init_pulse_width_cnt_reg0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__2_i_2
       (.I0(pma_init_pulse_width_cnt[15]),
        .O(pma_init_pulse_width_cnt_reg0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__2_i_3
       (.I0(pma_init_pulse_width_cnt[14]),
        .O(pma_init_pulse_width_cnt_reg0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__2_i_4
       (.I0(pma_init_pulse_width_cnt[13]),
        .O(pma_init_pulse_width_cnt_reg0_carry__2_i_4_n_0));
  CARRY4 pma_init_pulse_width_cnt_reg0_carry__3
       (.CI(pma_init_pulse_width_cnt_reg0_carry__2_n_0),
        .CO({pma_init_pulse_width_cnt_reg0_carry__3_n_0,pma_init_pulse_width_cnt_reg0_carry__3_n_1,pma_init_pulse_width_cnt_reg0_carry__3_n_2,pma_init_pulse_width_cnt_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pma_init_pulse_width_cnt_reg0_carry__3_n_4,pma_init_pulse_width_cnt_reg0_carry__3_n_5,pma_init_pulse_width_cnt_reg0_carry__3_n_6,pma_init_pulse_width_cnt_reg0_carry__3_n_7}),
        .S({pma_init_pulse_width_cnt_reg0_carry__3_i_1_n_0,pma_init_pulse_width_cnt_reg0_carry__3_i_2_n_0,pma_init_pulse_width_cnt_reg0_carry__3_i_3_n_0,pma_init_pulse_width_cnt_reg0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__3_i_1
       (.I0(pma_init_pulse_width_cnt[20]),
        .O(pma_init_pulse_width_cnt_reg0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__3_i_2
       (.I0(pma_init_pulse_width_cnt[19]),
        .O(pma_init_pulse_width_cnt_reg0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__3_i_3
       (.I0(pma_init_pulse_width_cnt[18]),
        .O(pma_init_pulse_width_cnt_reg0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__3_i_4
       (.I0(pma_init_pulse_width_cnt[17]),
        .O(pma_init_pulse_width_cnt_reg0_carry__3_i_4_n_0));
  CARRY4 pma_init_pulse_width_cnt_reg0_carry__4
       (.CI(pma_init_pulse_width_cnt_reg0_carry__3_n_0),
        .CO({NLW_pma_init_pulse_width_cnt_reg0_carry__4_CO_UNCONNECTED[3:2],pma_init_pulse_width_cnt_reg0_carry__4_n_2,pma_init_pulse_width_cnt_reg0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_pma_init_pulse_width_cnt_reg0_carry__4_O_UNCONNECTED[3],pma_init_pulse_width_cnt_reg0_carry__4_n_5,pma_init_pulse_width_cnt_reg0_carry__4_n_6,pma_init_pulse_width_cnt_reg0_carry__4_n_7}),
        .S({1'b0,pma_init_pulse_width_cnt_reg0_carry__4_i_1_n_0,pma_init_pulse_width_cnt_reg0_carry__4_i_2_n_0,pma_init_pulse_width_cnt_reg0_carry__4_i_3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__4_i_1
       (.I0(pma_init_pulse_width_cnt[23]),
        .O(pma_init_pulse_width_cnt_reg0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__4_i_2
       (.I0(pma_init_pulse_width_cnt[22]),
        .O(pma_init_pulse_width_cnt_reg0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry__4_i_3
       (.I0(pma_init_pulse_width_cnt[21]),
        .O(pma_init_pulse_width_cnt_reg0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry_i_1
       (.I0(pma_init_pulse_width_cnt[4]),
        .O(pma_init_pulse_width_cnt_reg0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry_i_2
       (.I0(pma_init_pulse_width_cnt[3]),
        .O(pma_init_pulse_width_cnt_reg0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry_i_3
       (.I0(pma_init_pulse_width_cnt[2]),
        .O(pma_init_pulse_width_cnt_reg0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    pma_init_pulse_width_cnt_reg0_carry_i_4
       (.I0(pma_init_pulse_width_cnt[1]),
        .O(pma_init_pulse_width_cnt_reg0_carry_i_4_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[0] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(\pma_init_pulse_width_cnt[0]_i_1_n_0 ),
        .Q(pma_init_pulse_width_cnt[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[10] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__1_n_6),
        .Q(pma_init_pulse_width_cnt[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[11] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__1_n_5),
        .Q(pma_init_pulse_width_cnt[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[12] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__1_n_4),
        .Q(pma_init_pulse_width_cnt[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[13] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__2_n_7),
        .Q(pma_init_pulse_width_cnt[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[14] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__2_n_6),
        .Q(pma_init_pulse_width_cnt[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[15] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__2_n_5),
        .Q(pma_init_pulse_width_cnt[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[16] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__2_n_4),
        .Q(pma_init_pulse_width_cnt[16]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[17] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__3_n_7),
        .Q(pma_init_pulse_width_cnt[17]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[18] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__3_n_6),
        .Q(pma_init_pulse_width_cnt[18]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[19] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__3_n_5),
        .Q(pma_init_pulse_width_cnt[19]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[1] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry_n_7),
        .Q(pma_init_pulse_width_cnt[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[20] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__3_n_4),
        .Q(pma_init_pulse_width_cnt[20]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[21] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__4_n_7),
        .Q(pma_init_pulse_width_cnt[21]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[22] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__4_n_6),
        .Q(pma_init_pulse_width_cnt[22]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[23] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__4_n_5),
        .Q(pma_init_pulse_width_cnt[23]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[2] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry_n_6),
        .Q(pma_init_pulse_width_cnt[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[3] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry_n_5),
        .Q(pma_init_pulse_width_cnt[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[4] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry_n_4),
        .Q(pma_init_pulse_width_cnt[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[5] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__0_n_7),
        .Q(pma_init_pulse_width_cnt[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[6] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__0_n_6),
        .Q(pma_init_pulse_width_cnt[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[7] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__0_n_5),
        .Q(pma_init_pulse_width_cnt[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[8] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__0_n_4),
        .Q(pma_init_pulse_width_cnt[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDRE \pma_init_pulse_width_cnt_reg[9] 
       (.C(aurora_init_clk),
        .CE(pma_init_assertion),
        .D(pma_init_pulse_width_cnt_reg0_carry__1_n_7),
        .Q(pma_init_pulse_width_cnt[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pma_init_stage_reg[0] 
       (.C(aurora_init_clk),
        .CE(1'b1),
        .D(aurora_pma_init_in),
        .Q(\pma_init_stage_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg " *) 
  (* srl_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \pma_init_stage_reg[126]_srl30 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(aurora_init_clk),
        .D(\pma_init_stage_reg[96]_srl32_n_1 ),
        .Q(\pma_init_stage_reg[126]_srl30_n_0 ),
        .Q31(\NLW_pma_init_stage_reg[126]_srl30_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \pma_init_stage_reg[127] 
       (.C(aurora_init_clk),
        .CE(1'b1),
        .D(\pma_init_stage_reg[126]_srl30_n_0 ),
        .Q(gt_reset_i_delayed),
        .R(1'b0));
  (* srl_bus_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg " *) 
  (* srl_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \pma_init_stage_reg[32]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(aurora_init_clk),
        .D(\pma_init_stage_reg_n_0_[0] ),
        .Q(\NLW_pma_init_stage_reg[32]_srl32_Q_UNCONNECTED ),
        .Q31(\pma_init_stage_reg[32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg " *) 
  (* srl_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \pma_init_stage_reg[64]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(aurora_init_clk),
        .D(\pma_init_stage_reg[32]_srl32_n_1 ),
        .Q(\NLW_pma_init_stage_reg[64]_srl32_Q_UNCONNECTED ),
        .Q31(\pma_init_stage_reg[64]_srl32_n_1 ));
  (* srl_bus_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg " *) 
  (* srl_name = "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \pma_init_stage_reg[96]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(aurora_init_clk),
        .D(\pma_init_stage_reg[64]_srl32_n_1 ),
        .Q(\NLW_pma_init_stage_reg[96]_srl32_Q_UNCONNECTED ),
        .Q31(\pma_init_stage_reg[96]_srl32_n_1 ));
  FDRE reset_r_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(DO_CC_i_1_n_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_awr_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    next_int_ch2_ready,
    s_axi_arready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    br_fifo_reset,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    Q,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg,
    s_axi_arvalid,
    rx_user_reset,
    E);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output next_int_ch2_ready;
  output s_axi_arready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input br_fifo_reset;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;
  input s_axi_arvalid;
  input rx_user_reset;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire axi_chip2chip_unpacker_inst_n_0;
  wire axi_chip2chip_unpacker_inst_n_2;
  wire axi_chip2chip_unpacker_inst_n_3;
  wire axi_chip2chip_unpacker_inst_n_4;
  wire br_fifo_reset;
  wire empty_fwft_i_reg;
  wire next_int_ch2_ready;
  wire out;
  wire p_0_in;
  wire rx_user_reset;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo_108 axi_chip2chip_async_fifo_inst
       (.Q({p_0_in,axi_chip2chip_unpacker_inst_n_2,axi_chip2chip_unpacker_inst_n_3,axi_chip2chip_unpacker_inst_n_4}),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[1] (Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\mux_by_4.data_count_reg[3] (axi_chip2chip_unpacker_inst_n_0),
        .next_int_ch2_ready(next_int_ch2_ready),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .\tdm_data_out_reg[10] (\tdm_data_out_reg[10] ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .\tdm_data_out_reg[9] (\tdm_data_out_reg[9] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_unpacker_109 axi_chip2chip_unpacker_inst
       (.E(E),
        .Q({p_0_in,axi_chip2chip_unpacker_inst_n_2,axi_chip2chip_unpacker_inst_n_3,axi_chip2chip_unpacker_inst_n_4}),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .empty_fwft_fb_o_i_reg(axi_chip2chip_unpacker_inst_n_0),
        .out(out),
        .rx_user_reset(rx_user_reset),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_awr_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo_0
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    \slot_select_reg[1] ,
    s_axi_awready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    br_fifo_reset,
    tdm_user_data_ready,
    slot_select,
    \slot_select_reg[2] ,
    Q,
    \slot_select_reg[2]_0 ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    s_axi_awvalid,
    rx_user_reset,
    E);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output \slot_select_reg[1] ;
  output s_axi_awready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input br_fifo_reset;
  input tdm_user_data_ready;
  input [1:0]slot_select;
  input \slot_select_reg[2] ;
  input [1:0]Q;
  input \slot_select_reg[2]_0 ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input s_axi_awvalid;
  input rx_user_reset;
  input [0:0]E;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [1:0]Q;
  wire axi_c2c_phy_clk;
  wire axi_chip2chip_unpacker_inst_n_0;
  wire axi_chip2chip_unpacker_inst_n_2;
  wire axi_chip2chip_unpacker_inst_n_3;
  wire axi_chip2chip_unpacker_inst_n_4;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[0] ;
  wire out;
  wire p_0_in;
  wire rx_user_reset;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [1:0]slot_select;
  wire \slot_select_reg[1] ;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo axi_chip2chip_async_fifo_inst
       (.D(D),
        .DIADI(DIADI),
        .Q({p_0_in,axi_chip2chip_unpacker_inst_n_2,axi_chip2chip_unpacker_inst_n_3,axi_chip2chip_unpacker_inst_n_4}),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .\goreg_bm.dout_i_reg[5] (Q),
        .\mux_by_4.data_count_reg[3] (axi_chip2chip_unpacker_inst_n_0),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .slot_select(slot_select),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .\slot_select_reg[2] (\slot_select_reg[2] ),
        .\slot_select_reg[2]_0 (\slot_select_reg[2]_0 ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_unpacker axi_chip2chip_unpacker_inst
       (.E(E),
        .Q({p_0_in,axi_chip2chip_unpacker_inst_n_2,axi_chip2chip_unpacker_inst_n_3,axi_chip2chip_unpacker_inst_n_4}),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .empty_fwft_fb_o_i_reg(axi_chip2chip_unpacker_inst_n_0),
        .out(out),
        .rx_user_reset(rx_user_reset),
        .slot_select(slot_select[0]),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_awr_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo__parameterized0
   (out,
    s_axi_wready,
    Q,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    br_fifo_reset,
    slot_select,
    tdm_user_data_ready,
    s_axi_wvalid);
  output out;
  output s_axi_wready;
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input br_fifo_reset;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input s_axi_wvalid;

  wire [37:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo__parameterized0 axi_chip2chip_async_fifo_inst
       (.Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_awr_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo__parameterized1
   (D,
    s_axi_rvalid,
    \s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    \data_out_reg[41] ,
    br_fifo_reset,
    rd_ch_data_valid,
    s_axi_rready);
  output [0:0]D;
  output s_axi_rvalid;
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input [41:0]\data_out_reg[41] ;
  input br_fifo_reset;
  input rd_ch_data_valid;
  input s_axi_rready;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [41:0]\data_out_reg[41] ;
  wire rd_ch_data_valid;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;

  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo__parameterized1 axi_chip2chip_async_fifo_inst
       (.D(D),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_b_fifo" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_b_fifo
   (out,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    D,
    s_axi_bvalid,
    \s_axi_bresp[1] ,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    br_ch_data_valid,
    s_axi_bready,
    \gc0.count_d1_reg[7] );
  output out;
  output \gic0.gc0.count_d1_reg[7] ;
  output \gic0.gc0.count_d1_reg[7]_0 ;
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [0:0]D;
  output s_axi_bvalid;
  output [8:0]\s_axi_bresp[1] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input [8:0]Q;
  input ram_full_i_reg;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input br_ch_data_valid;
  input s_axi_bready;
  input [8:0]\gc0.count_d1_reg[7] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;

  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_async_fifo__parameterized2 axi_chip2chip_async_fifo_inst
       (.D(D),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7]_0 (\gic0.gc0.count_d1_reg[7]_0 ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\gnxpm_cdc.wr_pntr_gc_reg[7] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4] (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5] (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8] (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_2 ),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_ch0_ctrl" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_ch0_ctrl
   (out,
    send_ch0,
    CO,
    Q,
    \auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ,
    next_int_ch1_ready,
    \slot_select_reg[1] ,
    axi_c2c_s2m_intr_out,
    tx_ch0_tdm_data,
    axi_c2c_m2s_intr_in,
    rx_user_reset,
    axi_c2c_phy_clk,
    s_aclk,
    S,
    \data_out_reg[24] ,
    \data_out_reg[36] ,
    \data_out_reg[48] ,
    \data_out_reg[49] ,
    tx_phy_ctrl,
    tdm_user_data_ready,
    empty_fwft_i_reg,
    \slot_count_reg[1] ,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg_0,
    tx_phy_ready,
    \ctrl_info_reg[2] ,
    \slot_count_reg[2] ,
    axi_reset,
    \slot_select_reg[0] ,
    D,
    E,
    \data_out_reg[6] );
  output out;
  output send_ch0;
  output [0:0]CO;
  output Q;
  output [2:0]\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ;
  output next_int_ch1_ready;
  output \slot_select_reg[1] ;
  output [3:0]axi_c2c_s2m_intr_out;
  output [6:0]tx_ch0_tdm_data;
  input [3:0]axi_c2c_m2s_intr_in;
  input rx_user_reset;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [3:0]S;
  input [3:0]\data_out_reg[24] ;
  input [3:0]\data_out_reg[36] ;
  input [3:0]\data_out_reg[48] ;
  input [0:0]\data_out_reg[49] ;
  input [1:0]tx_phy_ctrl;
  input tdm_user_data_ready;
  input empty_fwft_i_reg;
  input \slot_count_reg[1] ;
  input \ctrl_info_reg[1] ;
  input empty_fwft_i_reg_0;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[2] ;
  input \slot_count_reg[2] ;
  input axi_reset;
  input \slot_select_reg[0] ;
  input [3:0]D;
  input [0:0]E;
  input [6:0]\data_out_reg[6] ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire Q;
  wire [3:0]S;
  wire \auto_neg_intr_gen.intr_flop_reg_n_0 ;
  wire \auto_neg_intr_gen.send_ch0_i_1_n_0 ;
  wire \auto_neg_intr_gen.send_intr_i_1_n_0 ;
  wire \auto_neg_intr_gen.tx_ch0_data[0]_i_1_n_0 ;
  wire \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ;
  wire \auto_neg_intr_gen.tx_ch0_data[20]_i_1_n_0 ;
  wire \auto_neg_intr_gen.tx_ch0_data[6]_i_1_n_0 ;
  wire [2:0]\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ;
  wire \auto_neg_intr_gen.tx_ch0_valid_i_1_n_0 ;
  wire [3:0]axi_c2c_m2s_intr_in;
  wire axi_c2c_phy_clk;
  wire [3:0]axi_c2c_s2m_intr_out;
  wire axi_chip2chip_sync_cell_intr_in_inst_n_4;
  wire axi_reset;
  wire \ctrl_info_reg[1] ;
  wire [0:0]\ctrl_info_reg[2] ;
  wire [3:0]\data_out_reg[24] ;
  wire [3:0]\data_out_reg[36] ;
  wire [3:0]\data_out_reg[48] ;
  wire [0:0]\data_out_reg[49] ;
  wire [6:0]\data_out_reg[6] ;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire [3:0]intr_data;
  wire \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[0] ;
  wire \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[1] ;
  wire \master_ecc_err_intr_gen.slave_ecc_intr_i_1_n_0 ;
  wire next_int_ch1_ready;
  wire out;
  wire p_0_in0_in;
  wire rx_intr_data1_carry__0_n_0;
  wire rx_intr_data1_carry__0_n_1;
  wire rx_intr_data1_carry__0_n_2;
  wire rx_intr_data1_carry__0_n_3;
  wire rx_intr_data1_carry__1_n_0;
  wire rx_intr_data1_carry__1_n_1;
  wire rx_intr_data1_carry__1_n_2;
  wire rx_intr_data1_carry__1_n_3;
  wire rx_intr_data1_carry__2_n_0;
  wire rx_intr_data1_carry__2_n_1;
  wire rx_intr_data1_carry__2_n_2;
  wire rx_intr_data1_carry__2_n_3;
  wire rx_intr_data1_carry_n_0;
  wire rx_intr_data1_carry_n_1;
  wire rx_intr_data1_carry_n_2;
  wire rx_intr_data1_carry_n_3;
  wire rx_user_reset;
  wire s_aclk;
  wire send_ch0;
  wire send_intr;
  wire slave_ecc_intr;
  wire \slot_count_reg[1] ;
  wire \slot_count_reg[2] ;
  wire \slot_select_reg[0] ;
  wire \slot_select_reg[1] ;
  wire [3:0]sync_intr_in;
  wire [0:0]sync_intr_in_d1;
  wire [3:0]sync_intr_out;
  wire tdm_user_data_ready;
  wire [6:0]tx_ch0_tdm_data;
  wire [1:0]tx_phy_ctrl;
  wire tx_phy_ready;
  wire [3:0]NLW_rx_intr_data1_carry_O_UNCONNECTED;
  wire [3:0]NLW_rx_intr_data1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_rx_intr_data1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_rx_intr_data1_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_rx_intr_data1_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_rx_intr_data1_carry__3_O_UNCONNECTED;

  FDRE \auto_neg_intr_gen.intr_flop_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_chip2chip_sync_cell_intr_in_inst_n_4),
        .Q(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hCFEC)) 
    \auto_neg_intr_gen.send_ch0_i_1 
       (.I0(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .I1(tx_phy_ctrl[0]),
        .I2(tdm_user_data_ready),
        .I3(Q),
        .O(\auto_neg_intr_gen.send_ch0_i_1_n_0 ));
  FDRE \auto_neg_intr_gen.send_ch0_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\auto_neg_intr_gen.send_ch0_i_1_n_0 ),
        .Q(send_ch0),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'h0000000000002C20)) 
    \auto_neg_intr_gen.send_intr_i_1 
       (.I0(send_intr),
        .I1(tdm_user_data_ready),
        .I2(Q),
        .I3(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .I4(rx_user_reset),
        .I5(tx_phy_ctrl[0]),
        .O(\auto_neg_intr_gen.send_intr_i_1_n_0 ));
  FDRE \auto_neg_intr_gen.send_intr_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\auto_neg_intr_gen.send_intr_i_1_n_0 ),
        .Q(send_intr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAAFC0CAAAA)) 
    \auto_neg_intr_gen.tx_ch0_data[0]_i_1 
       (.I0(tx_ch0_tdm_data[0]),
        .I1(sync_intr_in_d1),
        .I2(tx_phy_ctrl[0]),
        .I3(tx_phy_ctrl[1]),
        .I4(\auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ),
        .I5(rx_user_reset),
        .O(\auto_neg_intr_gen.tx_ch0_data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \auto_neg_intr_gen.tx_ch0_data[15]_i_1 
       (.I0(rx_user_reset),
        .I1(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .I2(tdm_user_data_ready),
        .I3(Q),
        .I4(tx_phy_ctrl[0]),
        .O(\auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022223222)) 
    \auto_neg_intr_gen.tx_ch0_data[20]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(rx_user_reset),
        .I2(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .I3(tdm_user_data_ready),
        .I4(Q),
        .I5(tx_phy_ctrl[0]),
        .O(\auto_neg_intr_gen.tx_ch0_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3333333322220222)) 
    \auto_neg_intr_gen.tx_ch0_data[6]_i_1 
       (.I0(tx_ch0_tdm_data[4]),
        .I1(rx_user_reset),
        .I2(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .I3(tdm_user_data_ready),
        .I4(Q),
        .I5(tx_phy_ctrl[0]),
        .O(\auto_neg_intr_gen.tx_ch0_data[6]_i_1_n_0 ));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\auto_neg_intr_gen.tx_ch0_data[0]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[0]),
        .R(1'b0));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(\auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(tx_ch0_tdm_data[5]),
        .R(1'b0));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(tx_ch0_tdm_data[1]),
        .R(1'b0));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\auto_neg_intr_gen.tx_ch0_data[20]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[6]),
        .R(1'b0));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(tx_ch0_tdm_data[2]),
        .R(1'b0));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(tx_ch0_tdm_data[3]),
        .R(1'b0));
  FDRE \auto_neg_intr_gen.tx_ch0_data_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\auto_neg_intr_gen.tx_ch0_data[6]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFF5FC0)) 
    \auto_neg_intr_gen.tx_ch0_valid_i_1 
       (.I0(\slot_select_reg[0] ),
        .I1(\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .I2(tdm_user_data_ready),
        .I3(Q),
        .I4(tx_phy_ctrl[0]),
        .O(\auto_neg_intr_gen.tx_ch0_valid_i_1_n_0 ));
  FDRE \auto_neg_intr_gen.tx_ch0_valid_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\auto_neg_intr_gen.tx_ch0_valid_i_1_n_0 ),
        .Q(Q),
        .R(rx_user_reset));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell__parameterized0 axi_chip2chip_sync_cell_intr_in_inst
       (.D(sync_intr_in),
        .Q({\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ,sync_intr_in_d1}),
        .\auto_neg_intr_gen.intr_flop_reg (axi_chip2chip_sync_cell_intr_in_inst_n_4),
        .\auto_neg_intr_gen.intr_flop_reg_0 (\auto_neg_intr_gen.intr_flop_reg_n_0 ),
        .axi_c2c_m2s_intr_in(axi_c2c_m2s_intr_in),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .rx_user_reset(rx_user_reset),
        .send_intr(send_intr),
        .tx_phy_ctrl(tx_phy_ctrl[0]));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell__parameterized1 axi_chip2chip_sync_cell_intr_out_inst
       (.D(sync_intr_out),
        .Q(intr_data),
        .s_aclk(s_aclk));
  FDRE \intr_data_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [0]),
        .Q(intr_data[0]),
        .R(rx_user_reset));
  FDRE \intr_data_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [1]),
        .Q(intr_data[1]),
        .R(rx_user_reset));
  FDRE \intr_data_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [2]),
        .Q(intr_data[2]),
        .R(rx_user_reset));
  FDRE \intr_data_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [3]),
        .Q(intr_data[3]),
        .R(rx_user_reset));
  FDCE \intr_out_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(axi_reset),
        .D(sync_intr_out[0]),
        .Q(axi_c2c_s2m_intr_out[0]));
  FDCE \intr_out_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(axi_reset),
        .D(sync_intr_out[1]),
        .Q(axi_c2c_s2m_intr_out[1]));
  FDCE \intr_out_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(axi_reset),
        .D(sync_intr_out[2]),
        .Q(axi_c2c_s2m_intr_out[2]));
  FDCE \intr_out_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(axi_reset),
        .D(sync_intr_out[3]),
        .Q(axi_c2c_s2m_intr_out[3]));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell_62 \master_ecc_err_intr_gen.axi_chip2chip_sync_cell_ecc_dec_error_out_inst 
       (.in0(slave_ecc_intr),
        .out(out),
        .s_aclk(s_aclk));
  FDRE \master_ecc_err_intr_gen.slave_ecc_err_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [4]),
        .Q(\master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[0] ),
        .R(rx_user_reset));
  FDRE \master_ecc_err_intr_gen.slave_ecc_err_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [5]),
        .Q(\master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[1] ),
        .R(rx_user_reset));
  FDRE \master_ecc_err_intr_gen.slave_ecc_err_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\data_out_reg[6] [6]),
        .Q(p_0_in0_in),
        .R(rx_user_reset));
  LUT4 #(
    .INIT(16'h00E8)) 
    \master_ecc_err_intr_gen.slave_ecc_intr_i_1 
       (.I0(\master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[0] ),
        .I1(\master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[1] ),
        .I2(p_0_in0_in),
        .I3(rx_user_reset),
        .O(\master_ecc_err_intr_gen.slave_ecc_intr_i_1_n_0 ));
  FDRE \master_ecc_err_intr_gen.slave_ecc_intr_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\master_ecc_err_intr_gen.slave_ecc_intr_i_1_n_0 ),
        .Q(slave_ecc_intr),
        .R(1'b0));
  CARRY4 rx_intr_data1_carry
       (.CI(1'b0),
        .CO({rx_intr_data1_carry_n_0,rx_intr_data1_carry_n_1,rx_intr_data1_carry_n_2,rx_intr_data1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_rx_intr_data1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 rx_intr_data1_carry__0
       (.CI(rx_intr_data1_carry_n_0),
        .CO({rx_intr_data1_carry__0_n_0,rx_intr_data1_carry__0_n_1,rx_intr_data1_carry__0_n_2,rx_intr_data1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_rx_intr_data1_carry__0_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[24] ));
  CARRY4 rx_intr_data1_carry__1
       (.CI(rx_intr_data1_carry__0_n_0),
        .CO({rx_intr_data1_carry__1_n_0,rx_intr_data1_carry__1_n_1,rx_intr_data1_carry__1_n_2,rx_intr_data1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_rx_intr_data1_carry__1_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[36] ));
  CARRY4 rx_intr_data1_carry__2
       (.CI(rx_intr_data1_carry__1_n_0),
        .CO({rx_intr_data1_carry__2_n_0,rx_intr_data1_carry__2_n_1,rx_intr_data1_carry__2_n_2,rx_intr_data1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_rx_intr_data1_carry__2_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[48] ));
  CARRY4 rx_intr_data1_carry__3
       (.CI(rx_intr_data1_carry__2_n_0),
        .CO({NLW_rx_intr_data1_carry__3_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_rx_intr_data1_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\data_out_reg[49] }));
  LUT5 #(
    .INIT(32'h04040415)) 
    \slot_select[1]_i_1 
       (.I0(empty_fwft_i_reg),
        .I1(\slot_count_reg[1] ),
        .I2(\slot_select_reg[1] ),
        .I3(\ctrl_info_reg[1] ),
        .I4(send_ch0),
        .O(next_int_ch1_ready));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \slot_select[2]_i_3 
       (.I0(send_ch0),
        .I1(empty_fwft_i_reg_0),
        .I2(tx_phy_ready),
        .I3(\ctrl_info_reg[2] ),
        .I4(\slot_count_reg[2] ),
        .O(\slot_select_reg[1] ));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_intr_in[0]),
        .Q(sync_intr_in_d1),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_intr_in[1]),
        .Q(\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 [0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_intr_in[2]),
        .Q(\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 [1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_intr_in[3]),
        .Q(\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_decoder" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_decoder
   (rd_ch_data_valid,
    br_ch_data_valid,
    next_int_ch3_ready,
    Q,
    \slot_select_reg[1] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    S,
    \intr_data_reg[3] ,
    \intr_data_reg[3]_0 ,
    \intr_data_reg[3]_1 ,
    \intr_data_reg[3]_2 ,
    E,
    rx_user_reset,
    ch0_valid0,
    axi_c2c_phy_clk,
    ch1_valid0,
    ch2_valid0,
    \slot_count_reg[2] ,
    out,
    tx_phy_ready,
    send_ch0,
    empty_fwft_i_reg,
    empty_fwft_i_reg_0,
    data_out,
    CO);
  output rd_ch_data_valid;
  output br_ch_data_valid;
  output next_int_ch3_ready;
  output [2:0]Q;
  output \slot_select_reg[1] ;
  output [41:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]S;
  output [3:0]\intr_data_reg[3] ;
  output [3:0]\intr_data_reg[3]_0 ;
  output [3:0]\intr_data_reg[3]_1 ;
  output [0:0]\intr_data_reg[3]_2 ;
  output [0:0]E;
  input rx_user_reset;
  input ch0_valid0;
  input axi_c2c_phy_clk;
  input ch1_valid0;
  input ch2_valid0;
  input \slot_count_reg[2] ;
  input out;
  input tx_phy_ready;
  input send_ch0;
  input empty_fwft_i_reg;
  input empty_fwft_i_reg_0;
  input [52:0]data_out;
  input [0:0]CO;

  wire [0:0]CO;
  wire [41:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire ch0_valid0;
  wire ch1_valid0;
  wire ch2_valid0;
  wire [52:0]data_out;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire \intr_data[3]_i_2_n_0 ;
  wire \intr_data[3]_i_3_n_0 ;
  wire \intr_data[3]_i_4_n_0 ;
  wire \intr_data[3]_i_5_n_0 ;
  wire \intr_data[3]_i_6_n_0 ;
  wire \intr_data[3]_i_7_n_0 ;
  wire \intr_data[3]_i_8_n_0 ;
  wire \intr_data[3]_i_9_n_0 ;
  wire [3:0]\intr_data_reg[3] ;
  wire [3:0]\intr_data_reg[3]_0 ;
  wire [3:0]\intr_data_reg[3]_1 ;
  wire [0:0]\intr_data_reg[3]_2 ;
  wire next_int_ch3_ready;
  wire out;
  wire rd_ch_data_valid;
  wire rx_ch0_valid;
  wire [49:42]rx_dec_data;
  wire rx_user_reset;
  wire send_ch0;
  wire \slot_count_reg[2] ;
  wire \slot_select[3]_i_2_n_0 ;
  wire \slot_select_reg[1] ;
  wire tx_phy_ready;

  FDRE ch0_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(ch0_valid0),
        .Q(rx_ch0_valid),
        .R(rx_user_reset));
  FDRE ch1_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(ch1_valid0),
        .Q(rd_ch_data_valid),
        .R(rx_user_reset));
  FDRE ch2_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(ch2_valid0),
        .Q(br_ch_data_valid),
        .R(rx_user_reset));
  FDRE \ctrl_info_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[0]),
        .Q(Q[0]),
        .R(rx_user_reset));
  FDRE \ctrl_info_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[1]),
        .Q(Q[1]),
        .R(rx_user_reset));
  FDRE \ctrl_info_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[2]),
        .Q(Q[2]),
        .R(rx_user_reset));
  FDRE \data_out_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(rx_user_reset));
  FDRE \data_out_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [10]),
        .R(rx_user_reset));
  FDRE \data_out_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [11]),
        .R(rx_user_reset));
  FDRE \data_out_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [12]),
        .R(rx_user_reset));
  FDRE \data_out_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [13]),
        .R(rx_user_reset));
  FDRE \data_out_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [14]),
        .R(rx_user_reset));
  FDRE \data_out_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [15]),
        .R(rx_user_reset));
  FDRE \data_out_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [16]),
        .R(rx_user_reset));
  FDRE \data_out_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [17]),
        .R(rx_user_reset));
  FDRE \data_out_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .R(rx_user_reset));
  FDRE \data_out_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .R(rx_user_reset));
  FDRE \data_out_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(rx_user_reset));
  FDRE \data_out_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .R(rx_user_reset));
  FDRE \data_out_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .R(rx_user_reset));
  FDRE \data_out_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .R(rx_user_reset));
  FDRE \data_out_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .R(rx_user_reset));
  FDRE \data_out_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .R(rx_user_reset));
  FDRE \data_out_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .R(rx_user_reset));
  FDRE \data_out_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .R(rx_user_reset));
  FDRE \data_out_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .R(rx_user_reset));
  FDRE \data_out_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .R(rx_user_reset));
  FDRE \data_out_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[32]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .R(rx_user_reset));
  FDRE \data_out_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(rx_user_reset));
  FDRE \data_out_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[33]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .R(rx_user_reset));
  FDRE \data_out_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[34]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .R(rx_user_reset));
  FDRE \data_out_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[35]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .R(rx_user_reset));
  FDRE \data_out_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[36]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .R(rx_user_reset));
  FDRE \data_out_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[37]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .R(rx_user_reset));
  FDRE \data_out_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[38]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .R(rx_user_reset));
  FDRE \data_out_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[39]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .R(rx_user_reset));
  FDRE \data_out_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[40]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .R(rx_user_reset));
  FDRE \data_out_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[41]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .R(rx_user_reset));
  FDRE \data_out_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[42]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .R(rx_user_reset));
  FDRE \data_out_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(rx_user_reset));
  FDRE \data_out_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[43]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .R(rx_user_reset));
  FDRE \data_out_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[44]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .R(rx_user_reset));
  FDRE \data_out_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[45]),
        .Q(rx_dec_data[42]),
        .R(rx_user_reset));
  FDRE \data_out_reg[43] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[46]),
        .Q(rx_dec_data[43]),
        .R(rx_user_reset));
  FDRE \data_out_reg[44] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[47]),
        .Q(rx_dec_data[44]),
        .R(rx_user_reset));
  FDRE \data_out_reg[45] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[48]),
        .Q(rx_dec_data[45]),
        .R(rx_user_reset));
  FDRE \data_out_reg[46] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[49]),
        .Q(rx_dec_data[46]),
        .R(rx_user_reset));
  FDRE \data_out_reg[47] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[50]),
        .Q(rx_dec_data[47]),
        .R(rx_user_reset));
  FDRE \data_out_reg[48] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[51]),
        .Q(rx_dec_data[48]),
        .R(rx_user_reset));
  FDRE \data_out_reg[49] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[52]),
        .Q(rx_dec_data[49]),
        .R(rx_user_reset));
  FDRE \data_out_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(rx_user_reset));
  FDRE \data_out_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(rx_user_reset));
  FDRE \data_out_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(rx_user_reset));
  FDRE \data_out_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(rx_user_reset));
  FDRE \data_out_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(rx_user_reset));
  FDRE \data_out_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_out[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [9]),
        .R(rx_user_reset));
  LUT5 #(
    .INIT(32'h80000000)) 
    \intr_data[3]_i_1 
       (.I0(\intr_data[3]_i_2_n_0 ),
        .I1(\intr_data[3]_i_3_n_0 ),
        .I2(\intr_data[3]_i_4_n_0 ),
        .I3(\intr_data[3]_i_5_n_0 ),
        .I4(\intr_data[3]_i_6_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .O(\intr_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .O(\intr_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_4 
       (.I0(rx_dec_data[46]),
        .I1(rx_dec_data[47]),
        .I2(rx_dec_data[44]),
        .I3(rx_dec_data[45]),
        .I4(rx_dec_data[49]),
        .I5(rx_dec_data[48]),
        .O(\intr_data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .I4(rx_dec_data[43]),
        .I5(rx_dec_data[42]),
        .O(\intr_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_6 
       (.I0(\intr_data[3]_i_7_n_0 ),
        .I1(\intr_data[3]_i_8_n_0 ),
        .I2(\intr_data[3]_i_9_n_0 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I4(CO),
        .I5(rx_ch0_valid),
        .O(\intr_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [16]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [17]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [14]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [15]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .O(\intr_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_8 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .O(\intr_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [10]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [11]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [9]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [13]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [12]),
        .O(\intr_data[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__0_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .O(\intr_data_reg[3] [3]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__0_i_2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .O(\intr_data_reg[3] [2]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__0_i_3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [17]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [16]),
        .O(\intr_data_reg[3] [1]));
  LUT3 #(
    .INIT(8'h04)) 
    rx_intr_data1_carry__0_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [14]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [15]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [13]),
        .O(\intr_data_reg[3] [0]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__1_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .O(\intr_data_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__1_i_2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .O(\intr_data_reg[3]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__1_i_3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .O(\intr_data_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__1_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .O(\intr_data_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__2_i_1
       (.I0(rx_dec_data[48]),
        .I1(rx_dec_data[47]),
        .I2(rx_dec_data[46]),
        .O(\intr_data_reg[3]_1 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__2_i_2
       (.I0(rx_dec_data[45]),
        .I1(rx_dec_data[44]),
        .I2(rx_dec_data[43]),
        .O(\intr_data_reg[3]_1 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__2_i_3
       (.I0(rx_dec_data[42]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .O(\intr_data_reg[3]_1 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry__2_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .O(\intr_data_reg[3]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    rx_intr_data1_carry__3_i_1
       (.I0(rx_dec_data[49]),
        .O(\intr_data_reg[3]_2 ));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [11]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [10]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h01)) 
    rx_intr_data1_carry_i_2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [9]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    rx_intr_data1_carry_i_3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h40)) 
    rx_intr_data1_carry_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \slot_select[1]_i_3 
       (.I0(Q[1]),
        .I1(tx_phy_ready),
        .I2(empty_fwft_i_reg_0),
        .O(\slot_select_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \slot_select[3]_i_1 
       (.I0(\slot_select[3]_i_2_n_0 ),
        .I1(\slot_count_reg[2] ),
        .I2(out),
        .I3(tx_phy_ready),
        .I4(Q[2]),
        .I5(send_ch0),
        .O(next_int_ch3_ready));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hEEFFE0FF)) 
    \slot_select[3]_i_2 
       (.I0(Q[0]),
        .I1(empty_fwft_i_reg),
        .I2(empty_fwft_i_reg_0),
        .I3(tx_phy_ready),
        .I4(Q[1]),
        .O(\slot_select[3]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_ecc_dec" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_ecc_dec
   (ch0_valid0,
    data_out,
    ch2_valid0,
    ch1_valid0,
    ecc_error,
    rx_phy_ready,
    axi_c2c_aurora_rx_tdata,
    axi_c2c_phy_clk,
    rx_user_reset,
    axi_c2c_aurora_rx_tvalid);
  output ch0_valid0;
  output [52:0]data_out;
  output ch2_valid0;
  output ch1_valid0;
  output ecc_error;
  input rx_phy_ready;
  input [63:0]axi_c2c_aurora_rx_tdata;
  input axi_c2c_phy_clk;
  input rx_user_reset;
  input axi_c2c_aurora_rx_tvalid;

  wire [63:0]axi_c2c_aurora_rx_tdata;
  wire axi_c2c_aurora_rx_tvalid;
  wire axi_c2c_phy_clk;
  wire ch0_valid0;
  wire ch1_valid0;
  wire ch2_valid0;
  wire \data_in_flop_reg_n_0_[0] ;
  wire \data_in_flop_reg_n_0_[56] ;
  wire \data_in_flop_reg_n_0_[62] ;
  wire \data_in_flop_reg_n_0_[63] ;
  wire data_in_valid_flop;
  wire [52:0]data_out;
  wire \data_out[32]_i_2_n_0 ;
  wire \data_out[40]_i_2_n_0 ;
  wire \data_out[48]_i_2_n_0 ;
  wire \data_out[50]_i_2_n_0 ;
  wire \data_out[52]_i_2_n_0 ;
  wire \data_out[54]_i_2_n_0 ;
  wire \data_out[55]_i_10_n_0 ;
  wire \data_out[55]_i_11_n_0 ;
  wire \data_out[55]_i_12_n_0 ;
  wire \data_out[55]_i_13_n_0 ;
  wire \data_out[55]_i_14_n_0 ;
  wire \data_out[55]_i_15_n_0 ;
  wire \data_out[55]_i_16_n_0 ;
  wire \data_out[55]_i_18_n_0 ;
  wire \data_out[55]_i_19_n_0 ;
  wire \data_out[55]_i_20_n_0 ;
  wire \data_out[55]_i_21_n_0 ;
  wire \data_out[55]_i_22_n_0 ;
  wire \data_out[55]_i_23_n_0 ;
  wire \data_out[55]_i_24_n_0 ;
  wire \data_out[55]_i_25_n_0 ;
  wire \data_out[55]_i_26_n_0 ;
  wire \data_out[55]_i_27_n_0 ;
  wire \data_out[55]_i_28_n_0 ;
  wire \data_out[55]_i_29_n_0 ;
  wire \data_out[55]_i_30_n_0 ;
  wire \data_out[55]_i_31_n_0 ;
  wire \data_out[55]_i_32_n_0 ;
  wire \data_out[55]_i_33_n_0 ;
  wire \data_out[55]_i_34_n_0 ;
  wire \data_out[55]_i_35_n_0 ;
  wire \data_out[55]_i_36_n_0 ;
  wire \data_out[55]_i_37_n_0 ;
  wire \data_out[55]_i_38_n_0 ;
  wire \data_out[55]_i_39_n_0 ;
  wire \data_out[55]_i_3_n_0 ;
  wire \data_out[55]_i_40_n_0 ;
  wire \data_out[55]_i_41_n_0 ;
  wire \data_out[55]_i_42_n_0 ;
  wire \data_out[55]_i_43_n_0 ;
  wire \data_out[55]_i_44_n_0 ;
  wire \data_out[55]_i_45_n_0 ;
  wire \data_out[55]_i_46_n_0 ;
  wire \data_out[55]_i_5_n_0 ;
  wire \data_out[55]_i_6_n_0 ;
  wire \data_out[55]_i_7_n_0 ;
  wire \data_out[55]_i_8_n_0 ;
  wire \data_out[55]_i_9_n_0 ;
  wire [55:0]dec_data;
  wire ecc_error;
  wire ecc_error_i_1_n_0;
  wire \error[1]_i_1_n_0 ;
  wire \error[1]_i_2_n_0 ;
  wire \error[1]_i_4_n_0 ;
  wire \error[1]_i_5_n_0 ;
  wire \error[1]_i_6_n_0 ;
  wire \error[1]_i_7_n_0 ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in14_in;
  wire p_10_in;
  wire p_10_in10_in;
  wire p_11_in;
  wire p_11_in19_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_19_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_20_in23_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in2_in;
  wire p_30_in;
  wire p_31_in;
  wire p_35_in;
  wire p_36_in;
  wire p_37_in;
  wire p_38_in;
  wire p_3_in;
  wire p_3_in15_in;
  wire p_3_in21_in;
  wire p_3_in3_in;
  wire p_40_in;
  wire p_41_in;
  wire p_43_in;
  wire p_45_in;
  wire p_46_in;
  wire p_47_in;
  wire p_48_in;
  wire p_49_in;
  wire p_4_in;
  wire p_4_in4_in;
  wire p_5_in;
  wire p_5_in16_in;
  wire p_5_in5_in;
  wire p_6_in;
  wire p_6_in6_in;
  wire p_7_in;
  wire p_7_in17_in;
  wire p_7_in22_in;
  wire p_7_in25_in;
  wire p_7_in7_in;
  wire p_8_in;
  wire p_8_in8_in;
  wire p_9_in;
  wire p_9_in18_in;
  wire p_9_in9_in;
  wire [5:0]rx_ecc_dec_data;
  wire rx_ecc_dec_data_valid;
  wire rx_phy_ready;
  wire rx_user_reset;
  wire [7:0]syndrome__6;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ch0_valid_i_1
       (.I0(rx_ecc_dec_data[1]),
        .I1(rx_ecc_dec_data[0]),
        .I2(rx_ecc_dec_data_valid),
        .I3(rx_phy_ready),
        .I4(rx_ecc_dec_data[5]),
        .O(ch0_valid0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ch1_valid_i_1
       (.I0(rx_ecc_dec_data[0]),
        .I1(rx_ecc_dec_data[1]),
        .I2(rx_ecc_dec_data_valid),
        .I3(rx_phy_ready),
        .I4(rx_ecc_dec_data[5]),
        .O(ch1_valid0));
  LUT5 #(
    .INIT(32'h20000000)) 
    ch2_valid_i_1
       (.I0(rx_ecc_dec_data[1]),
        .I1(rx_ecc_dec_data[0]),
        .I2(rx_ecc_dec_data_valid),
        .I3(rx_phy_ready),
        .I4(rx_ecc_dec_data[5]),
        .O(ch2_valid0));
  FDRE \data_in_flop_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[0]),
        .Q(\data_in_flop_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_in_flop_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[10]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[11]),
        .Q(p_6_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[12]),
        .Q(p_7_in17_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[13]),
        .Q(p_7_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[14]),
        .Q(p_7_in22_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[15]),
        .Q(p_8_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[16]),
        .Q(p_9_in18_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[17]),
        .Q(p_9_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[18]),
        .Q(p_7_in25_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[19]),
        .Q(p_10_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[20]),
        .Q(p_11_in19_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[21]),
        .Q(p_19_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[22]),
        .Q(p_20_in23_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[23]),
        .Q(p_1_in1_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[24]),
        .Q(p_23_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[25]),
        .Q(p_2_in2_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[26]),
        .Q(p_3_in3_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[27]),
        .Q(p_24_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[28]),
        .Q(p_4_in4_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[29]),
        .Q(p_35_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[2]),
        .Q(p_0_in14_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[30]),
        .Q(p_5_in5_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[31]),
        .Q(p_25_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[32]),
        .Q(p_6_in6_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[33]),
        .Q(p_40_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[34]),
        .Q(p_7_in7_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[35]),
        .Q(p_26_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[36]),
        .Q(p_8_in8_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[37]),
        .Q(p_36_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[38]),
        .Q(p_9_in9_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[39]),
        .Q(p_27_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[3]),
        .Q(p_0_in0_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[40]),
        .Q(p_10_in10_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[41]),
        .Q(p_43_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[42]),
        .Q(p_11_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[43] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[43]),
        .Q(p_28_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[44] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[44]),
        .Q(p_12_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[45] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[45]),
        .Q(p_37_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[46] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[46]),
        .Q(p_13_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[47] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[47]),
        .Q(p_29_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[48] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[48]),
        .Q(p_14_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[49] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[49]),
        .Q(p_41_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[4]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[50] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[50]),
        .Q(p_15_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[51] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[51]),
        .Q(p_30_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[52] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[52]),
        .Q(p_16_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[53] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[53]),
        .Q(p_38_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[54] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[54]),
        .Q(p_17_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[55] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[55]),
        .Q(p_31_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[56] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[56]),
        .Q(\data_in_flop_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_in_flop_reg[57] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[57]),
        .Q(p_49_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[58] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[58]),
        .Q(p_48_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[59] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[59]),
        .Q(p_47_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[5]),
        .Q(p_3_in15_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[60] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[60]),
        .Q(p_46_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[61] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[61]),
        .Q(p_45_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[62] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[62]),
        .Q(\data_in_flop_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_in_flop_reg[63] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[63]),
        .Q(\data_in_flop_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_in_flop_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[6]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[7]),
        .Q(p_3_in21_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[8]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \data_in_flop_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tdata[9]),
        .Q(p_5_in16_in),
        .R(1'b0));
  FDRE data_in_valid_flop_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_aurora_rx_tvalid),
        .Q(data_in_valid_flop),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000400)) 
    \data_out[0]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[52]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(\data_in_flop_reg_n_0_[0] ),
        .O(dec_data[0]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[10]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_5_in),
        .O(dec_data[10]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000400)) 
    \data_out[11]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_6_in),
        .O(dec_data[11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[12]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_7_in17_in),
        .O(dec_data[12]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[13]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_7_in),
        .O(dec_data[13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[14]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_7_in22_in),
        .O(dec_data[14]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[15]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_8_in),
        .O(dec_data[15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[16]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_9_in18_in),
        .O(dec_data[16]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[17]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_9_in),
        .O(dec_data[17]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000100)) 
    \data_out[18]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_7_in25_in),
        .O(dec_data[18]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000400)) 
    \data_out[19]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_10_in),
        .O(dec_data[19]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000400)) 
    \data_out[1]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[54]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_1_in),
        .O(dec_data[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[20]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_11_in19_in),
        .O(dec_data[20]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[21]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_19_in),
        .O(dec_data[21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[22]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_20_in23_in),
        .O(dec_data[22]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[23]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_1_in1_in),
        .O(dec_data[23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[24]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_23_in),
        .O(dec_data[24]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[25]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_2_in2_in),
        .O(dec_data[25]));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000040)) 
    \data_out[26]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[50]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_3_in3_in),
        .O(dec_data[26]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \data_out[27]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[52]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_24_in),
        .O(dec_data[27]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \data_out[28]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[52]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_4_in4_in),
        .O(dec_data[28]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \data_out[29]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[54]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_35_in),
        .O(dec_data[29]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000100)) 
    \data_out[2]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_6_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_0_in14_in),
        .O(dec_data[2]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \data_out[30]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[54]_i_2_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_5_in5_in),
        .O(dec_data[30]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \data_out[31]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_6_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_25_in),
        .O(dec_data[31]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \data_out[32]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_6_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_6_in6_in),
        .O(dec_data[32]));
  LUT6 #(
    .INIT(64'hEBBEBEEBBEEBEBBE)) 
    \data_out[32]_i_2 
       (.I0(syndrome__6[3]),
        .I1(\data_out[55]_i_18_n_0 ),
        .I2(\data_out[55]_i_19_n_0 ),
        .I3(\data_out[55]_i_20_n_0 ),
        .I4(\data_out[55]_i_15_n_0 ),
        .I5(\data_out[55]_i_21_n_0 ),
        .O(\data_out[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \data_out[33]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_40_in),
        .O(dec_data[33]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \data_out[34]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_7_in7_in),
        .O(dec_data[34]));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[35]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_26_in),
        .O(dec_data[35]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[36]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_8_in8_in),
        .O(dec_data[36]));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[37]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_36_in),
        .O(dec_data[37]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[38]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_9_in9_in),
        .O(dec_data[38]));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[39]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_27_in),
        .O(dec_data[39]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000400)) 
    \data_out[3]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_6_n_0 ),
        .I4(\data_out[32]_i_2_n_0 ),
        .I5(p_0_in0_in),
        .O(dec_data[3]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[40]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_10_in10_in),
        .O(dec_data[40]));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \data_out[40]_i_2 
       (.I0(syndrome__6[3]),
        .I1(\data_out[55]_i_18_n_0 ),
        .I2(\data_out[55]_i_19_n_0 ),
        .I3(\data_out[55]_i_20_n_0 ),
        .I4(\data_out[55]_i_15_n_0 ),
        .I5(\data_out[55]_i_21_n_0 ),
        .O(\data_out[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \data_out[41]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_43_in),
        .O(dec_data[41]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \data_out[42]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_11_in),
        .O(dec_data[42]));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[43]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_28_in),
        .O(dec_data[43]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[44]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_12_in),
        .O(dec_data[44]));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[45]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_37_in),
        .O(dec_data[45]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[46]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_13_in),
        .O(dec_data[46]));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[47]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_29_in),
        .O(dec_data[47]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[48]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[48]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_14_in),
        .O(dec_data[48]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \data_out[48]_i_2 
       (.I0(\data_out[55]_i_18_n_0 ),
        .I1(\data_out[55]_i_19_n_0 ),
        .I2(\data_out[55]_i_20_n_0 ),
        .I3(\data_out[55]_i_15_n_0 ),
        .I4(\data_out[55]_i_21_n_0 ),
        .I5(syndrome__6[3]),
        .O(\data_out[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00001000)) 
    \data_out[49]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_41_in),
        .O(dec_data[49]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000400)) 
    \data_out[4]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_2_in),
        .O(dec_data[4]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \data_out[50]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[50]_i_2_n_0 ),
        .I5(p_15_in),
        .O(dec_data[50]));
  LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
    \data_out[50]_i_2 
       (.I0(\data_out[55]_i_22_n_0 ),
        .I1(\data_out[55]_i_9_n_0 ),
        .I2(\data_out[55]_i_23_n_0 ),
        .I3(\data_out[55]_i_24_n_0 ),
        .I4(\data_out[55]_i_25_n_0 ),
        .I5(\data_out[55]_i_26_n_0 ),
        .O(\data_out[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[51]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_30_in),
        .O(dec_data[51]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[52]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_16_in),
        .O(dec_data[52]));
  LUT6 #(
    .INIT(64'h0096960096000096)) 
    \data_out[52]_i_2 
       (.I0(\data_out[55]_i_22_n_0 ),
        .I1(\data_out[55]_i_9_n_0 ),
        .I2(\data_out[55]_i_23_n_0 ),
        .I3(\data_out[55]_i_24_n_0 ),
        .I4(\data_out[55]_i_25_n_0 ),
        .I5(\data_out[55]_i_26_n_0 ),
        .O(\data_out[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[53]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_38_in),
        .O(dec_data[53]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \data_out[54]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_17_in),
        .O(dec_data[54]));
  LUT6 #(
    .INIT(64'h0096960096000096)) 
    \data_out[54]_i_2 
       (.I0(\data_out[55]_i_24_n_0 ),
        .I1(\data_out[55]_i_25_n_0 ),
        .I2(\data_out[55]_i_26_n_0 ),
        .I3(\data_out[55]_i_22_n_0 ),
        .I4(\data_out[55]_i_9_n_0 ),
        .I5(\data_out[55]_i_23_n_0 ),
        .O(\data_out[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \data_out[55]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[55]_i_5_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_31_in),
        .O(dec_data[55]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_10 
       (.I0(p_47_in),
        .I1(p_46_in),
        .I2(p_0_in14_in),
        .I3(\data_in_flop_reg_n_0_[63] ),
        .I4(p_48_in),
        .I5(p_7_in17_in),
        .O(\data_out[55]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_11 
       (.I0(p_24_in),
        .I1(p_25_in),
        .I2(\data_out[55]_i_31_n_0 ),
        .I3(\data_out[55]_i_32_n_0 ),
        .I4(\data_out[55]_i_33_n_0 ),
        .I5(\data_out[55]_i_19_n_0 ),
        .O(\data_out[55]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_12 
       (.I0(\data_in_flop_reg_n_0_[62] ),
        .I1(\data_out[55]_i_27_n_0 ),
        .I2(p_1_in),
        .I3(p_45_in),
        .I4(\data_in_flop_reg_n_0_[56] ),
        .I5(p_49_in),
        .O(\data_out[55]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_13 
       (.I0(\data_out[55]_i_26_n_0 ),
        .I1(\data_out[55]_i_34_n_0 ),
        .I2(\data_out[55]_i_18_n_0 ),
        .I3(\data_out[55]_i_35_n_0 ),
        .I4(p_43_in),
        .I5(p_28_in),
        .O(\data_out[55]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_14 
       (.I0(p_45_in),
        .I1(\data_out[55]_i_36_n_0 ),
        .I2(p_27_in),
        .I3(p_14_in),
        .I4(p_29_in),
        .I5(p_26_in),
        .O(\data_out[55]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \data_out[55]_i_15 
       (.I0(p_28_in),
        .I1(p_43_in),
        .I2(\data_out[55]_i_35_n_0 ),
        .O(\data_out[55]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_16 
       (.I0(\data_out[55]_i_22_n_0 ),
        .I1(\data_out[55]_i_26_n_0 ),
        .I2(p_6_in6_in),
        .I3(p_4_in4_in),
        .I4(\data_out[55]_i_37_n_0 ),
        .I5(\data_out[55]_i_32_n_0 ),
        .O(\data_out[55]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_17 
       (.I0(\data_out[55]_i_38_n_0 ),
        .I1(\data_out[55]_i_34_n_0 ),
        .I2(\data_out[55]_i_39_n_0 ),
        .I3(\data_out[55]_i_30_n_0 ),
        .I4(\data_out[55]_i_35_n_0 ),
        .I5(\data_out[55]_i_40_n_0 ),
        .O(syndrome__6[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_18 
       (.I0(p_9_in18_in),
        .I1(p_29_in),
        .I2(p_20_in23_in),
        .I3(p_23_in),
        .I4(p_7_in22_in),
        .O(\data_out[55]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_19 
       (.I0(p_7_in25_in),
        .I1(p_11_in19_in),
        .O(\data_out[55]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_2 
       (.I0(\data_out[55]_i_7_n_0 ),
        .I1(\data_out[55]_i_8_n_0 ),
        .I2(\data_out[55]_i_9_n_0 ),
        .I3(p_2_in),
        .I4(p_10_in),
        .I5(p_1_in1_in),
        .O(syndrome__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_20 
       (.I0(p_37_in),
        .I1(p_13_in),
        .I2(p_10_in),
        .I3(p_1_in1_in),
        .I4(\data_out[55]_i_41_n_0 ),
        .O(\data_out[55]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_21 
       (.I0(p_7_in),
        .I1(p_14_in),
        .I2(p_9_in),
        .I3(p_12_in),
        .I4(p_16_in),
        .I5(\data_out[55]_i_27_n_0 ),
        .O(\data_out[55]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_22 
       (.I0(p_24_in),
        .I1(p_25_in),
        .O(\data_out[55]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_23 
       (.I0(\data_out[55]_i_42_n_0 ),
        .I1(\data_out[55]_i_43_n_0 ),
        .I2(p_26_in),
        .I3(p_3_in15_in),
        .I4(p_27_in),
        .I5(p_5_in16_in),
        .O(\data_out[55]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_24 
       (.I0(\data_out[55]_i_18_n_0 ),
        .I1(\data_out[55]_i_34_n_0 ),
        .I2(p_2_in2_in),
        .I3(\data_out[55]_i_44_n_0 ),
        .I4(\data_out[55]_i_45_n_0 ),
        .I5(\data_out[55]_i_46_n_0 ),
        .O(\data_out[55]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_25 
       (.I0(p_9_in),
        .I1(p_14_in),
        .O(\data_out[55]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_26 
       (.I0(p_37_in),
        .I1(p_13_in),
        .I2(p_36_in),
        .I3(p_9_in9_in),
        .I4(p_35_in),
        .I5(p_5_in5_in),
        .O(\data_out[55]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_27 
       (.I0(p_6_in),
        .I1(p_8_in),
        .O(\data_out[55]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_28 
       (.I0(p_15_in),
        .I1(p_17_in),
        .O(\data_out[55]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_29 
       (.I0(p_16_in),
        .I1(p_12_in),
        .I2(p_9_in),
        .I3(p_14_in),
        .I4(p_7_in),
        .O(\data_out[55]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBEEBBEBEEB)) 
    \data_out[55]_i_3 
       (.I0(\data_in_flop_reg_n_0_[62] ),
        .I1(\data_out[55]_i_10_n_0 ),
        .I2(\data_out[55]_i_9_n_0 ),
        .I3(\data_out[55]_i_11_n_0 ),
        .I4(\data_out[55]_i_12_n_0 ),
        .I5(\data_out[55]_i_13_n_0 ),
        .O(\data_out[55]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_30 
       (.I0(p_19_in),
        .I1(p_2_in2_in),
        .I2(p_8_in8_in),
        .I3(p_10_in10_in),
        .I4(p_3_in),
        .O(\data_out[55]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \data_out[55]_i_31 
       (.I0(p_1_in1_in),
        .I1(p_10_in),
        .I2(p_2_in),
        .O(\data_out[55]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_out[55]_i_32 
       (.I0(p_7_in7_in),
        .I1(p_40_in),
        .I2(p_11_in),
        .I3(p_3_in3_in),
        .O(\data_out[55]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_33 
       (.I0(p_3_in15_in),
        .I1(p_26_in),
        .O(\data_out[55]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_34 
       (.I0(p_5_in16_in),
        .I1(p_27_in),
        .I2(p_4_in),
        .I3(p_5_in),
        .I4(p_3_in21_in),
        .O(\data_out[55]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_35 
       (.I0(p_15_in),
        .I1(p_17_in),
        .I2(p_38_in),
        .I3(p_31_in),
        .I4(p_30_in),
        .I5(p_41_in),
        .O(\data_out[55]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_36 
       (.I0(p_16_in),
        .I1(p_12_in),
        .O(\data_out[55]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_37 
       (.I0(p_8_in8_in),
        .I1(p_10_in10_in),
        .O(\data_out[55]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_out[55]_i_38 
       (.I0(p_7_in7_in),
        .I1(p_40_in),
        .I2(p_11_in19_in),
        .I3(p_7_in25_in),
        .O(\data_out[55]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_39 
       (.I0(p_36_in),
        .I1(p_9_in9_in),
        .I2(p_20_in23_in),
        .I3(p_23_in),
        .I4(p_47_in),
        .I5(p_16_in),
        .O(\data_out[55]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \data_out[55]_i_4 
       (.I0(\data_out[55]_i_14_n_0 ),
        .I1(\data_out[55]_i_15_n_0 ),
        .I2(\data_out[55]_i_16_n_0 ),
        .O(syndrome__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_40 
       (.I0(p_26_in),
        .I1(p_3_in15_in),
        .I2(p_2_in),
        .I3(p_10_in),
        .I4(p_1_in1_in),
        .O(\data_out[55]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_41 
       (.I0(p_11_in),
        .I1(p_19_in),
        .I2(p_2_in2_in),
        .I3(p_7_in17_in),
        .I4(p_46_in),
        .O(\data_out[55]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_42 
       (.I0(p_28_in),
        .I1(p_23_in),
        .I2(p_0_in14_in),
        .I3(p_5_in),
        .I4(p_30_in),
        .I5(p_31_in),
        .O(\data_out[55]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[55]_i_43 
       (.I0(p_49_in),
        .I1(p_9_in18_in),
        .I2(p_29_in),
        .I3(p_11_in19_in),
        .I4(p_7_in17_in),
        .O(\data_out[55]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_out[55]_i_44 
       (.I0(p_38_in),
        .I1(p_31_in),
        .O(\data_out[55]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_out[55]_i_45 
       (.I0(p_10_in10_in),
        .I1(p_6_in6_in),
        .I2(p_17_in),
        .I3(p_8_in),
        .O(\data_out[55]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_46 
       (.I0(p_1_in),
        .I1(p_1_in1_in),
        .I2(p_25_in),
        .I3(p_0_in0_in),
        .I4(p_48_in),
        .I5(p_0_in14_in),
        .O(\data_out[55]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \data_out[55]_i_5 
       (.I0(syndrome__6[3]),
        .I1(\data_out[55]_i_18_n_0 ),
        .I2(\data_out[55]_i_19_n_0 ),
        .I3(\data_out[55]_i_20_n_0 ),
        .I4(\data_out[55]_i_15_n_0 ),
        .I5(\data_out[55]_i_21_n_0 ),
        .O(\data_out[55]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \data_out[55]_i_6 
       (.I0(\data_out[55]_i_22_n_0 ),
        .I1(\data_out[55]_i_9_n_0 ),
        .I2(\data_out[55]_i_23_n_0 ),
        .I3(\data_out[55]_i_24_n_0 ),
        .I4(\data_out[55]_i_25_n_0 ),
        .I5(\data_out[55]_i_26_n_0 ),
        .O(\data_out[55]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_7 
       (.I0(p_13_in),
        .I1(p_7_in7_in),
        .I2(\data_in_flop_reg_n_0_[56] ),
        .I3(p_1_in),
        .I4(p_9_in9_in),
        .I5(p_5_in5_in),
        .O(\data_out[55]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_8 
       (.I0(\data_out[55]_i_27_n_0 ),
        .I1(p_3_in3_in),
        .I2(p_11_in),
        .I3(\data_out[55]_i_28_n_0 ),
        .I4(p_4_in),
        .I5(p_5_in),
        .O(\data_out[55]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \data_out[55]_i_9 
       (.I0(p_4_in4_in),
        .I1(p_6_in6_in),
        .I2(\data_in_flop_reg_n_0_[0] ),
        .I3(p_0_in0_in),
        .I4(\data_out[55]_i_29_n_0 ),
        .I5(\data_out[55]_i_30_n_0 ),
        .O(\data_out[55]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[5]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_3_in15_in),
        .O(dec_data[5]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[6]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[52]_i_2_n_0 ),
        .I5(p_3_in),
        .O(dec_data[6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[7]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_3_in21_in),
        .O(dec_data[7]));
  LUT6 #(
    .INIT(64'hFBFFFFFF04000000)) 
    \data_out[8]_i_1 
       (.I0(\data_out[55]_i_3_n_0 ),
        .I1(syndrome__6[0]),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[54]_i_2_n_0 ),
        .I5(p_4_in),
        .O(dec_data[8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF01000000)) 
    \data_out[9]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[55]_i_3_n_0 ),
        .I2(syndrome__6[5]),
        .I3(\data_out[40]_i_2_n_0 ),
        .I4(\data_out[55]_i_6_n_0 ),
        .I5(p_5_in16_in),
        .O(dec_data[9]));
  FDRE \data_out_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[0]),
        .Q(rx_ecc_dec_data[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[10]),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[11]),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[12]),
        .Q(data_out[9]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[13]),
        .Q(data_out[10]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[14]),
        .Q(data_out[11]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[15]),
        .Q(data_out[12]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[16]),
        .Q(data_out[13]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[17]),
        .Q(data_out[14]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[18]),
        .Q(data_out[15]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[19]),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[1]),
        .Q(rx_ecc_dec_data[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[20]),
        .Q(data_out[17]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[21]),
        .Q(data_out[18]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[22]),
        .Q(data_out[19]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[23]),
        .Q(data_out[20]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[24]),
        .Q(data_out[21]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[25]),
        .Q(data_out[22]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[26]),
        .Q(data_out[23]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[27]),
        .Q(data_out[24]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[28]),
        .Q(data_out[25]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[29]),
        .Q(data_out[26]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[2]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[30]),
        .Q(data_out[27]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[31]),
        .Q(data_out[28]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[32]),
        .Q(data_out[29]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[33]),
        .Q(data_out[30]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[34]),
        .Q(data_out[31]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[35]),
        .Q(data_out[32]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[36]),
        .Q(data_out[33]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[37]),
        .Q(data_out[34]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[38]),
        .Q(data_out[35]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[39]),
        .Q(data_out[36]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[3]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[40]),
        .Q(data_out[37]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[41]),
        .Q(data_out[38]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[42]),
        .Q(data_out[39]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[43]),
        .Q(data_out[40]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[44]),
        .Q(data_out[41]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[45]),
        .Q(data_out[42]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[46]),
        .Q(data_out[43]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[47]),
        .Q(data_out[44]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[48]),
        .Q(data_out[45]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[49]),
        .Q(data_out[46]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[4]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[50]),
        .Q(data_out[47]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[51]),
        .Q(data_out[48]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[52]),
        .Q(data_out[49]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[53]),
        .Q(data_out[50]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[54]),
        .Q(data_out[51]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[55]),
        .Q(data_out[52]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[5]),
        .Q(rx_ecc_dec_data[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[6]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[7]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[8]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(dec_data[9]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE data_out_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(data_in_valid_flop),
        .Q(rx_ecc_dec_data_valid),
        .R(rx_user_reset));
  LUT2 #(
    .INIT(4'hE)) 
    ecc_error_i_1
       (.I0(ecc_error),
        .I1(p_0_in),
        .O(ecc_error_i_1_n_0));
  FDRE ecc_error_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(ecc_error_i_1_n_0),
        .Q(ecc_error),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'hF0FF00FE00000000)) 
    \error[1]_i_1 
       (.I0(syndrome__6[0]),
        .I1(\data_out[50]_i_2_n_0 ),
        .I2(\error[1]_i_2_n_0 ),
        .I3(syndrome__6[7]),
        .I4(\data_in_flop_reg_n_0_[62] ),
        .I5(data_in_valid_flop),
        .O(\error[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF6F6FFF6FFFFF6)) 
    \error[1]_i_2 
       (.I0(\data_out[55]_i_21_n_0 ),
        .I1(\error[1]_i_4_n_0 ),
        .I2(syndrome__6[3]),
        .I3(\data_out[55]_i_16_n_0 ),
        .I4(\data_out[55]_i_15_n_0 ),
        .I5(\data_out[55]_i_14_n_0 ),
        .O(\error[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \error[1]_i_3 
       (.I0(\data_out[55]_i_15_n_0 ),
        .I1(\error[1]_i_5_n_0 ),
        .I2(\data_out[55]_i_12_n_0 ),
        .I3(\data_out[55]_i_11_n_0 ),
        .I4(\data_out[55]_i_9_n_0 ),
        .I5(\data_out[55]_i_10_n_0 ),
        .O(syndrome__6[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \error[1]_i_4 
       (.I0(\data_out[55]_i_18_n_0 ),
        .I1(\data_out[55]_i_19_n_0 ),
        .I2(\error[1]_i_6_n_0 ),
        .I3(\data_out[55]_i_41_n_0 ),
        .I4(\error[1]_i_7_n_0 ),
        .I5(\data_out[55]_i_35_n_0 ),
        .O(\error[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \error[1]_i_5 
       (.I0(\data_out[55]_i_18_n_0 ),
        .I1(\data_out[55]_i_34_n_0 ),
        .I2(\data_out[55]_i_26_n_0 ),
        .O(\error[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \error[1]_i_6 
       (.I0(p_1_in1_in),
        .I1(p_10_in),
        .I2(p_13_in),
        .I3(p_37_in),
        .O(\error[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \error[1]_i_7 
       (.I0(p_43_in),
        .I1(p_28_in),
        .O(\error[1]_i_7_n_0 ));
  FDRE \error_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\error[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(rx_user_reset));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_ecc_enc" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_ecc_enc
   (D,
    \storage_data2_reg[63] ,
    \storage_data2_reg[63]_0 ,
    \storage_data2_reg[63]_1 ,
    \storage_data2_reg[60] ,
    \storage_data2_reg[60]_0 ,
    \storage_data2_reg[60]_1 ,
    Q);
  output [6:0]D;
  output \storage_data2_reg[63] ;
  output \storage_data2_reg[63]_0 ;
  output \storage_data2_reg[63]_1 ;
  output \storage_data2_reg[60] ;
  output \storage_data2_reg[60]_0 ;
  output \storage_data2_reg[60]_1 ;
  input [43:0]Q;

  wire [6:0]D;
  wire [43:0]Q;
  wire \i_/storage_data1[63]_i_6_n_0 ;
  wire \i_/storage_data2[56]_i_2_n_0 ;
  wire \i_/storage_data2[56]_i_3_n_0 ;
  wire \i_/storage_data2[56]_i_4_n_0 ;
  wire \i_/storage_data2[57]_i_2_n_0 ;
  wire \i_/storage_data2[57]_i_3_n_0 ;
  wire \i_/storage_data2[58]_i_2_n_0 ;
  wire \i_/storage_data2[58]_i_3_n_0 ;
  wire \i_/storage_data2[58]_i_4_n_0 ;
  wire \i_/storage_data2[59]_i_2_n_0 ;
  wire \i_/storage_data2[59]_i_3_n_0 ;
  wire \i_/storage_data2[59]_i_4_n_0 ;
  wire \i_/storage_data2[59]_i_5_n_0 ;
  wire \i_/storage_data2[61]_i_2_n_0 ;
  wire \i_/storage_data2[61]_i_3_n_0 ;
  wire \i_/storage_data2[61]_i_4_n_0 ;
  wire \storage_data2_reg[60] ;
  wire \storage_data2_reg[60]_0 ;
  wire \storage_data2_reg[60]_1 ;
  wire \storage_data2_reg[63] ;
  wire \storage_data2_reg[63]_0 ;
  wire \storage_data2_reg[63]_1 ;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data1[60]_i_2 
       (.I0(Q[18]),
        .I1(Q[41]),
        .I2(Q[12]),
        .I3(Q[16]),
        .I4(Q[22]),
        .I5(Q[14]),
        .O(\storage_data2_reg[60] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data1[60]_i_3 
       (.I0(Q[20]),
        .I1(Q[24]),
        .I2(Q[17]),
        .I3(Q[21]),
        .I4(Q[43]),
        .I5(Q[25]),
        .O(\storage_data2_reg[60]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data1[60]_i_4 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[19]),
        .I3(Q[23]),
        .I4(Q[11]),
        .I5(Q[42]),
        .O(\storage_data2_reg[60]_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data1[63]_i_3 
       (.I0(Q[29]),
        .I1(Q[14]),
        .I2(Q[27]),
        .I3(Q[12]),
        .I4(Q[7]),
        .I5(Q[2]),
        .O(\storage_data2_reg[63] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data1[63]_i_4 
       (.I0(Q[10]),
        .I1(Q[5]),
        .I2(Q[26]),
        .I3(Q[11]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\storage_data2_reg[63]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \i_/storage_data1[63]_i_5 
       (.I0(Q[32]),
        .I1(Q[17]),
        .I2(\i_/storage_data2[59]_i_4_n_0 ),
        .I3(\i_/storage_data1[63]_i_6_n_0 ),
        .O(\storage_data2_reg[63]_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/storage_data1[63]_i_6 
       (.I0(Q[41]),
        .I1(Q[24]),
        .I2(Q[39]),
        .I3(Q[33]),
        .I4(Q[18]),
        .O(\i_/storage_data1[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[56]_i_1 
       (.I0(Q[40]),
        .I1(Q[6]),
        .I2(\i_/storage_data2[56]_i_2_n_0 ),
        .I3(\i_/storage_data2[56]_i_3_n_0 ),
        .I4(\i_/storage_data2[56]_i_4_n_0 ),
        .I5(\i_/storage_data2[59]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[56]_i_2 
       (.I0(Q[30]),
        .I1(Q[11]),
        .I2(Q[19]),
        .I3(Q[28]),
        .I4(Q[42]),
        .I5(Q[34]),
        .O(\i_/storage_data2[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[56]_i_3 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[0]),
        .I3(Q[26]),
        .I4(Q[8]),
        .I5(Q[1]),
        .O(\i_/storage_data2[56]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/storage_data2[56]_i_4 
       (.I0(Q[32]),
        .I1(Q[17]),
        .I2(Q[25]),
        .I3(Q[10]),
        .I4(Q[3]),
        .O(\i_/storage_data2[56]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/storage_data2[57]_i_1 
       (.I0(\i_/storage_data2[57]_i_2_n_0 ),
        .I1(\i_/storage_data2[57]_i_3_n_0 ),
        .I2(Q[21]),
        .I3(Q[36]),
        .I4(\i_/storage_data2[58]_i_4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[57]_i_2 
       (.I0(Q[5]),
        .I1(Q[20]),
        .I2(Q[0]),
        .I3(Q[28]),
        .I4(Q[6]),
        .I5(Q[13]),
        .O(\i_/storage_data2[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[57]_i_3 
       (.I0(Q[31]),
        .I1(Q[2]),
        .I2(Q[16]),
        .I3(Q[35]),
        .I4(Q[27]),
        .I5(Q[12]),
        .O(\i_/storage_data2[57]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/storage_data2[58]_i_1 
       (.I0(\i_/storage_data2[58]_i_2_n_0 ),
        .I1(\i_/storage_data2[58]_i_3_n_0 ),
        .I2(Q[38]),
        .I3(Q[23]),
        .I4(\i_/storage_data2[58]_i_4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[58]_i_2 
       (.I0(Q[16]),
        .I1(Q[31]),
        .I2(Q[1]),
        .I3(Q[30]),
        .I4(Q[15]),
        .I5(Q[8]),
        .O(\i_/storage_data2[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[58]_i_3 
       (.I0(Q[14]),
        .I1(Q[22]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(Q[37]),
        .I5(Q[29]),
        .O(\i_/storage_data2[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[58]_i_4 
       (.I0(Q[9]),
        .I1(Q[40]),
        .I2(Q[43]),
        .I3(Q[39]),
        .I4(Q[24]),
        .I5(\i_/storage_data2[56]_i_4_n_0 ),
        .O(\i_/storage_data2[58]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[59]_i_1 
       (.I0(\i_/storage_data2[59]_i_2_n_0 ),
        .I1(\i_/storage_data2[59]_i_3_n_0 ),
        .I2(Q[25]),
        .I3(Q[10]),
        .I4(\i_/storage_data2[59]_i_4_n_0 ),
        .I5(\i_/storage_data2[59]_i_5_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[59]_i_2 
       (.I0(Q[5]),
        .I1(Q[20]),
        .I2(Q[34]),
        .I3(Q[19]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\i_/storage_data2[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[59]_i_3 
       (.I0(Q[33]),
        .I1(Q[18]),
        .I2(Q[7]),
        .I3(Q[35]),
        .I4(Q[22]),
        .I5(Q[37]),
        .O(\i_/storage_data2[59]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/storage_data2[59]_i_4 
       (.I0(Q[21]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[23]),
        .I4(Q[4]),
        .O(\i_/storage_data2[59]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \i_/storage_data2[59]_i_5 
       (.I0(Q[24]),
        .I1(Q[39]),
        .I2(Q[43]),
        .I3(Q[40]),
        .I4(Q[9]),
        .O(\i_/storage_data2[59]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \i_/storage_data2[60]_i_1 
       (.I0(\storage_data2_reg[60] ),
        .I1(\storage_data2_reg[60]_0 ),
        .I2(\storage_data2_reg[60]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[61]_i_1 
       (.I0(Q[33]),
        .I1(Q[29]),
        .I2(Q[37]),
        .I3(\i_/storage_data2[61]_i_2_n_0 ),
        .I4(\i_/storage_data2[61]_i_3_n_0 ),
        .I5(\i_/storage_data2[61]_i_4_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[61]_i_2 
       (.I0(Q[42]),
        .I1(Q[30]),
        .I2(Q[36]),
        .I3(Q[38]),
        .I4(Q[34]),
        .I5(Q[28]),
        .O(\i_/storage_data2[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \i_/storage_data2[61]_i_3 
       (.I0(Q[27]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[26]),
        .I4(Q[35]),
        .I5(Q[39]),
        .O(\i_/storage_data2[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \i_/storage_data2[61]_i_4 
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[43]),
        .O(\i_/storage_data2[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \i_/storage_data2[63]_i_2 
       (.I0(\storage_data2_reg[63] ),
        .I1(\storage_data2_reg[63]_0 ),
        .I2(\storage_data2_reg[63]_1 ),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_master" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_master
   (axi_c2c_aurora_tx_tvalid,
    Q,
    axi_c2c_multi_bit_error_out,
    axi_c2c_aurora_tx_tdata,
    axi_c2c_s2m_intr_out,
    \s_axi_rdata[31] ,
    \s_axi_bresp[1] ,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_bvalid,
    axi_c2c_m2s_intr_in,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    rx_user_reset,
    tx_phy_ready,
    rx_phy_ready_reg,
    axi_reset,
    axi_c2c_aurora_tx_tready,
    tx_phy_ctrl,
    rx_phy_ready,
    D,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    axi_c2c_aurora_rx_tdata,
    axi_c2c_aurora_rx_tvalid);
  output axi_c2c_aurora_tx_tvalid;
  output [2:0]Q;
  output axi_c2c_multi_bit_error_out;
  output [50:0]axi_c2c_aurora_tx_tdata;
  output [3:0]axi_c2c_s2m_intr_out;
  output [41:0]\s_axi_rdata[31] ;
  output [8:0]\s_axi_bresp[1] ;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_wready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  input [3:0]axi_c2c_m2s_intr_in;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input rx_user_reset;
  input tx_phy_ready;
  input rx_phy_ready_reg;
  input axi_reset;
  input axi_c2c_aurora_tx_tready;
  input [1:0]tx_phy_ctrl;
  input rx_phy_ready;
  input [3:0]D;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [63:0]axi_c2c_aurora_rx_tdata;
  input axi_c2c_aurora_rx_tvalid;

  wire \/RAM_reg_0_63_0_2_i_1_n_0 ;
  wire \/RAM_reg_128_191_0_2_i_1_n_0 ;
  wire \/RAM_reg_192_255_0_2_i_1_n_0 ;
  wire \/RAM_reg_64_127_0_2_i_1_n_0 ;
  wire [3:0]D;
  wire [18:0]DIADI;
  wire [2:0]Q;
  wire \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_10 ;
  wire \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_11 ;
  wire \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_12 ;
  wire \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_7 ;
  wire \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_8 ;
  wire \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_9 ;
  wire \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_0 ;
  wire \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_1 ;
  wire \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_6 ;
  wire \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_3 ;
  wire \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_4 ;
  wire [2:0]aw_dec_flow_control;
  wire [63:0]axi_c2c_aurora_rx_tdata;
  wire axi_c2c_aurora_rx_tvalid;
  wire [50:0]axi_c2c_aurora_tx_tdata;
  wire axi_c2c_aurora_tx_tready;
  wire axi_c2c_aurora_tx_tvalid;
  wire [3:0]axi_c2c_m2s_intr_in;
  wire axi_c2c_multi_bit_error_out;
  wire axi_c2c_phy_clk;
  wire [3:0]axi_c2c_s2m_intr_out;
  wire axi_chip2chip_ar_fifo_inst_n_1;
  wire axi_chip2chip_ar_fifo_inst_n_10;
  wire axi_chip2chip_ar_fifo_inst_n_11;
  wire axi_chip2chip_ar_fifo_inst_n_12;
  wire axi_chip2chip_ar_fifo_inst_n_13;
  wire axi_chip2chip_ar_fifo_inst_n_2;
  wire axi_chip2chip_ar_fifo_inst_n_3;
  wire axi_chip2chip_ar_fifo_inst_n_4;
  wire axi_chip2chip_ar_fifo_inst_n_5;
  wire axi_chip2chip_ar_fifo_inst_n_6;
  wire axi_chip2chip_ar_fifo_inst_n_7;
  wire axi_chip2chip_ar_fifo_inst_n_8;
  wire axi_chip2chip_ar_fifo_inst_n_9;
  wire [7:6]\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [7:6]\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out ;
  wire \axi_chip2chip_async_fifo_inst/full_int ;
  wire \axi_chip2chip_async_fifo_inst/wr_rst_busy ;
  wire axi_chip2chip_aw_fifo_inst_n_1;
  wire axi_chip2chip_aw_fifo_inst_n_10;
  wire axi_chip2chip_aw_fifo_inst_n_11;
  wire axi_chip2chip_aw_fifo_inst_n_12;
  wire axi_chip2chip_aw_fifo_inst_n_13;
  wire axi_chip2chip_aw_fifo_inst_n_14;
  wire axi_chip2chip_aw_fifo_inst_n_2;
  wire axi_chip2chip_aw_fifo_inst_n_3;
  wire axi_chip2chip_aw_fifo_inst_n_4;
  wire axi_chip2chip_aw_fifo_inst_n_5;
  wire axi_chip2chip_aw_fifo_inst_n_6;
  wire axi_chip2chip_aw_fifo_inst_n_7;
  wire axi_chip2chip_aw_fifo_inst_n_8;
  wire axi_chip2chip_aw_fifo_inst_n_9;
  wire axi_chip2chip_b_fifo_inst_n_10;
  wire axi_chip2chip_b_fifo_inst_n_11;
  wire axi_chip2chip_b_fifo_inst_n_12;
  wire axi_chip2chip_b_fifo_inst_n_13;
  wire axi_chip2chip_b_fifo_inst_n_14;
  wire axi_chip2chip_b_fifo_inst_n_15;
  wire axi_chip2chip_b_fifo_inst_n_16;
  wire axi_chip2chip_b_fifo_inst_n_17;
  wire axi_chip2chip_b_fifo_inst_n_18;
  wire axi_chip2chip_b_fifo_inst_n_19;
  wire axi_chip2chip_b_fifo_inst_n_2;
  wire axi_chip2chip_b_fifo_inst_n_20;
  wire axi_chip2chip_b_fifo_inst_n_21;
  wire axi_chip2chip_b_fifo_inst_n_22;
  wire axi_chip2chip_b_fifo_inst_n_23;
  wire axi_chip2chip_b_fifo_inst_n_24;
  wire axi_chip2chip_b_fifo_inst_n_25;
  wire axi_chip2chip_b_fifo_inst_n_26;
  wire axi_chip2chip_b_fifo_inst_n_27;
  wire axi_chip2chip_b_fifo_inst_n_28;
  wire axi_chip2chip_b_fifo_inst_n_29;
  wire axi_chip2chip_b_fifo_inst_n_3;
  wire axi_chip2chip_b_fifo_inst_n_30;
  wire axi_chip2chip_b_fifo_inst_n_31;
  wire axi_chip2chip_b_fifo_inst_n_32;
  wire axi_chip2chip_b_fifo_inst_n_33;
  wire axi_chip2chip_b_fifo_inst_n_34;
  wire axi_chip2chip_b_fifo_inst_n_35;
  wire axi_chip2chip_b_fifo_inst_n_36;
  wire axi_chip2chip_b_fifo_inst_n_37;
  wire axi_chip2chip_b_fifo_inst_n_38;
  wire axi_chip2chip_b_fifo_inst_n_39;
  wire axi_chip2chip_b_fifo_inst_n_4;
  wire axi_chip2chip_b_fifo_inst_n_40;
  wire axi_chip2chip_b_fifo_inst_n_41;
  wire axi_chip2chip_b_fifo_inst_n_42;
  wire axi_chip2chip_b_fifo_inst_n_5;
  wire axi_chip2chip_ch0_ctrl_inst_n_8;
  wire axi_chip2chip_decoder_inst_n_49;
  wire axi_chip2chip_decoder_inst_n_50;
  wire axi_chip2chip_decoder_inst_n_51;
  wire axi_chip2chip_decoder_inst_n_52;
  wire axi_chip2chip_decoder_inst_n_53;
  wire axi_chip2chip_decoder_inst_n_54;
  wire axi_chip2chip_decoder_inst_n_55;
  wire axi_chip2chip_decoder_inst_n_56;
  wire axi_chip2chip_decoder_inst_n_57;
  wire axi_chip2chip_decoder_inst_n_58;
  wire axi_chip2chip_decoder_inst_n_59;
  wire axi_chip2chip_decoder_inst_n_6;
  wire axi_chip2chip_decoder_inst_n_60;
  wire axi_chip2chip_decoder_inst_n_61;
  wire axi_chip2chip_decoder_inst_n_62;
  wire axi_chip2chip_decoder_inst_n_63;
  wire axi_chip2chip_decoder_inst_n_64;
  wire axi_chip2chip_decoder_inst_n_65;
  wire axi_chip2chip_tdm_inst_n_4;
  wire axi_chip2chip_tdm_inst_n_5;
  wire axi_chip2chip_tdm_inst_n_7;
  wire axi_chip2chip_tdm_inst_n_8;
  wire \axi_chip2chip_unpacker_inst/p_0_in1_in ;
  wire \axi_chip2chip_unpacker_inst/p_0_in1_in_0 ;
  wire axi_reset;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [1:0]br_flow_control;
  wire ch0_valid0;
  wire ch1_valid0;
  wire ch2_valid0;
  wire [63:56]ecc_enc_out;
  wire fifo_empty;
  wire fifo_empty_1;
  wire fifo_empty_2;
  wire load_s1_from_s2;
  wire next_int_ch1_ready;
  wire next_int_ch2_ready;
  wire next_int_ch3_ready;
  wire [8:0]p_0_out;
  wire rd_ch_data_valid;
  wire [53:0]reg_slice_user_data;
  wire reg_slice_user_data_ready;
  wire reg_slice_user_data_valid;
  wire [41:0]rx_dec_data;
  wire [55:2]rx_ecc_dec_data;
  wire rx_ecc_dec_error;
  wire rx_ecc_dec_error_flop;
  wire rx_intr_data;
  wire rx_intr_data17_in;
  wire rx_phy_ready;
  wire rx_phy_ready_reg;
  wire rx_user_reset;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire send_ch0;
  wire slave_ecc_error;
  wire [0:0]slot_count;
  wire [3:1]slot_select;
  wire [53:0]tdm_data_out;
  wire tdm_user_data_ready;
  wire tdm_user_data_valid;
  wire [20:0]tx_ch0_tdm_data;
  wire tx_ch0_valid;
  wire [1:0]tx_phy_ctrl;
  wire tx_phy_ready;
  wire [37:0]wd_ch_data;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \/RAM_reg_0_63_0_2_i_1 
       (.I0(\axi_chip2chip_async_fifo_inst/full_int ),
        .I1(axi_chip2chip_b_fifo_inst_n_2),
        .I2(br_ch_data_valid),
        .I3(\axi_chip2chip_async_fifo_inst/wr_rst_busy ),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [6]),
        .I5(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [7]),
        .O(\/RAM_reg_0_63_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \/RAM_reg_128_191_0_2_i_1 
       (.I0(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [6]),
        .I1(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [7]),
        .I2(\axi_chip2chip_async_fifo_inst/wr_rst_busy ),
        .I3(br_ch_data_valid),
        .I4(axi_chip2chip_b_fifo_inst_n_2),
        .I5(\axi_chip2chip_async_fifo_inst/full_int ),
        .O(\/RAM_reg_128_191_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \/RAM_reg_192_255_0_2_i_1 
       (.I0(\axi_chip2chip_async_fifo_inst/full_int ),
        .I1(axi_chip2chip_b_fifo_inst_n_2),
        .I2(br_ch_data_valid),
        .I3(\axi_chip2chip_async_fifo_inst/wr_rst_busy ),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [6]),
        .I5(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [7]),
        .O(\/RAM_reg_192_255_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \/RAM_reg_64_127_0_2_i_1 
       (.I0(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [7]),
        .I1(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out [6]),
        .I2(\axi_chip2chip_async_fifo_inst/wr_rst_busy ),
        .I3(br_ch_data_valid),
        .I4(axi_chip2chip_b_fifo_inst_n_2),
        .I5(\axi_chip2chip_async_fifo_inst/full_int ),
        .O(\/RAM_reg_64_127_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[0]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_16),
        .I1(axi_chip2chip_b_fifo_inst_n_13),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_10),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_3),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[1]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_17),
        .I1(axi_chip2chip_b_fifo_inst_n_14),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_11),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_4),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[2]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_18),
        .I1(axi_chip2chip_b_fifo_inst_n_15),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_12),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_5),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[3]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_28),
        .I1(axi_chip2chip_b_fifo_inst_n_25),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_22),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_19),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[4]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_29),
        .I1(axi_chip2chip_b_fifo_inst_n_26),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_23),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_20),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[5]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_30),
        .I1(axi_chip2chip_b_fifo_inst_n_27),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_24),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_21),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[6]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_40),
        .I1(axi_chip2chip_b_fifo_inst_n_37),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_34),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_31),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[7]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_41),
        .I1(axi_chip2chip_b_fifo_inst_n_38),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_35),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_32),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \/gpr1.dout_i[8]_i_1 
       (.I0(axi_chip2chip_b_fifo_inst_n_42),
        .I1(axi_chip2chip_b_fifo_inst_n_39),
        .I2(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [7]),
        .I3(axi_chip2chip_b_fifo_inst_n_36),
        .I4(\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out [6]),
        .I5(axi_chip2chip_b_fifo_inst_n_33),
        .O(p_0_out[8]));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell \aurora_ecc_io_stage.axi_chip2chip_sync_cell_master_ecc_err_inst 
       (.axi_c2c_multi_bit_error_out(axi_c2c_multi_bit_error_out),
        .in0(rx_ecc_dec_error_flop),
        .out(slave_ecc_error),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_ecc_dec \aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst 
       (.axi_c2c_aurora_rx_tdata(axi_c2c_aurora_rx_tdata),
        .axi_c2c_aurora_rx_tvalid(axi_c2c_aurora_rx_tvalid),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .ch0_valid0(ch0_valid0),
        .ch1_valid0(ch1_valid0),
        .ch2_valid0(ch2_valid0),
        .data_out({rx_ecc_dec_data[55:6],rx_ecc_dec_data[4:2]}),
        .ecc_error(rx_ecc_dec_error),
        .rx_phy_ready(rx_phy_ready),
        .rx_user_reset(rx_user_reset));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_ecc_enc \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst 
       (.D({ecc_enc_out[63],ecc_enc_out[61:56]}),
        .Q({reg_slice_user_data[53],reg_slice_user_data[42:0]}),
        .\storage_data2_reg[60] (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_10 ),
        .\storage_data2_reg[60]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_11 ),
        .\storage_data2_reg[60]_1 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_12 ),
        .\storage_data2_reg[63] (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_7 ),
        .\storage_data2_reg[63]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_8 ),
        .\storage_data2_reg[63]_1 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_9 ));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice \aurora_ecc_io_stage.ecc_in_reg_slice_inst 
       (.D({\aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_0 ,\aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_1 }),
        .E(\axi_chip2chip_unpacker_inst/p_0_in1_in_0 ),
        .Q({\aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_3 ,\aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_4 }),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .empty_fwft_i_reg(fifo_empty),
        .\mux_by_4.data_count_reg[0] (\axi_chip2chip_unpacker_inst/p_0_in1_in ),
        .out(fifo_empty_1),
        .out0(load_s1_from_s2),
        .reg_slice_user_data_ready(reg_slice_user_data_ready),
        .rx_user_reset(rx_user_reset),
        .send_ch0(send_ch0),
        .\slot_count_reg[0] (\aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_6 ),
        .\slot_count_reg[0]_0 (slot_count),
        .slot_select(slot_select[2:1]),
        .\state_reg[0]_0 (reg_slice_user_data_valid),
        .\storage_data1_reg[10]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_8 ),
        .\storage_data1_reg[15]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_12 ),
        .\storage_data1_reg[18]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_10 ),
        .\storage_data1_reg[20]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_11 ),
        .\storage_data1_reg[29]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_7 ),
        .\storage_data1_reg[32]_0 (\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_9 ),
        .\storage_data2_reg[55] ({reg_slice_user_data[53],reg_slice_user_data[42:0]}),
        .\tdm_data_out_reg[53] ({tdm_data_out[53],tdm_data_out[42:0]}),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tdm_user_data_valid(tdm_user_data_valid),
        .tx_phy_ready(tx_phy_ready));
  FDRE \aurora_ecc_io_stage.rx_ecc_dec_error_flop_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rx_ecc_dec_error),
        .Q(rx_ecc_dec_error_flop),
        .R(rx_user_reset));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0 \aurora_ecc_io_stage.tdm_out_reg_slice_inst 
       (.D({ecc_enc_out[63],ecc_enc_out[61:56],reg_slice_user_data[53],reg_slice_user_data[42:0]}),
        .Q({\aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_3 ,\aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_4 }),
        .axi_c2c_aurora_tx_tdata(axi_c2c_aurora_tx_tdata),
        .axi_c2c_aurora_tx_tready(axi_c2c_aurora_tx_tready),
        .axi_c2c_aurora_tx_tvalid(axi_c2c_aurora_tx_tvalid),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out0(load_s1_from_s2),
        .reg_slice_user_data_ready(reg_slice_user_data_ready),
        .rx_user_reset(rx_user_reset),
        .\state_reg[0]_0 (reg_slice_user_data_valid),
        .\storage_data2_reg[63]_0 ({\aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_0 ,\aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_1 }));
  FDPE aw_fifo_reset_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rx_phy_ready_reg),
        .PRE(axi_reset),
        .Q(br_fifo_reset));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo axi_chip2chip_ar_fifo_inst
       (.E(\axi_chip2chip_unpacker_inst/p_0_in1_in ),
        .Q(aw_dec_flow_control[1]),
        .\auto_neg_intr_gen.send_ch0_reg (axi_chip2chip_ch0_ctrl_inst_n_8),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .empty_fwft_i_reg(axi_chip2chip_aw_fifo_inst_n_14),
        .next_int_ch2_ready(next_int_ch2_ready),
        .out(fifo_empty),
        .rx_user_reset(rx_user_reset),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(axi_chip2chip_tdm_inst_n_5),
        .slot_select(slot_select[2]),
        .\tdm_data_out_reg[10] (axi_chip2chip_ar_fifo_inst_n_8),
        .\tdm_data_out_reg[11] (axi_chip2chip_ar_fifo_inst_n_7),
        .\tdm_data_out_reg[12] (axi_chip2chip_ar_fifo_inst_n_6),
        .\tdm_data_out_reg[13] (axi_chip2chip_ar_fifo_inst_n_5),
        .\tdm_data_out_reg[14] (axi_chip2chip_ar_fifo_inst_n_4),
        .\tdm_data_out_reg[15] (axi_chip2chip_ar_fifo_inst_n_3),
        .\tdm_data_out_reg[16] (axi_chip2chip_ar_fifo_inst_n_2),
        .\tdm_data_out_reg[17] (axi_chip2chip_ar_fifo_inst_n_1),
        .\tdm_data_out_reg[5] (axi_chip2chip_ar_fifo_inst_n_13),
        .\tdm_data_out_reg[6] (axi_chip2chip_ar_fifo_inst_n_12),
        .\tdm_data_out_reg[7] (axi_chip2chip_ar_fifo_inst_n_11),
        .\tdm_data_out_reg[8] (axi_chip2chip_ar_fifo_inst_n_10),
        .\tdm_data_out_reg[9] (axi_chip2chip_ar_fifo_inst_n_9),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo_0 axi_chip2chip_aw_fifo_inst
       (.D({axi_chip2chip_aw_fifo_inst_n_8,axi_chip2chip_aw_fifo_inst_n_9}),
        .DIADI(DIADI),
        .E(\axi_chip2chip_unpacker_inst/p_0_in1_in_0 ),
        .Q(wd_ch_data[5:4]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[0] (aw_dec_flow_control[0]),
        .out(fifo_empty_1),
        .rx_user_reset(rx_user_reset),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .slot_select({slot_select[3],slot_select[1]}),
        .\slot_select_reg[1] (axi_chip2chip_aw_fifo_inst_n_14),
        .\slot_select_reg[2] (axi_chip2chip_ar_fifo_inst_n_8),
        .\slot_select_reg[2]_0 (axi_chip2chip_ar_fifo_inst_n_9),
        .\tdm_data_out_reg[11] (axi_chip2chip_aw_fifo_inst_n_7),
        .\tdm_data_out_reg[12] (axi_chip2chip_aw_fifo_inst_n_6),
        .\tdm_data_out_reg[13] (axi_chip2chip_aw_fifo_inst_n_5),
        .\tdm_data_out_reg[14] (axi_chip2chip_aw_fifo_inst_n_4),
        .\tdm_data_out_reg[15] (axi_chip2chip_aw_fifo_inst_n_3),
        .\tdm_data_out_reg[16] (axi_chip2chip_aw_fifo_inst_n_2),
        .\tdm_data_out_reg[17] (axi_chip2chip_aw_fifo_inst_n_1),
        .\tdm_data_out_reg[5] (axi_chip2chip_aw_fifo_inst_n_13),
        .\tdm_data_out_reg[6] (axi_chip2chip_aw_fifo_inst_n_12),
        .\tdm_data_out_reg[7] (axi_chip2chip_aw_fifo_inst_n_11),
        .\tdm_data_out_reg[8] (axi_chip2chip_aw_fifo_inst_n_10),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_b_fifo axi_chip2chip_b_fifo_inst
       (.D(br_flow_control[1]),
        .Q(rx_dec_data[8:0]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_d1_reg[7] (p_0_out),
        .\gic0.gc0.count_d1_reg[7] (\axi_chip2chip_async_fifo_inst/full_int ),
        .\gic0.gc0.count_d1_reg[7]_0 (axi_chip2chip_b_fifo_inst_n_2),
        .\gic0.gc0.count_d2_reg[6] (\/RAM_reg_128_191_0_2_i_1_n_0 ),
        .\gic0.gc0.count_d2_reg[7] (\/RAM_reg_64_127_0_2_i_1_n_0 ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out ),
        .\gpr1.dout_i_reg[0] (axi_chip2chip_b_fifo_inst_n_3),
        .\gpr1.dout_i_reg[0]_0 (axi_chip2chip_b_fifo_inst_n_10),
        .\gpr1.dout_i_reg[0]_1 (axi_chip2chip_b_fifo_inst_n_13),
        .\gpr1.dout_i_reg[0]_2 (axi_chip2chip_b_fifo_inst_n_16),
        .\gpr1.dout_i_reg[1] (axi_chip2chip_b_fifo_inst_n_4),
        .\gpr1.dout_i_reg[1]_0 (axi_chip2chip_b_fifo_inst_n_11),
        .\gpr1.dout_i_reg[1]_1 (axi_chip2chip_b_fifo_inst_n_14),
        .\gpr1.dout_i_reg[1]_2 (axi_chip2chip_b_fifo_inst_n_17),
        .\gpr1.dout_i_reg[2] (axi_chip2chip_b_fifo_inst_n_5),
        .\gpr1.dout_i_reg[2]_0 (axi_chip2chip_b_fifo_inst_n_12),
        .\gpr1.dout_i_reg[2]_1 (axi_chip2chip_b_fifo_inst_n_15),
        .\gpr1.dout_i_reg[2]_2 (axi_chip2chip_b_fifo_inst_n_18),
        .\gpr1.dout_i_reg[3] (axi_chip2chip_b_fifo_inst_n_19),
        .\gpr1.dout_i_reg[3]_0 (axi_chip2chip_b_fifo_inst_n_22),
        .\gpr1.dout_i_reg[3]_1 (axi_chip2chip_b_fifo_inst_n_25),
        .\gpr1.dout_i_reg[3]_2 (axi_chip2chip_b_fifo_inst_n_28),
        .\gpr1.dout_i_reg[4] (axi_chip2chip_b_fifo_inst_n_20),
        .\gpr1.dout_i_reg[4]_0 (axi_chip2chip_b_fifo_inst_n_23),
        .\gpr1.dout_i_reg[4]_1 (axi_chip2chip_b_fifo_inst_n_26),
        .\gpr1.dout_i_reg[4]_2 (axi_chip2chip_b_fifo_inst_n_29),
        .\gpr1.dout_i_reg[5] (axi_chip2chip_b_fifo_inst_n_21),
        .\gpr1.dout_i_reg[5]_0 (axi_chip2chip_b_fifo_inst_n_24),
        .\gpr1.dout_i_reg[5]_1 (axi_chip2chip_b_fifo_inst_n_27),
        .\gpr1.dout_i_reg[5]_2 (axi_chip2chip_b_fifo_inst_n_30),
        .\gpr1.dout_i_reg[6] (axi_chip2chip_b_fifo_inst_n_31),
        .\gpr1.dout_i_reg[6]_0 (axi_chip2chip_b_fifo_inst_n_34),
        .\gpr1.dout_i_reg[6]_1 (axi_chip2chip_b_fifo_inst_n_37),
        .\gpr1.dout_i_reg[6]_2 (axi_chip2chip_b_fifo_inst_n_40),
        .\gpr1.dout_i_reg[7] (axi_chip2chip_b_fifo_inst_n_32),
        .\gpr1.dout_i_reg[7]_0 (axi_chip2chip_b_fifo_inst_n_35),
        .\gpr1.dout_i_reg[7]_1 (axi_chip2chip_b_fifo_inst_n_38),
        .\gpr1.dout_i_reg[7]_2 (axi_chip2chip_b_fifo_inst_n_41),
        .\gpr1.dout_i_reg[8] (axi_chip2chip_b_fifo_inst_n_33),
        .\gpr1.dout_i_reg[8]_0 (axi_chip2chip_b_fifo_inst_n_36),
        .\gpr1.dout_i_reg[8]_1 (axi_chip2chip_b_fifo_inst_n_39),
        .\gpr1.dout_i_reg[8]_2 (axi_chip2chip_b_fifo_inst_n_42),
        .out(\axi_chip2chip_async_fifo_inst/wr_rst_busy ),
        .ram_full_i_reg(\/RAM_reg_0_63_0_2_i_1_n_0 ),
        .ram_full_i_reg_0(\/RAM_reg_192_255_0_2_i_1_n_0 ),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ),
        .s_axi_bvalid(s_axi_bvalid));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_ch0_ctrl axi_chip2chip_ch0_ctrl_inst
       (.CO(rx_intr_data17_in),
        .D(D),
        .E(rx_intr_data),
        .Q(tx_ch0_valid),
        .S({axi_chip2chip_decoder_inst_n_49,axi_chip2chip_decoder_inst_n_50,axi_chip2chip_decoder_inst_n_51,axi_chip2chip_decoder_inst_n_52}),
        .\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 (Q),
        .axi_c2c_m2s_intr_in(axi_c2c_m2s_intr_in),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .axi_c2c_s2m_intr_out(axi_c2c_s2m_intr_out),
        .axi_reset(axi_reset),
        .\ctrl_info_reg[1] (axi_chip2chip_decoder_inst_n_6),
        .\ctrl_info_reg[2] (aw_dec_flow_control[2]),
        .\data_out_reg[24] ({axi_chip2chip_decoder_inst_n_53,axi_chip2chip_decoder_inst_n_54,axi_chip2chip_decoder_inst_n_55,axi_chip2chip_decoder_inst_n_56}),
        .\data_out_reg[36] ({axi_chip2chip_decoder_inst_n_57,axi_chip2chip_decoder_inst_n_58,axi_chip2chip_decoder_inst_n_59,axi_chip2chip_decoder_inst_n_60}),
        .\data_out_reg[48] ({axi_chip2chip_decoder_inst_n_61,axi_chip2chip_decoder_inst_n_62,axi_chip2chip_decoder_inst_n_63,axi_chip2chip_decoder_inst_n_64}),
        .\data_out_reg[49] (axi_chip2chip_decoder_inst_n_65),
        .\data_out_reg[6] (rx_dec_data[6:0]),
        .empty_fwft_i_reg(axi_chip2chip_aw_fifo_inst_n_14),
        .empty_fwft_i_reg_0(fifo_empty_2),
        .next_int_ch1_ready(next_int_ch1_ready),
        .out(slave_ecc_error),
        .rx_user_reset(rx_user_reset),
        .s_aclk(s_aclk),
        .send_ch0(send_ch0),
        .\slot_count_reg[1] (axi_chip2chip_tdm_inst_n_7),
        .\slot_count_reg[2] (axi_chip2chip_tdm_inst_n_8),
        .\slot_select_reg[0] (axi_chip2chip_tdm_inst_n_4),
        .\slot_select_reg[1] (axi_chip2chip_ch0_ctrl_inst_n_8),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_ch0_tdm_data({tx_ch0_tdm_data[20],tx_ch0_tdm_data[15],tx_ch0_tdm_data[6],tx_ch0_tdm_data[3:0]}),
        .tx_phy_ctrl(tx_phy_ctrl),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_decoder axi_chip2chip_decoder_inst
       (.CO(rx_intr_data17_in),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (rx_dec_data),
        .E(rx_intr_data),
        .Q(aw_dec_flow_control),
        .S({axi_chip2chip_decoder_inst_n_49,axi_chip2chip_decoder_inst_n_50,axi_chip2chip_decoder_inst_n_51,axi_chip2chip_decoder_inst_n_52}),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .ch0_valid0(ch0_valid0),
        .ch1_valid0(ch1_valid0),
        .ch2_valid0(ch2_valid0),
        .data_out({rx_ecc_dec_data[55:6],rx_ecc_dec_data[4:2]}),
        .empty_fwft_i_reg(fifo_empty_1),
        .empty_fwft_i_reg_0(fifo_empty),
        .\intr_data_reg[3] ({axi_chip2chip_decoder_inst_n_53,axi_chip2chip_decoder_inst_n_54,axi_chip2chip_decoder_inst_n_55,axi_chip2chip_decoder_inst_n_56}),
        .\intr_data_reg[3]_0 ({axi_chip2chip_decoder_inst_n_57,axi_chip2chip_decoder_inst_n_58,axi_chip2chip_decoder_inst_n_59,axi_chip2chip_decoder_inst_n_60}),
        .\intr_data_reg[3]_1 ({axi_chip2chip_decoder_inst_n_61,axi_chip2chip_decoder_inst_n_62,axi_chip2chip_decoder_inst_n_63,axi_chip2chip_decoder_inst_n_64}),
        .\intr_data_reg[3]_2 (axi_chip2chip_decoder_inst_n_65),
        .next_int_ch3_ready(next_int_ch3_ready),
        .out(fifo_empty_2),
        .rd_ch_data_valid(rd_ch_data_valid),
        .rx_user_reset(rx_user_reset),
        .send_ch0(send_ch0),
        .\slot_count_reg[2] (axi_chip2chip_tdm_inst_n_8),
        .\slot_select_reg[1] (axi_chip2chip_decoder_inst_n_6),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo__parameterized1 axi_chip2chip_r_fifo_inst
       (.D(br_flow_control[0]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\data_out_reg[41] (rx_dec_data),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_tdm axi_chip2chip_tdm_inst
       (.D(\aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_6 ),
        .Q(tx_ch0_valid),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .empty_fwft_i_reg(fifo_empty_2),
        .empty_fwft_i_reg_0(fifo_empty),
        .\goreg_bm.dout_i_reg[37] ({wd_ch_data[37:6],wd_ch_data[3:0]}),
        .next_int_ch1_ready(next_int_ch1_ready),
        .next_int_ch2_ready(next_int_ch2_ready),
        .next_int_ch3_ready(next_int_ch3_ready),
        .out(fifo_empty_1),
        .rx_user_reset(rx_user_reset),
        .send_ch0(send_ch0),
        .\slot_count_reg[1]_0 (slot_count),
        .slot_select(slot_select),
        .\slot_select_reg[1]_0 (axi_chip2chip_tdm_inst_n_7),
        .\slot_select_reg[1]_1 (axi_chip2chip_aw_fifo_inst_n_6),
        .\slot_select_reg[1]_10 (axi_chip2chip_aw_fifo_inst_n_12),
        .\slot_select_reg[1]_11 (axi_chip2chip_aw_fifo_inst_n_13),
        .\slot_select_reg[1]_2 (axi_chip2chip_aw_fifo_inst_n_5),
        .\slot_select_reg[1]_3 (axi_chip2chip_aw_fifo_inst_n_4),
        .\slot_select_reg[1]_4 (axi_chip2chip_aw_fifo_inst_n_3),
        .\slot_select_reg[1]_5 (axi_chip2chip_aw_fifo_inst_n_2),
        .\slot_select_reg[1]_6 (axi_chip2chip_aw_fifo_inst_n_1),
        .\slot_select_reg[1]_7 (axi_chip2chip_aw_fifo_inst_n_7),
        .\slot_select_reg[1]_8 (axi_chip2chip_aw_fifo_inst_n_10),
        .\slot_select_reg[1]_9 (axi_chip2chip_aw_fifo_inst_n_11),
        .\slot_select_reg[2]_0 (axi_chip2chip_tdm_inst_n_5),
        .\slot_select_reg[2]_1 (axi_chip2chip_ar_fifo_inst_n_6),
        .\slot_select_reg[2]_10 (axi_chip2chip_ar_fifo_inst_n_12),
        .\slot_select_reg[2]_11 (axi_chip2chip_ar_fifo_inst_n_13),
        .\slot_select_reg[2]_2 (axi_chip2chip_ar_fifo_inst_n_5),
        .\slot_select_reg[2]_3 (axi_chip2chip_ar_fifo_inst_n_4),
        .\slot_select_reg[2]_4 (axi_chip2chip_ar_fifo_inst_n_3),
        .\slot_select_reg[2]_5 (axi_chip2chip_ar_fifo_inst_n_2),
        .\slot_select_reg[2]_6 (axi_chip2chip_ar_fifo_inst_n_1),
        .\slot_select_reg[2]_7 (axi_chip2chip_ar_fifo_inst_n_7),
        .\slot_select_reg[2]_8 (axi_chip2chip_ar_fifo_inst_n_10),
        .\slot_select_reg[2]_9 (axi_chip2chip_ar_fifo_inst_n_11),
        .\slot_select_reg[3]_0 (axi_chip2chip_tdm_inst_n_8),
        .\slot_select_reg[3]_1 ({axi_chip2chip_aw_fifo_inst_n_8,axi_chip2chip_aw_fifo_inst_n_9,br_flow_control}),
        .\storage_data2_reg[44] ({tdm_data_out[53],tdm_data_out[42:0]}),
        .\tdm_data_out_reg[4]_0 (axi_chip2chip_tdm_inst_n_4),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tdm_user_data_valid(tdm_user_data_valid),
        .tx_ch0_tdm_data({tx_ch0_tdm_data[20],tx_ch0_tdm_data[15],tx_ch0_tdm_data[6],tx_ch0_tdm_data[3:0]}),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_awr_fifo__parameterized0 axi_chip2chip_w_fifo_inst
       (.Q(wd_ch_data),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .out(fifo_empty_2),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_select(slot_select[3]),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_phy_if" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_phy_if
   (out,
    aurora_reset_pb,
    rx_user_reset,
    axi_reset,
    tx_phy_ready,
    rx_phy_ready,
    axi_c2c_link_error_out,
    D,
    tx_phy_ctrl,
    aw_fifo_reset_reg,
    aurora_do_cc,
    aurora_pma_init_out,
    axi_c2c_phy_clk,
    aurora_init_clk,
    s_aclk,
    aurora_pma_init_in,
    aurora_mmcm_not_locked,
    Q,
    s_aresetn,
    axi_c2c_aurora_channel_up,
    axi_c2c_aurora_rx_tvalid,
    axi_c2c_aurora_rx_tdata);
  output [1:0]out;
  output aurora_reset_pb;
  output rx_user_reset;
  output axi_reset;
  output tx_phy_ready;
  output rx_phy_ready;
  output axi_c2c_link_error_out;
  output [3:0]D;
  output [1:0]tx_phy_ctrl;
  output aw_fifo_reset_reg;
  output aurora_do_cc;
  output aurora_pma_init_out;
  input axi_c2c_phy_clk;
  input aurora_init_clk;
  input s_aclk;
  input aurora_pma_init_in;
  input aurora_mmcm_not_locked;
  input [2:0]Q;
  input s_aresetn;
  input axi_c2c_aurora_channel_up;
  input axi_c2c_aurora_rx_tvalid;
  input [44:0]axi_c2c_aurora_rx_tdata;

  wire [3:0]D;
  wire [2:0]Q;
  wire aurora_do_cc;
  wire aurora_init_clk;
  wire aurora_mmcm_not_locked;
  wire \aurora_phy.user_reset_sync_inst_n_2 ;
  wire aurora_pma_init_in;
  wire aurora_pma_init_out;
  wire aurora_reset_pb;
  wire aw_fifo_reset_reg;
  wire axi_c2c_aurora_channel_up;
  wire [44:0]axi_c2c_aurora_rx_tdata;
  wire axi_c2c_aurora_rx_tvalid;
  wire axi_c2c_link_error_out;
  wire axi_c2c_phy_clk;
  wire axi_reset;
  wire [1:0]out;
  wire rx_phy_ready;
  wire rx_user_reset;
  wire s_aclk;
  wire s_aresetn;
  wire [1:0]tx_phy_ctrl;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_aurora_standard_cc_module \aurora_phy.standard_cc_module_inst 
       (.aurora_do_cc(aurora_do_cc),
        .aurora_init_clk(aurora_init_clk),
        .aurora_pma_init_in(aurora_pma_init_in),
        .aurora_pma_init_out(aurora_pma_init_out),
        .axi_c2c_aurora_channel_up(axi_c2c_aurora_channel_up),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_reset_sync \aurora_phy.user_reset_sync_inst 
       (.D({D[3],D[1:0]}),
        .Q(Q[1:0]),
        .SS(\aurora_phy.user_reset_sync_inst_n_2 ),
        .aurora_mmcm_not_locked(aurora_mmcm_not_locked),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .calib_done_flop_reg(rx_user_reset),
        .s_aresetn(s_aresetn),
        .\sync_reset_flop_reg[0]_0 (axi_reset),
        .\tx_phy_ctrl_reg[0] (tx_phy_ctrl[0]));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_phy_init axi_chip2chip_phy_init_inst
       (.D(out),
        .Q(Q[2]),
        .SS(\aurora_phy.user_reset_sync_inst_n_2 ),
        .aurora_mmcm_not_locked(aurora_mmcm_not_locked),
        .aurora_reset_pb(aurora_reset_pb),
        .\auto_neg_intr_gen.tx_ch0_data_reg[3] (D[2]),
        .\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 (tx_phy_ctrl[0]),
        .aw_fifo_reset_reg(aw_fifo_reset_reg),
        .axi_c2c_aurora_channel_up(axi_c2c_aurora_channel_up),
        .axi_c2c_aurora_rx_tdata(axi_c2c_aurora_rx_tdata),
        .axi_c2c_aurora_rx_tvalid(axi_c2c_aurora_rx_tvalid),
        .axi_c2c_link_error_out(axi_c2c_link_error_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .rx_phy_ready(rx_phy_ready),
        .s_aclk(s_aclk),
        .s_aresetn(axi_reset),
        .sync_reset_out_reg(rx_user_reset),
        .tx_phy_ctrl(tx_phy_ctrl[1]),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_phy_init" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_phy_init
   (D,
    aurora_reset_pb,
    tx_phy_ready,
    rx_phy_ready,
    axi_c2c_link_error_out,
    \auto_neg_intr_gen.tx_ch0_data_reg[3] ,
    \auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ,
    aw_fifo_reset_reg,
    tx_phy_ctrl,
    axi_c2c_phy_clk,
    s_aresetn,
    s_aclk,
    sync_reset_out_reg,
    Q,
    axi_c2c_aurora_channel_up,
    SS,
    axi_c2c_aurora_rx_tvalid,
    axi_c2c_aurora_rx_tdata,
    aurora_mmcm_not_locked);
  output [1:0]D;
  output aurora_reset_pb;
  output tx_phy_ready;
  output rx_phy_ready;
  output axi_c2c_link_error_out;
  output [0:0]\auto_neg_intr_gen.tx_ch0_data_reg[3] ;
  output \auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ;
  output aw_fifo_reset_reg;
  output [0:0]tx_phy_ctrl;
  input axi_c2c_phy_clk;
  input s_aresetn;
  input s_aclk;
  input sync_reset_out_reg;
  input [0:0]Q;
  input axi_c2c_aurora_channel_up;
  input [0:0]SS;
  input axi_c2c_aurora_rx_tvalid;
  input [44:0]axi_c2c_aurora_rx_tdata;
  input aurora_mmcm_not_locked;

  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire aurora_mmcm_not_locked;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire aurora_rst_out_cdc_to;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire aurora_rst_out_r1;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire aurora_rst_out_r2;
  wire [0:0]\auto_neg_intr_gen.tx_ch0_data_reg[3] ;
  wire \auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ;
  wire aw_fifo_reset_reg;
  wire axi_c2c_aurora_channel_up;
  wire [44:0]axi_c2c_aurora_rx_tdata;
  wire axi_c2c_aurora_rx_tvalid;
  wire axi_c2c_link_error_out;
  wire axi_c2c_phy_clk;
  wire calib_done_dly;
  wire calib_done_flop;
  wire calib_done_flop_i_1_n_0;
  wire [12:1]next_wait_count0;
  wire next_wait_count0_carry__0_i_1_n_0;
  wire next_wait_count0_carry__0_i_2_n_0;
  wire next_wait_count0_carry__0_i_3_n_0;
  wire next_wait_count0_carry__0_i_4_n_0;
  wire next_wait_count0_carry__0_n_0;
  wire next_wait_count0_carry__0_n_1;
  wire next_wait_count0_carry__0_n_2;
  wire next_wait_count0_carry__0_n_3;
  wire next_wait_count0_carry__1_i_1_n_0;
  wire next_wait_count0_carry__1_i_2_n_0;
  wire next_wait_count0_carry__1_i_3_n_0;
  wire next_wait_count0_carry__1_i_4_n_0;
  wire next_wait_count0_carry__1_n_1;
  wire next_wait_count0_carry__1_n_2;
  wire next_wait_count0_carry__1_n_3;
  wire next_wait_count0_carry_i_1_n_0;
  wire next_wait_count0_carry_i_2_n_0;
  wire next_wait_count0_carry_i_3_n_0;
  wire next_wait_count0_carry_i_4_n_0;
  wire next_wait_count0_carry_n_0;
  wire next_wait_count0_carry_n_1;
  wire next_wait_count0_carry_n_2;
  wire next_wait_count0_carry_n_3;
  wire [5:0]p_2_in;
  wire pat0_match0;
  wire pat0_match0_carry__0_i_1_n_0;
  wire pat0_match0_carry__0_i_2_n_0;
  wire pat0_match0_carry__0_i_3_n_0;
  wire pat0_match0_carry__0_i_4_n_0;
  wire pat0_match0_carry__0_n_0;
  wire pat0_match0_carry__0_n_1;
  wire pat0_match0_carry__0_n_2;
  wire pat0_match0_carry__0_n_3;
  wire pat0_match0_carry__1_i_1_n_0;
  wire pat0_match0_carry__1_i_2_n_0;
  wire pat0_match0_carry__1_i_3_n_0;
  wire pat0_match0_carry__1_i_4_n_0;
  wire pat0_match0_carry__1_n_0;
  wire pat0_match0_carry__1_n_1;
  wire pat0_match0_carry__1_n_2;
  wire pat0_match0_carry__1_n_3;
  wire pat0_match0_carry__2_i_1_n_0;
  wire pat0_match0_carry__2_i_2_n_0;
  wire pat0_match0_carry__2_i_3_n_0;
  wire pat0_match0_carry__2_n_2;
  wire pat0_match0_carry__2_n_3;
  wire pat0_match0_carry_i_1_n_0;
  wire pat0_match0_carry_i_2_n_0;
  wire pat0_match0_carry_i_3_n_0;
  wire pat0_match0_carry_i_4_n_0;
  wire pat0_match0_carry_n_0;
  wire pat0_match0_carry_n_1;
  wire pat0_match0_carry_n_2;
  wire pat0_match0_carry_n_3;
  wire pat0_valid;
  wire pat0_valid_i_1_n_0;
  wire pat1_match0;
  wire pat1_match0_carry__0_i_1_n_0;
  wire pat1_match0_carry__0_i_2_n_0;
  wire pat1_match0_carry__0_i_3_n_0;
  wire pat1_match0_carry__0_i_4_n_0;
  wire pat1_match0_carry__0_n_0;
  wire pat1_match0_carry__0_n_1;
  wire pat1_match0_carry__0_n_2;
  wire pat1_match0_carry__0_n_3;
  wire pat1_match0_carry__1_i_1_n_0;
  wire pat1_match0_carry__1_i_2_n_0;
  wire pat1_match0_carry__1_i_3_n_0;
  wire pat1_match0_carry__1_i_4_n_0;
  wire pat1_match0_carry__1_n_0;
  wire pat1_match0_carry__1_n_1;
  wire pat1_match0_carry__1_n_2;
  wire pat1_match0_carry__1_n_3;
  wire pat1_match0_carry__2_i_1_n_0;
  wire pat1_match0_carry__2_i_2_n_0;
  wire pat1_match0_carry__2_i_3_n_0;
  wire pat1_match0_carry__2_n_2;
  wire pat1_match0_carry__2_n_3;
  wire pat1_match0_carry_i_1_n_0;
  wire pat1_match0_carry_i_2_n_0;
  wire pat1_match0_carry_i_3_n_0;
  wire pat1_match0_carry_i_4_n_0;
  wire pat1_match0_carry_n_0;
  wire pat1_match0_carry_n_1;
  wire pat1_match0_carry_n_2;
  wire pat1_match0_carry_n_3;
  wire pat1_valid;
  wire pat1_valid_i_1_n_0;
  wire [3:0]pat_count;
  wire \pat_count[0]_i_1_n_0 ;
  wire \pat_count[1]_i_1_n_0 ;
  wire \pat_count[2]_i_1_n_0 ;
  wire \pat_count[3]_i_1_n_0 ;
  wire \pat_count[3]_i_2_n_0 ;
  wire \pat_count[3]_i_3_n_0 ;
  wire phy_error_flop;
  wire phy_error_flop_i_1_n_0;
  wire rx_phy_ready;
  wire rx_phy_ready_i_1_n_0;
  wire s_aclk;
  wire s_aresetn;
  wire [5:0]state;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[5]_i_2_n_0 ;
  wire \state[5]_i_4_n_0 ;
  wire \sync_cell_master.axi_chip2chip_sync_cell_inst_n_2 ;
  wire sync_reset_out_reg;
  wire [0:0]tx_phy_ctrl;
  wire \tx_phy_ctrl[0]_i_1_n_0 ;
  wire \tx_phy_ctrl[1]_i_1_n_0 ;
  wire tx_phy_ready;
  wire tx_phy_ready_i_1_n_0;
  wire tx_phy_ready_i_2_n_0;
  wire \wait_count[0]_i_1_n_0 ;
  wire \wait_count[10]_i_1_n_0 ;
  wire \wait_count[11]_i_1_n_0 ;
  wire \wait_count[12]_i_1_n_0 ;
  wire \wait_count[1]_i_1_n_0 ;
  wire \wait_count[2]_i_1_n_0 ;
  wire \wait_count[3]_i_1_n_0 ;
  wire \wait_count[4]_i_1_n_0 ;
  wire \wait_count[5]_i_1_n_0 ;
  wire \wait_count[6]_i_1_n_0 ;
  wire \wait_count[7]_i_1_n_0 ;
  wire \wait_count[8]_i_1_n_0 ;
  wire \wait_count[9]_i_1_n_0 ;
  wire \wait_count_reg_n_0_[0] ;
  wire \wait_count_reg_n_0_[10] ;
  wire \wait_count_reg_n_0_[11] ;
  wire \wait_count_reg_n_0_[1] ;
  wire \wait_count_reg_n_0_[2] ;
  wire \wait_count_reg_n_0_[3] ;
  wire \wait_count_reg_n_0_[4] ;
  wire \wait_count_reg_n_0_[5] ;
  wire \wait_count_reg_n_0_[6] ;
  wire \wait_count_reg_n_0_[7] ;
  wire \wait_count_reg_n_0_[8] ;
  wire \wait_count_reg_n_0_[9] ;
  wire wait_done;
  wire [3:3]NLW_next_wait_count0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_pat0_match0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pat0_match0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pat0_match0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pat0_match0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pat0_match0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_pat1_match0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pat1_match0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pat1_match0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pat1_match0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pat1_match0_carry__2_O_UNCONNECTED;

  assign aurora_reset_pb = aurora_rst_out_r2;
  (* ASYNC_REG *) 
  FDPE \auro_phy_init.aurora_rst_out_cdc_to_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(s_aresetn),
        .Q(aurora_rst_out_cdc_to));
  (* ASYNC_REG *) 
  FDPE \auro_phy_init.aurora_rst_out_r1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aurora_rst_out_cdc_to),
        .PRE(s_aresetn),
        .Q(aurora_rst_out_r1));
  (* ASYNC_REG *) 
  FDPE \auro_phy_init.aurora_rst_out_r2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aurora_rst_out_r1),
        .PRE(s_aresetn),
        .Q(aurora_rst_out_r2));
  LUT3 #(
    .INIT(8'h02)) 
    \auto_neg_intr_gen.tx_ch0_data[3]_i_1 
       (.I0(Q),
        .I1(\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I2(sync_reset_out_reg),
        .O(\auto_neg_intr_gen.tx_ch0_data_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    aw_fifo_reset_i_1
       (.I0(rx_phy_ready),
        .O(aw_fifo_reset_reg));
  LUT6 #(
    .INIT(64'hFFFEFCFF00020000)) 
    calib_done_flop_i_1
       (.I0(axi_c2c_aurora_channel_up),
        .I1(state[0]),
        .I2(tx_phy_ready_i_2_n_0),
        .I3(state[5]),
        .I4(state[4]),
        .I5(calib_done_flop),
        .O(calib_done_flop_i_1_n_0));
  FDCE calib_done_flop_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(sync_reset_out_reg),
        .D(calib_done_flop_i_1_n_0),
        .Q(calib_done_flop));
  FDCE \link_error_gen.calib_done_dly_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(s_aresetn),
        .D(D[1]),
        .Q(calib_done_dly));
  FDCE \link_error_gen.link_error_flop_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(s_aresetn),
        .D(\sync_cell_master.axi_chip2chip_sync_cell_inst_n_2 ),
        .Q(axi_c2c_link_error_out));
  CARRY4 next_wait_count0_carry
       (.CI(1'b0),
        .CO({next_wait_count0_carry_n_0,next_wait_count0_carry_n_1,next_wait_count0_carry_n_2,next_wait_count0_carry_n_3}),
        .CYINIT(\wait_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_wait_count0[4:1]),
        .S({next_wait_count0_carry_i_1_n_0,next_wait_count0_carry_i_2_n_0,next_wait_count0_carry_i_3_n_0,next_wait_count0_carry_i_4_n_0}));
  CARRY4 next_wait_count0_carry__0
       (.CI(next_wait_count0_carry_n_0),
        .CO({next_wait_count0_carry__0_n_0,next_wait_count0_carry__0_n_1,next_wait_count0_carry__0_n_2,next_wait_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_wait_count0[8:5]),
        .S({next_wait_count0_carry__0_i_1_n_0,next_wait_count0_carry__0_i_2_n_0,next_wait_count0_carry__0_i_3_n_0,next_wait_count0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__0_i_1
       (.I0(\wait_count_reg_n_0_[8] ),
        .O(next_wait_count0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__0_i_2
       (.I0(\wait_count_reg_n_0_[7] ),
        .O(next_wait_count0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__0_i_3
       (.I0(\wait_count_reg_n_0_[6] ),
        .O(next_wait_count0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__0_i_4
       (.I0(\wait_count_reg_n_0_[5] ),
        .O(next_wait_count0_carry__0_i_4_n_0));
  CARRY4 next_wait_count0_carry__1
       (.CI(next_wait_count0_carry__0_n_0),
        .CO({NLW_next_wait_count0_carry__1_CO_UNCONNECTED[3],next_wait_count0_carry__1_n_1,next_wait_count0_carry__1_n_2,next_wait_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_wait_count0[12:9]),
        .S({next_wait_count0_carry__1_i_1_n_0,next_wait_count0_carry__1_i_2_n_0,next_wait_count0_carry__1_i_3_n_0,next_wait_count0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__1_i_1
       (.I0(wait_done),
        .O(next_wait_count0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__1_i_2
       (.I0(\wait_count_reg_n_0_[11] ),
        .O(next_wait_count0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__1_i_3
       (.I0(\wait_count_reg_n_0_[10] ),
        .O(next_wait_count0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry__1_i_4
       (.I0(\wait_count_reg_n_0_[9] ),
        .O(next_wait_count0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry_i_1
       (.I0(\wait_count_reg_n_0_[4] ),
        .O(next_wait_count0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry_i_2
       (.I0(\wait_count_reg_n_0_[3] ),
        .O(next_wait_count0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry_i_3
       (.I0(\wait_count_reg_n_0_[2] ),
        .O(next_wait_count0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    next_wait_count0_carry_i_4
       (.I0(\wait_count_reg_n_0_[1] ),
        .O(next_wait_count0_carry_i_4_n_0));
  CARRY4 pat0_match0_carry
       (.CI(1'b0),
        .CO({pat0_match0_carry_n_0,pat0_match0_carry_n_1,pat0_match0_carry_n_2,pat0_match0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat0_match0_carry_O_UNCONNECTED[3:0]),
        .S({pat0_match0_carry_i_1_n_0,pat0_match0_carry_i_2_n_0,pat0_match0_carry_i_3_n_0,pat0_match0_carry_i_4_n_0}));
  CARRY4 pat0_match0_carry__0
       (.CI(pat0_match0_carry_n_0),
        .CO({pat0_match0_carry__0_n_0,pat0_match0_carry__0_n_1,pat0_match0_carry__0_n_2,pat0_match0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat0_match0_carry__0_O_UNCONNECTED[3:0]),
        .S({pat0_match0_carry__0_i_1_n_0,pat0_match0_carry__0_i_2_n_0,pat0_match0_carry__0_i_3_n_0,pat0_match0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__0_i_1
       (.I0(axi_c2c_aurora_rx_tdata[25]),
        .I1(axi_c2c_aurora_rx_tdata[24]),
        .I2(axi_c2c_aurora_rx_tdata[23]),
        .O(pat0_match0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__0_i_2
       (.I0(axi_c2c_aurora_rx_tdata[22]),
        .I1(axi_c2c_aurora_rx_tdata[21]),
        .I2(axi_c2c_aurora_rx_tdata[20]),
        .O(pat0_match0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    pat0_match0_carry__0_i_3
       (.I0(axi_c2c_aurora_rx_tdata[19]),
        .I1(axi_c2c_aurora_rx_tdata[18]),
        .I2(axi_c2c_aurora_rx_tdata[17]),
        .O(pat0_match0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__0_i_4
       (.I0(axi_c2c_aurora_rx_tdata[16]),
        .I1(axi_c2c_aurora_rx_tdata[15]),
        .I2(axi_c2c_aurora_rx_tdata[14]),
        .O(pat0_match0_carry__0_i_4_n_0));
  CARRY4 pat0_match0_carry__1
       (.CI(pat0_match0_carry__0_n_0),
        .CO({pat0_match0_carry__1_n_0,pat0_match0_carry__1_n_1,pat0_match0_carry__1_n_2,pat0_match0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat0_match0_carry__1_O_UNCONNECTED[3:0]),
        .S({pat0_match0_carry__1_i_1_n_0,pat0_match0_carry__1_i_2_n_0,pat0_match0_carry__1_i_3_n_0,pat0_match0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__1_i_1
       (.I0(axi_c2c_aurora_rx_tdata[37]),
        .I1(axi_c2c_aurora_rx_tdata[36]),
        .I2(axi_c2c_aurora_rx_tdata[35]),
        .O(pat0_match0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__1_i_2
       (.I0(axi_c2c_aurora_rx_tdata[34]),
        .I1(axi_c2c_aurora_rx_tdata[33]),
        .I2(axi_c2c_aurora_rx_tdata[32]),
        .O(pat0_match0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__1_i_3
       (.I0(axi_c2c_aurora_rx_tdata[31]),
        .I1(axi_c2c_aurora_rx_tdata[30]),
        .I2(axi_c2c_aurora_rx_tdata[29]),
        .O(pat0_match0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__1_i_4
       (.I0(axi_c2c_aurora_rx_tdata[28]),
        .I1(axi_c2c_aurora_rx_tdata[27]),
        .I2(axi_c2c_aurora_rx_tdata[26]),
        .O(pat0_match0_carry__1_i_4_n_0));
  CARRY4 pat0_match0_carry__2
       (.CI(pat0_match0_carry__1_n_0),
        .CO({NLW_pat0_match0_carry__2_CO_UNCONNECTED[3],pat0_match0,pat0_match0_carry__2_n_2,pat0_match0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat0_match0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,pat0_match0_carry__2_i_1_n_0,pat0_match0_carry__2_i_2_n_0,pat0_match0_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pat0_match0_carry__2_i_1
       (.I0(axi_c2c_aurora_rx_tdata[44]),
        .O(pat0_match0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__2_i_2
       (.I0(axi_c2c_aurora_rx_tdata[43]),
        .I1(axi_c2c_aurora_rx_tdata[42]),
        .I2(axi_c2c_aurora_rx_tdata[41]),
        .O(pat0_match0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry__2_i_3
       (.I0(axi_c2c_aurora_rx_tdata[40]),
        .I1(axi_c2c_aurora_rx_tdata[39]),
        .I2(axi_c2c_aurora_rx_tdata[38]),
        .O(pat0_match0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat0_match0_carry_i_1
       (.I0(axi_c2c_aurora_rx_tdata[13]),
        .I1(axi_c2c_aurora_rx_tdata[12]),
        .I2(axi_c2c_aurora_rx_tdata[11]),
        .O(pat0_match0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    pat0_match0_carry_i_2
       (.I0(axi_c2c_aurora_rx_tdata[10]),
        .I1(axi_c2c_aurora_rx_tdata[9]),
        .I2(axi_c2c_aurora_rx_tdata[8]),
        .O(pat0_match0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    pat0_match0_carry_i_3
       (.I0(axi_c2c_aurora_rx_tdata[5]),
        .I1(axi_c2c_aurora_rx_tdata[7]),
        .I2(axi_c2c_aurora_rx_tdata[6]),
        .O(pat0_match0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    pat0_match0_carry_i_4
       (.I0(axi_c2c_aurora_rx_tdata[2]),
        .I1(axi_c2c_aurora_rx_tdata[3]),
        .I2(axi_c2c_aurora_rx_tdata[4]),
        .O(pat0_match0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    pat0_valid_i_1
       (.I0(pat0_match0),
        .I1(axi_c2c_aurora_rx_tvalid),
        .I2(axi_c2c_aurora_rx_tdata[1]),
        .I3(axi_c2c_aurora_rx_tdata[0]),
        .I4(aurora_mmcm_not_locked),
        .I5(sync_reset_out_reg),
        .O(pat0_valid_i_1_n_0));
  FDRE pat0_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(pat0_valid_i_1_n_0),
        .Q(pat0_valid),
        .R(1'b0));
  CARRY4 pat1_match0_carry
       (.CI(1'b0),
        .CO({pat1_match0_carry_n_0,pat1_match0_carry_n_1,pat1_match0_carry_n_2,pat1_match0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat1_match0_carry_O_UNCONNECTED[3:0]),
        .S({pat1_match0_carry_i_1_n_0,pat1_match0_carry_i_2_n_0,pat1_match0_carry_i_3_n_0,pat1_match0_carry_i_4_n_0}));
  CARRY4 pat1_match0_carry__0
       (.CI(pat1_match0_carry_n_0),
        .CO({pat1_match0_carry__0_n_0,pat1_match0_carry__0_n_1,pat1_match0_carry__0_n_2,pat1_match0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat1_match0_carry__0_O_UNCONNECTED[3:0]),
        .S({pat1_match0_carry__0_i_1_n_0,pat1_match0_carry__0_i_2_n_0,pat1_match0_carry__0_i_3_n_0,pat1_match0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__0_i_1
       (.I0(axi_c2c_aurora_rx_tdata[25]),
        .I1(axi_c2c_aurora_rx_tdata[24]),
        .I2(axi_c2c_aurora_rx_tdata[23]),
        .O(pat1_match0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__0_i_2
       (.I0(axi_c2c_aurora_rx_tdata[22]),
        .I1(axi_c2c_aurora_rx_tdata[21]),
        .I2(axi_c2c_aurora_rx_tdata[20]),
        .O(pat1_match0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    pat1_match0_carry__0_i_3
       (.I0(axi_c2c_aurora_rx_tdata[19]),
        .I1(axi_c2c_aurora_rx_tdata[18]),
        .I2(axi_c2c_aurora_rx_tdata[17]),
        .O(pat1_match0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__0_i_4
       (.I0(axi_c2c_aurora_rx_tdata[16]),
        .I1(axi_c2c_aurora_rx_tdata[15]),
        .I2(axi_c2c_aurora_rx_tdata[14]),
        .O(pat1_match0_carry__0_i_4_n_0));
  CARRY4 pat1_match0_carry__1
       (.CI(pat1_match0_carry__0_n_0),
        .CO({pat1_match0_carry__1_n_0,pat1_match0_carry__1_n_1,pat1_match0_carry__1_n_2,pat1_match0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat1_match0_carry__1_O_UNCONNECTED[3:0]),
        .S({pat1_match0_carry__1_i_1_n_0,pat1_match0_carry__1_i_2_n_0,pat1_match0_carry__1_i_3_n_0,pat1_match0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__1_i_1
       (.I0(axi_c2c_aurora_rx_tdata[37]),
        .I1(axi_c2c_aurora_rx_tdata[36]),
        .I2(axi_c2c_aurora_rx_tdata[35]),
        .O(pat1_match0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__1_i_2
       (.I0(axi_c2c_aurora_rx_tdata[34]),
        .I1(axi_c2c_aurora_rx_tdata[33]),
        .I2(axi_c2c_aurora_rx_tdata[32]),
        .O(pat1_match0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__1_i_3
       (.I0(axi_c2c_aurora_rx_tdata[31]),
        .I1(axi_c2c_aurora_rx_tdata[30]),
        .I2(axi_c2c_aurora_rx_tdata[29]),
        .O(pat1_match0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__1_i_4
       (.I0(axi_c2c_aurora_rx_tdata[28]),
        .I1(axi_c2c_aurora_rx_tdata[27]),
        .I2(axi_c2c_aurora_rx_tdata[26]),
        .O(pat1_match0_carry__1_i_4_n_0));
  CARRY4 pat1_match0_carry__2
       (.CI(pat1_match0_carry__1_n_0),
        .CO({NLW_pat1_match0_carry__2_CO_UNCONNECTED[3],pat1_match0,pat1_match0_carry__2_n_2,pat1_match0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pat1_match0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,pat1_match0_carry__2_i_1_n_0,pat1_match0_carry__2_i_2_n_0,pat1_match0_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pat1_match0_carry__2_i_1
       (.I0(axi_c2c_aurora_rx_tdata[44]),
        .O(pat1_match0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__2_i_2
       (.I0(axi_c2c_aurora_rx_tdata[43]),
        .I1(axi_c2c_aurora_rx_tdata[42]),
        .I2(axi_c2c_aurora_rx_tdata[41]),
        .O(pat1_match0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry__2_i_3
       (.I0(axi_c2c_aurora_rx_tdata[40]),
        .I1(axi_c2c_aurora_rx_tdata[39]),
        .I2(axi_c2c_aurora_rx_tdata[38]),
        .O(pat1_match0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    pat1_match0_carry_i_1
       (.I0(axi_c2c_aurora_rx_tdata[13]),
        .I1(axi_c2c_aurora_rx_tdata[12]),
        .I2(axi_c2c_aurora_rx_tdata[11]),
        .O(pat1_match0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    pat1_match0_carry_i_2
       (.I0(axi_c2c_aurora_rx_tdata[10]),
        .I1(axi_c2c_aurora_rx_tdata[9]),
        .I2(axi_c2c_aurora_rx_tdata[8]),
        .O(pat1_match0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    pat1_match0_carry_i_3
       (.I0(axi_c2c_aurora_rx_tdata[5]),
        .I1(axi_c2c_aurora_rx_tdata[7]),
        .I2(axi_c2c_aurora_rx_tdata[6]),
        .O(pat1_match0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    pat1_match0_carry_i_4
       (.I0(axi_c2c_aurora_rx_tdata[2]),
        .I1(axi_c2c_aurora_rx_tdata[4]),
        .I2(axi_c2c_aurora_rx_tdata[3]),
        .O(pat1_match0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    pat1_valid_i_1
       (.I0(pat1_match0),
        .I1(axi_c2c_aurora_rx_tvalid),
        .I2(axi_c2c_aurora_rx_tdata[1]),
        .I3(axi_c2c_aurora_rx_tdata[0]),
        .I4(aurora_mmcm_not_locked),
        .I5(sync_reset_out_reg),
        .O(pat1_valid_i_1_n_0));
  FDRE pat1_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(pat1_valid_i_1_n_0),
        .Q(pat1_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0000B888)) 
    \pat_count[0]_i_1 
       (.I0(pat0_valid),
        .I1(state[2]),
        .I2(state[3]),
        .I3(pat1_valid),
        .I4(pat_count[0]),
        .O(\pat_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F808F8080000)) 
    \pat_count[1]_i_1 
       (.I0(pat1_valid),
        .I1(state[3]),
        .I2(state[2]),
        .I3(pat0_valid),
        .I4(pat_count[0]),
        .I5(pat_count[1]),
        .O(\pat_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h20888888)) 
    \pat_count[2]_i_1 
       (.I0(\pat_count[3]_i_3_n_0 ),
        .I1(pat_count[2]),
        .I2(pat_count[3]),
        .I3(pat_count[1]),
        .I4(pat_count[0]),
        .O(\pat_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010110)) 
    \pat_count[3]_i_1 
       (.I0(state[5]),
        .I1(state[4]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\pat_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h28A0A0A0)) 
    \pat_count[3]_i_2 
       (.I0(\pat_count[3]_i_3_n_0 ),
        .I1(pat_count[2]),
        .I2(pat_count[3]),
        .I3(pat_count[0]),
        .I4(pat_count[1]),
        .O(\pat_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \pat_count[3]_i_3 
       (.I0(pat1_valid),
        .I1(state[3]),
        .I2(state[2]),
        .I3(pat0_valid),
        .O(\pat_count[3]_i_3_n_0 ));
  FDRE \pat_count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\pat_count[0]_i_1_n_0 ),
        .Q(pat_count[0]),
        .R(SS));
  FDRE \pat_count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\pat_count[1]_i_1_n_0 ),
        .Q(pat_count[1]),
        .R(SS));
  FDRE \pat_count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\pat_count[2]_i_1_n_0 ),
        .Q(pat_count[2]),
        .R(SS));
  FDRE \pat_count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\pat_count[3]_i_2_n_0 ),
        .Q(pat_count[3]),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000AAAAABA2)) 
    phy_error_flop_i_1
       (.I0(phy_error_flop),
        .I1(state[0]),
        .I2(state[4]),
        .I3(state[5]),
        .I4(tx_phy_ready_i_2_n_0),
        .I5(SS),
        .O(phy_error_flop_i_1_n_0));
  FDRE phy_error_flop_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(phy_error_flop_i_1_n_0),
        .Q(phy_error_flop),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFE900000100)) 
    rx_phy_ready_i_1
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[4]),
        .I4(state[5]),
        .I5(rx_phy_ready),
        .O(rx_phy_ready_i_1_n_0));
  FDCE rx_phy_ready_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(sync_reset_out_reg),
        .D(rx_phy_ready_i_1_n_0),
        .Q(rx_phy_ready));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \state[0]_i_1__1 
       (.I0(state[4]),
        .I1(state[0]),
        .I2(axi_c2c_aurora_channel_up),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(wait_done),
        .I2(state[3]),
        .I3(\state[2]_i_3_n_0 ),
        .I4(axi_c2c_aurora_channel_up),
        .I5(state[0]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    \state[2]_i_2 
       (.I0(pat_count[2]),
        .I1(pat_count[1]),
        .I2(pat_count[0]),
        .I3(pat_count[3]),
        .I4(state[0]),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[2]_i_3 
       (.I0(state[4]),
        .I1(state[5]),
        .O(\state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h5520)) 
    \state[3]_i_1 
       (.I0(\state[5]_i_4_n_0 ),
        .I1(wait_done),
        .I2(state[3]),
        .I3(state[2]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \state[4]_i_1 
       (.I0(\state[5]_i_4_n_0 ),
        .I1(state[3]),
        .I2(axi_c2c_aurora_channel_up),
        .I3(state[4]),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state[5]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[4]),
        .I4(state[5]),
        .O(\state[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \state[5]_i_3 
       (.I0(\state[5]_i_4_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(wait_done),
        .I4(state[5]),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \state[5]_i_4 
       (.I0(pat_count[3]),
        .I1(pat_count[0]),
        .I2(pat_count[1]),
        .I3(pat_count[2]),
        .O(\state[5]_i_4_n_0 ));
  FDSE \state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[5]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(state[0]),
        .S(SS));
  FDRE \state_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[5]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(state[2]),
        .R(SS));
  FDRE \state_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[5]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(state[3]),
        .R(SS));
  FDRE \state_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[5]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(state[4]),
        .R(SS));
  FDRE \state_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(\state[5]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(state[5]),
        .R(SS));
  jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell__parameterized2 \sync_cell_master.axi_chip2chip_sync_cell_inst 
       (.D(D),
        .axi_c2c_link_error_out(axi_c2c_link_error_out),
        .calib_done_dly(calib_done_dly),
        .in0({calib_done_flop,phy_error_flop}),
        .\link_error_gen.link_error_flop_reg (\sync_cell_master.axi_chip2chip_sync_cell_inst_n_2 ),
        .s_aclk(s_aclk));
  LUT6 #(
    .INIT(64'hFFFFFEFF00010016)) 
    \tx_phy_ctrl[0]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[4]),
        .I4(state[5]),
        .I5(\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ),
        .O(\tx_phy_ctrl[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEF900010010)) 
    \tx_phy_ctrl[1]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[4]),
        .I4(state[5]),
        .I5(tx_phy_ctrl),
        .O(\tx_phy_ctrl[1]_i_1_n_0 ));
  FDPE \tx_phy_ctrl_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\tx_phy_ctrl[0]_i_1_n_0 ),
        .PRE(sync_reset_out_reg),
        .Q(\auto_neg_intr_gen.tx_ch0_data_reg[3]_0 ));
  FDCE \tx_phy_ctrl_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(sync_reset_out_reg),
        .D(\tx_phy_ctrl[1]_i_1_n_0 ),
        .Q(tx_phy_ctrl));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    tx_phy_ready_i_1
       (.I0(axi_c2c_aurora_channel_up),
        .I1(tx_phy_ready_i_2_n_0),
        .I2(state[0]),
        .I3(state[5]),
        .I4(state[4]),
        .I5(tx_phy_ready),
        .O(tx_phy_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tx_phy_ready_i_2
       (.I0(state[2]),
        .I1(state[3]),
        .O(tx_phy_ready_i_2_n_0));
  FDCE tx_phy_ready_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(sync_reset_out_reg),
        .D(tx_phy_ready_i_1_n_0),
        .Q(tx_phy_ready));
  LUT6 #(
    .INIT(64'h0000000055554555)) 
    \wait_count[0]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(\wait_count_reg_n_0_[0] ),
        .O(\wait_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[10]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[10]),
        .O(\wait_count[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[11]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[11]),
        .O(\wait_count[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[12]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[12]),
        .O(\wait_count[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[1]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[1]),
        .O(\wait_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[2]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[2]),
        .O(\wait_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[3]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[3]),
        .O(\wait_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[4]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[4]),
        .O(\wait_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[5]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[5]),
        .O(\wait_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[6]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[6]),
        .O(\wait_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[7]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[7]),
        .O(\wait_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[8]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[8]),
        .O(\wait_count[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555455500000000)) 
    \wait_count[9]_i_1 
       (.I0(state[0]),
        .I1(pat_count[3]),
        .I2(pat_count[0]),
        .I3(pat_count[1]),
        .I4(pat_count[2]),
        .I5(next_wait_count0[9]),
        .O(\wait_count[9]_i_1_n_0 ));
  FDRE \wait_count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[0]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[0] ),
        .R(SS));
  FDRE \wait_count_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[10]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[10] ),
        .R(SS));
  FDRE \wait_count_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[11]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[11] ),
        .R(SS));
  FDRE \wait_count_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[12]_i_1_n_0 ),
        .Q(wait_done),
        .R(SS));
  FDRE \wait_count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[1]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[1] ),
        .R(SS));
  FDRE \wait_count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[2]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[2] ),
        .R(SS));
  FDRE \wait_count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[3]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[3] ),
        .R(SS));
  FDRE \wait_count_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[4]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[4] ),
        .R(SS));
  FDRE \wait_count_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[5]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[5] ),
        .R(SS));
  FDRE \wait_count_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[6]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[6] ),
        .R(SS));
  FDRE \wait_count_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[7]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[7] ),
        .R(SS));
  FDRE \wait_count_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[8]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[8] ),
        .R(SS));
  FDRE \wait_count_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(\pat_count[3]_i_1_n_0 ),
        .D(\wait_count[9]_i_1_n_0 ),
        .Q(\wait_count_reg_n_0_[9] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_reset_sync" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_reset_sync
   (calib_done_flop_reg,
    \sync_reset_flop_reg[0]_0 ,
    SS,
    D,
    axi_c2c_phy_clk,
    aurora_mmcm_not_locked,
    s_aresetn,
    Q,
    \tx_phy_ctrl_reg[0] );
  output calib_done_flop_reg;
  output \sync_reset_flop_reg[0]_0 ;
  output [0:0]SS;
  output [2:0]D;
  input axi_c2c_phy_clk;
  input aurora_mmcm_not_locked;
  input s_aresetn;
  input [1:0]Q;
  input \tx_phy_ctrl_reg[0] ;

  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire aurora_mmcm_not_locked;
  wire axi_c2c_phy_clk;
  wire calib_done_flop_reg;
  wire s_aresetn;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [7:0]sync_reset_flop;
  wire \sync_reset_flop_reg[0]_0 ;
  wire \tx_phy_ctrl_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \auto_neg_intr_gen.tx_ch0_data[15]_i_2 
       (.I0(calib_done_flop_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \auto_neg_intr_gen.tx_ch0_data[1]_i_1 
       (.I0(calib_done_flop_reg),
        .I1(Q[0]),
        .I2(\tx_phy_ctrl_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \auto_neg_intr_gen.tx_ch0_data[2]_i_1 
       (.I0(calib_done_flop_reg),
        .I1(Q[1]),
        .I2(\tx_phy_ctrl_reg[0] ),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \intr_out[3]_i_1 
       (.I0(s_aresetn),
        .O(\sync_reset_flop_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[5]_i_1 
       (.I0(calib_done_flop_reg),
        .I1(aurora_mmcm_not_locked),
        .O(SS));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[0]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[1]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[2]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[3]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[4]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[5]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[6]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(sync_reset_flop[7]));
  FDPE sync_reset_out_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_reset_flop[7]),
        .PRE(\sync_reset_flop_reg[0]_0 ),
        .Q(calib_done_flop_reg));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_sync_cell" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell
   (axi_c2c_multi_bit_error_out,
    in0,
    s_aclk,
    out);
  output axi_c2c_multi_bit_error_out;
  input [0:0]in0;
  input s_aclk;
  input out;

  wire axi_c2c_multi_bit_error_out;
  wire [0:0]in0;
  wire out;
  wire s_aclk;
  (* async_reg = "true" *) wire sync_flop_0;
  (* async_reg = "true" *) wire sync_flop_1;
  (* async_reg = "true" *) wire sync_flop_2;
  (* async_reg = "true" *) wire sync_flop_3;
  (* async_reg = "true" *) wire sync_flop_4;
  (* async_reg = "true" *) wire sync_flop_5;
  (* async_reg = "true" *) wire sync_flop_6;

  LUT2 #(
    .INIT(4'hE)) 
    axi_c2c_multi_bit_error_out_INST_0
       (.I0(sync_flop_2),
        .I1(out),
        .O(axi_c2c_multi_bit_error_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(sync_flop_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0),
        .Q(sync_flop_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1),
        .Q(sync_flop_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2),
        .Q(sync_flop_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3),
        .Q(sync_flop_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4),
        .Q(sync_flop_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5),
        .Q(sync_flop_6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_sync_cell" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell_62
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  wire [0:0]in0;
  wire s_aclk;
  (* async_reg = "true" *) wire sync_flop_0;
  (* async_reg = "true" *) wire sync_flop_1;
  (* async_reg = "true" *) wire sync_flop_2;
  (* async_reg = "true" *) wire sync_flop_3;
  (* async_reg = "true" *) wire sync_flop_4;
  (* async_reg = "true" *) wire sync_flop_5;
  (* async_reg = "true" *) wire sync_flop_6;

  assign out = sync_flop_2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(sync_flop_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0),
        .Q(sync_flop_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1),
        .Q(sync_flop_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2),
        .Q(sync_flop_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3),
        .Q(sync_flop_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4),
        .Q(sync_flop_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5),
        .Q(sync_flop_6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_sync_cell" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell__parameterized0
   (D,
    \auto_neg_intr_gen.intr_flop_reg ,
    axi_c2c_m2s_intr_in,
    Q,
    \auto_neg_intr_gen.intr_flop_reg_0 ,
    send_intr,
    rx_user_reset,
    tx_phy_ctrl,
    axi_c2c_phy_clk);
  output [3:0]D;
  output \auto_neg_intr_gen.intr_flop_reg ;
  input [3:0]axi_c2c_m2s_intr_in;
  input [3:0]Q;
  input \auto_neg_intr_gen.intr_flop_reg_0 ;
  input send_intr;
  input rx_user_reset;
  input [0:0]tx_phy_ctrl;
  input axi_c2c_phy_clk;

  wire [3:0]Q;
  wire \auto_neg_intr_gen.intr_flop_i_3_n_0 ;
  wire \auto_neg_intr_gen.intr_flop_reg ;
  wire \auto_neg_intr_gen.intr_flop_reg_0 ;
  wire [3:0]axi_c2c_m2s_intr_in;
  wire axi_c2c_phy_clk;
  wire intr_event;
  wire rx_user_reset;
  wire send_intr;
  (* async_reg = "true" *) wire [3:0]sync_flop_0;
  (* async_reg = "true" *) wire [3:0]sync_flop_1;
  (* async_reg = "true" *) wire [3:0]sync_flop_2;
  (* async_reg = "true" *) wire [3:0]sync_flop_3;
  (* async_reg = "true" *) wire [3:0]sync_flop_4;
  (* async_reg = "true" *) wire [3:0]sync_flop_5;
  (* async_reg = "true" *) wire [3:0]sync_flop_6;
  wire [0:0]tx_phy_ctrl;

  assign D[3:0] = sync_flop_2;
  LUT5 #(
    .INIT(32'h000000AE)) 
    \auto_neg_intr_gen.intr_flop_i_1 
       (.I0(intr_event),
        .I1(\auto_neg_intr_gen.intr_flop_reg_0 ),
        .I2(send_intr),
        .I3(rx_user_reset),
        .I4(tx_phy_ctrl),
        .O(\auto_neg_intr_gen.intr_flop_reg ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \auto_neg_intr_gen.intr_flop_i_2 
       (.I0(sync_flop_2[0]),
        .I1(Q[0]),
        .I2(sync_flop_2[1]),
        .I3(Q[1]),
        .I4(\auto_neg_intr_gen.intr_flop_i_3_n_0 ),
        .O(intr_event));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \auto_neg_intr_gen.intr_flop_i_3 
       (.I0(Q[2]),
        .I1(sync_flop_2[2]),
        .I2(Q[3]),
        .I3(sync_flop_2[3]),
        .O(\auto_neg_intr_gen.intr_flop_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_m2s_intr_in[0]),
        .Q(sync_flop_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_m2s_intr_in[1]),
        .Q(sync_flop_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_m2s_intr_in[2]),
        .Q(sync_flop_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(axi_c2c_m2s_intr_in[3]),
        .Q(sync_flop_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_0[0]),
        .Q(sync_flop_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_0[1]),
        .Q(sync_flop_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_0[2]),
        .Q(sync_flop_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_0[3]),
        .Q(sync_flop_1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_1[0]),
        .Q(sync_flop_2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_1[1]),
        .Q(sync_flop_2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_1[2]),
        .Q(sync_flop_2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_1[3]),
        .Q(sync_flop_2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_2[0]),
        .Q(sync_flop_3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_2[1]),
        .Q(sync_flop_3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_2[2]),
        .Q(sync_flop_3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_2[3]),
        .Q(sync_flop_3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_3[0]),
        .Q(sync_flop_4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_3[1]),
        .Q(sync_flop_4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_3[2]),
        .Q(sync_flop_4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_3[3]),
        .Q(sync_flop_4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_4[0]),
        .Q(sync_flop_5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_4[1]),
        .Q(sync_flop_5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_4[2]),
        .Q(sync_flop_5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_4[3]),
        .Q(sync_flop_5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_5[0]),
        .Q(sync_flop_6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_5[1]),
        .Q(sync_flop_6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_5[2]),
        .Q(sync_flop_6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(sync_flop_5[3]),
        .Q(sync_flop_6[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_sync_cell" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell__parameterized1
   (D,
    Q,
    s_aclk);
  output [3:0]D;
  input [3:0]Q;
  input s_aclk;

  wire [3:0]Q;
  wire s_aclk;
  (* async_reg = "true" *) wire [3:0]sync_flop_0;
  (* async_reg = "true" *) wire [3:0]sync_flop_1;
  (* async_reg = "true" *) wire [3:0]sync_flop_2;
  (* async_reg = "true" *) wire [3:0]sync_flop_3;
  (* async_reg = "true" *) wire [3:0]sync_flop_4;
  (* async_reg = "true" *) wire [3:0]sync_flop_5;
  (* async_reg = "true" *) wire [3:0]sync_flop_6;

  assign D[3:0] = sync_flop_2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(sync_flop_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sync_flop_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(sync_flop_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(sync_flop_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[0]),
        .Q(sync_flop_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[1]),
        .Q(sync_flop_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[2]),
        .Q(sync_flop_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[3]),
        .Q(sync_flop_1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[0]),
        .Q(sync_flop_2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[1]),
        .Q(sync_flop_2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[2]),
        .Q(sync_flop_2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[3]),
        .Q(sync_flop_2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[0]),
        .Q(sync_flop_3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[1]),
        .Q(sync_flop_3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[2]),
        .Q(sync_flop_3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[3]),
        .Q(sync_flop_3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[0]),
        .Q(sync_flop_4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[1]),
        .Q(sync_flop_4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[2]),
        .Q(sync_flop_4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[3]),
        .Q(sync_flop_4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[0]),
        .Q(sync_flop_5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[1]),
        .Q(sync_flop_5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[2]),
        .Q(sync_flop_5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[3]),
        .Q(sync_flop_5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[0]),
        .Q(sync_flop_6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[1]),
        .Q(sync_flop_6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[2]),
        .Q(sync_flop_6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[3]),
        .Q(sync_flop_6[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_sync_cell" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_sync_cell__parameterized2
   (D,
    \link_error_gen.link_error_flop_reg ,
    in0,
    calib_done_dly,
    axi_c2c_link_error_out,
    s_aclk);
  output [1:0]D;
  output \link_error_gen.link_error_flop_reg ;
  input [1:0]in0;
  input calib_done_dly;
  input axi_c2c_link_error_out;
  input s_aclk;

  wire axi_c2c_link_error_out;
  wire calib_done_dly;
  wire [1:0]in0;
  wire \link_error_gen.link_error_flop_reg ;
  wire n_0_0;
  wire s_aclk;
  (* async_reg = "true" *) wire [2:0]sync_flop_0;
  (* async_reg = "true" *) wire [2:0]sync_flop_1;
  (* async_reg = "true" *) wire [2:0]sync_flop_2;
  (* async_reg = "true" *) wire [2:0]sync_flop_3;
  (* async_reg = "true" *) wire [2:0]sync_flop_4;
  (* async_reg = "true" *) wire [2:0]sync_flop_5;
  (* async_reg = "true" *) wire [2:0]sync_flop_6;

  assign D[1] = sync_flop_2[2];
  assign D[0] = sync_flop_2[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT3 #(
    .INIT(8'hF4)) 
    \link_error_gen.link_error_flop_i_1 
       (.I0(sync_flop_2[2]),
        .I1(calib_done_dly),
        .I2(axi_c2c_link_error_out),
        .O(\link_error_gen.link_error_flop_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0[0]),
        .Q(sync_flop_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(sync_flop_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0[1]),
        .Q(sync_flop_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[0]),
        .Q(sync_flop_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[1]),
        .Q(sync_flop_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_0[2]),
        .Q(sync_flop_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[0]),
        .Q(sync_flop_2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[1]),
        .Q(sync_flop_2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_1[2]),
        .Q(sync_flop_2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[0]),
        .Q(sync_flop_3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[1]),
        .Q(sync_flop_3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_2[2]),
        .Q(sync_flop_3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[0]),
        .Q(sync_flop_4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[1]),
        .Q(sync_flop_4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_3[2]),
        .Q(sync_flop_4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[0]),
        .Q(sync_flop_5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[1]),
        .Q(sync_flop_5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_4[2]),
        .Q(sync_flop_5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[0]),
        .Q(sync_flop_6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[1]),
        .Q(sync_flop_6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(sync_flop_5[2]),
        .Q(sync_flop_6[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_tdm" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_tdm
   (tdm_user_data_valid,
    slot_select,
    \tdm_data_out_reg[4]_0 ,
    \slot_select_reg[2]_0 ,
    \slot_count_reg[1]_0 ,
    \slot_select_reg[1]_0 ,
    \slot_select_reg[3]_0 ,
    \storage_data2_reg[44] ,
    rx_user_reset,
    tx_phy_ready,
    axi_c2c_phy_clk,
    next_int_ch2_ready,
    next_int_ch3_ready,
    send_ch0,
    next_int_ch1_ready,
    Q,
    out,
    empty_fwft_i_reg,
    empty_fwft_i_reg_0,
    tx_ch0_tdm_data,
    \goreg_bm.dout_i_reg[37] ,
    \slot_select_reg[2]_1 ,
    \slot_select_reg[1]_1 ,
    \slot_select_reg[2]_2 ,
    \slot_select_reg[1]_2 ,
    \slot_select_reg[1]_3 ,
    \slot_select_reg[2]_3 ,
    \slot_select_reg[2]_4 ,
    \slot_select_reg[1]_4 ,
    \slot_select_reg[2]_5 ,
    \slot_select_reg[1]_5 ,
    \slot_select_reg[1]_6 ,
    \slot_select_reg[2]_6 ,
    \slot_select_reg[1]_7 ,
    \slot_select_reg[2]_7 ,
    \slot_select_reg[1]_8 ,
    \slot_select_reg[2]_8 ,
    \slot_select_reg[1]_9 ,
    \slot_select_reg[2]_9 ,
    \slot_select_reg[1]_10 ,
    \slot_select_reg[2]_10 ,
    \slot_select_reg[1]_11 ,
    \slot_select_reg[2]_11 ,
    tdm_user_data_ready,
    D,
    \slot_select_reg[3]_1 );
  output tdm_user_data_valid;
  output [2:0]slot_select;
  output \tdm_data_out_reg[4]_0 ;
  output \slot_select_reg[2]_0 ;
  output [0:0]\slot_count_reg[1]_0 ;
  output \slot_select_reg[1]_0 ;
  output \slot_select_reg[3]_0 ;
  output [43:0]\storage_data2_reg[44] ;
  input rx_user_reset;
  input tx_phy_ready;
  input axi_c2c_phy_clk;
  input next_int_ch2_ready;
  input next_int_ch3_ready;
  input send_ch0;
  input next_int_ch1_ready;
  input Q;
  input out;
  input empty_fwft_i_reg;
  input empty_fwft_i_reg_0;
  input [6:0]tx_ch0_tdm_data;
  input [35:0]\goreg_bm.dout_i_reg[37] ;
  input \slot_select_reg[2]_1 ;
  input \slot_select_reg[1]_1 ;
  input \slot_select_reg[2]_2 ;
  input \slot_select_reg[1]_2 ;
  input \slot_select_reg[1]_3 ;
  input \slot_select_reg[2]_3 ;
  input \slot_select_reg[2]_4 ;
  input \slot_select_reg[1]_4 ;
  input \slot_select_reg[2]_5 ;
  input \slot_select_reg[1]_5 ;
  input \slot_select_reg[1]_6 ;
  input \slot_select_reg[2]_6 ;
  input \slot_select_reg[1]_7 ;
  input \slot_select_reg[2]_7 ;
  input \slot_select_reg[1]_8 ;
  input \slot_select_reg[2]_8 ;
  input \slot_select_reg[1]_9 ;
  input \slot_select_reg[2]_9 ;
  input \slot_select_reg[1]_10 ;
  input \slot_select_reg[2]_10 ;
  input \slot_select_reg[1]_11 ;
  input \slot_select_reg[2]_11 ;
  input tdm_user_data_ready;
  input [0:0]D;
  input [3:0]\slot_select_reg[3]_1 ;

  wire [0:0]D;
  wire Q;
  wire axi_c2c_phy_clk;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire [35:0]\goreg_bm.dout_i_reg[37] ;
  wire next_int_ch1_ready;
  wire next_int_ch2_ready;
  wire next_int_ch3_ready;
  wire out;
  wire rx_user_reset;
  wire send_ch0;
  wire [2:1]slot_count;
  wire \slot_count[1]_i_1_n_0 ;
  wire \slot_count[2]_i_1_n_0 ;
  wire [0:0]\slot_count_reg[1]_0 ;
  wire [2:0]slot_select;
  wire \slot_select_reg[1]_0 ;
  wire \slot_select_reg[1]_1 ;
  wire \slot_select_reg[1]_10 ;
  wire \slot_select_reg[1]_11 ;
  wire \slot_select_reg[1]_2 ;
  wire \slot_select_reg[1]_3 ;
  wire \slot_select_reg[1]_4 ;
  wire \slot_select_reg[1]_5 ;
  wire \slot_select_reg[1]_6 ;
  wire \slot_select_reg[1]_7 ;
  wire \slot_select_reg[1]_8 ;
  wire \slot_select_reg[1]_9 ;
  wire \slot_select_reg[2]_0 ;
  wire \slot_select_reg[2]_1 ;
  wire \slot_select_reg[2]_10 ;
  wire \slot_select_reg[2]_11 ;
  wire \slot_select_reg[2]_2 ;
  wire \slot_select_reg[2]_3 ;
  wire \slot_select_reg[2]_4 ;
  wire \slot_select_reg[2]_5 ;
  wire \slot_select_reg[2]_6 ;
  wire \slot_select_reg[2]_7 ;
  wire \slot_select_reg[2]_8 ;
  wire \slot_select_reg[2]_9 ;
  wire \slot_select_reg[3]_0 ;
  wire [3:0]\slot_select_reg[3]_1 ;
  wire [43:0]\storage_data2_reg[44] ;
  wire \tdm_data_out[0]_i_1_n_0 ;
  wire \tdm_data_out[11]_i_1_n_0 ;
  wire \tdm_data_out[12]_i_1_n_0 ;
  wire \tdm_data_out[13]_i_1_n_0 ;
  wire \tdm_data_out[14]_i_1_n_0 ;
  wire \tdm_data_out[15]_i_1_n_0 ;
  wire \tdm_data_out[16]_i_1_n_0 ;
  wire \tdm_data_out[17]_i_1_n_0 ;
  wire \tdm_data_out[18]_i_1_n_0 ;
  wire \tdm_data_out[19]_i_1_n_0 ;
  wire \tdm_data_out[1]_i_1_n_0 ;
  wire \tdm_data_out[20]_i_1_n_0 ;
  wire \tdm_data_out[21]_i_1_n_0 ;
  wire \tdm_data_out[22]_i_1_n_0 ;
  wire \tdm_data_out[23]_i_1_n_0 ;
  wire \tdm_data_out[24]_i_1_n_0 ;
  wire \tdm_data_out[25]_i_1_n_0 ;
  wire \tdm_data_out[26]_i_1_n_0 ;
  wire \tdm_data_out[27]_i_1_n_0 ;
  wire \tdm_data_out[28]_i_1_n_0 ;
  wire \tdm_data_out[29]_i_1_n_0 ;
  wire \tdm_data_out[30]_i_1_n_0 ;
  wire \tdm_data_out[31]_i_1_n_0 ;
  wire \tdm_data_out[32]_i_1_n_0 ;
  wire \tdm_data_out[33]_i_1_n_0 ;
  wire \tdm_data_out[34]_i_1_n_0 ;
  wire \tdm_data_out[35]_i_1_n_0 ;
  wire \tdm_data_out[36]_i_1_n_0 ;
  wire \tdm_data_out[37]_i_1_n_0 ;
  wire \tdm_data_out[38]_i_1_n_0 ;
  wire \tdm_data_out[39]_i_1_n_0 ;
  wire \tdm_data_out[40]_i_1_n_0 ;
  wire \tdm_data_out[41]_i_1_n_0 ;
  wire \tdm_data_out[42]_i_1_n_0 ;
  wire \tdm_data_out[4]_i_1_n_0 ;
  wire \tdm_data_out[4]_i_2_n_0 ;
  wire \tdm_data_out[53]_i_1_n_0 ;
  wire \tdm_data_out[5]_i_1_n_0 ;
  wire \tdm_data_out[6]_i_1_n_0 ;
  wire \tdm_data_out[7]_i_1_n_0 ;
  wire \tdm_data_out[8]_i_1_n_0 ;
  wire \tdm_data_out_reg[4]_0 ;
  wire tdm_user_data_ready;
  wire tdm_user_data_valid;
  wire [6:0]tx_ch0_tdm_data;
  wire tx_phy_ready;

  LUT5 #(
    .INIT(32'h3F407F00)) 
    \slot_count[1]_i_1 
       (.I0(send_ch0),
        .I1(tx_phy_ready),
        .I2(tdm_user_data_ready),
        .I3(slot_count[1]),
        .I4(\slot_count_reg[1]_0 ),
        .O(\slot_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F7F7F7F40000000)) 
    \slot_count[2]_i_1 
       (.I0(send_ch0),
        .I1(tx_phy_ready),
        .I2(tdm_user_data_ready),
        .I3(slot_count[1]),
        .I4(\slot_count_reg[1]_0 ),
        .I5(slot_count[2]),
        .O(\slot_count[2]_i_1_n_0 ));
  FDRE \slot_count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(D),
        .Q(\slot_count_reg[1]_0 ),
        .R(rx_user_reset));
  FDRE \slot_count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\slot_count[1]_i_1_n_0 ),
        .Q(slot_count[1]),
        .R(rx_user_reset));
  FDRE \slot_count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\slot_count[2]_i_1_n_0 ),
        .Q(slot_count[2]),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'hFFFEEEFFEEFFEEFF)) 
    \slot_select[1]_i_2 
       (.I0(slot_count[1]),
        .I1(slot_count[2]),
        .I2(send_ch0),
        .I3(\slot_count_reg[1]_0 ),
        .I4(tx_phy_ready),
        .I5(tdm_user_data_ready),
        .O(\slot_select_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF87)) 
    \slot_select[2]_i_4 
       (.I0(tdm_user_data_ready),
        .I1(tx_phy_ready),
        .I2(\slot_count_reg[1]_0 ),
        .I3(send_ch0),
        .I4(slot_count[2]),
        .I5(slot_count[1]),
        .O(\slot_select_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00FAFAFA7EFAFAFA)) 
    \slot_select[3]_i_3 
       (.I0(slot_count[2]),
        .I1(\slot_count_reg[1]_0 ),
        .I2(slot_count[1]),
        .I3(tdm_user_data_ready),
        .I4(tx_phy_ready),
        .I5(send_ch0),
        .O(\slot_select_reg[3]_0 ));
  FDRE \slot_select_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(send_ch0),
        .Q(\tdm_data_out_reg[4]_0 ),
        .R(rx_user_reset));
  FDRE \slot_select_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(next_int_ch1_ready),
        .Q(slot_select[0]),
        .R(rx_user_reset));
  FDRE \slot_select_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(next_int_ch2_ready),
        .Q(slot_select[1]),
        .R(rx_user_reset));
  FDRE \slot_select_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(next_int_ch3_ready),
        .Q(slot_select[2]),
        .R(rx_user_reset));
  LUT2 #(
    .INIT(4'hE)) 
    \tdm_data_out[0]_i_1 
       (.I0(slot_select[0]),
        .I1(slot_select[2]),
        .O(\tdm_data_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[11]_i_1 
       (.I0(\slot_select_reg[1]_7 ),
        .I1(tx_ch0_tdm_data[4]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [4]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_7 ),
        .O(\tdm_data_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[12]_i_1 
       (.I0(\slot_select_reg[2]_1 ),
        .I1(tx_ch0_tdm_data[6]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [5]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[1]_1 ),
        .O(\tdm_data_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[13]_i_1 
       (.I0(\slot_select_reg[2]_2 ),
        .I1(tx_ch0_tdm_data[6]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [6]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[1]_2 ),
        .O(\tdm_data_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[14]_i_1 
       (.I0(\slot_select_reg[1]_3 ),
        .I1(tx_ch0_tdm_data[6]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [7]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_3 ),
        .O(\tdm_data_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[15]_i_1 
       (.I0(\slot_select_reg[2]_4 ),
        .I1(tx_ch0_tdm_data[6]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [8]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[1]_4 ),
        .O(\tdm_data_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[16]_i_1 
       (.I0(\slot_select_reg[2]_5 ),
        .I1(tx_ch0_tdm_data[6]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [9]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[1]_5 ),
        .O(\tdm_data_out[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[17]_i_1 
       (.I0(\slot_select_reg[1]_6 ),
        .I1(tx_ch0_tdm_data[6]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [10]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_6 ),
        .O(\tdm_data_out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[18]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [11]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[19]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [12]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tdm_data_out[1]_i_1 
       (.I0(slot_select[1]),
        .I1(slot_select[2]),
        .O(\tdm_data_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[20]_i_1 
       (.I0(tx_ch0_tdm_data[5]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [13]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[21]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [14]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[22]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [15]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[23]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [16]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[24]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [17]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[25]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [18]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[26]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [19]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[27]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [20]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[28]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [21]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[29]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [22]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[30]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [23]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[31]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [24]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[32]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [25]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[33]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [26]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[34]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [27]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[35]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [28]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[36]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [29]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[37]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [30]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[38]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [31]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[39]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [32]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[40]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [33]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[41]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [34]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[42]_i_1 
       (.I0(tx_ch0_tdm_data[6]),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(\goreg_bm.dout_i_reg[37] [35]),
        .I3(slot_select[2]),
        .O(\tdm_data_out[42]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8F88)) 
    \tdm_data_out[4]_i_1 
       (.I0(Q),
        .I1(\tdm_data_out_reg[4]_0 ),
        .I2(out),
        .I3(slot_select[0]),
        .I4(\tdm_data_out[4]_i_2_n_0 ),
        .O(\tdm_data_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \tdm_data_out[4]_i_2 
       (.I0(empty_fwft_i_reg),
        .I1(slot_select[2]),
        .I2(slot_select[1]),
        .I3(empty_fwft_i_reg_0),
        .O(\tdm_data_out[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tdm_data_out[53]_i_1 
       (.I0(\tdm_data_out_reg[4]_0 ),
        .I1(tx_ch0_tdm_data[6]),
        .O(\tdm_data_out[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[5]_i_1 
       (.I0(\slot_select_reg[1]_11 ),
        .I1(tx_ch0_tdm_data[0]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [0]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_11 ),
        .O(\tdm_data_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[6]_i_1 
       (.I0(\slot_select_reg[1]_10 ),
        .I1(tx_ch0_tdm_data[1]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [1]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_10 ),
        .O(\tdm_data_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[7]_i_1 
       (.I0(\slot_select_reg[1]_9 ),
        .I1(tx_ch0_tdm_data[2]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [2]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_9 ),
        .O(\tdm_data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tdm_data_out[8]_i_1 
       (.I0(\slot_select_reg[1]_8 ),
        .I1(tx_ch0_tdm_data[3]),
        .I2(\tdm_data_out_reg[4]_0 ),
        .I3(\goreg_bm.dout_i_reg[37] [3]),
        .I4(slot_select[2]),
        .I5(\slot_select_reg[2]_8 ),
        .O(\tdm_data_out[8]_i_1_n_0 ));
  FDRE \tdm_data_out_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[0]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [0]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\slot_select_reg[3]_1 [3]),
        .Q(\storage_data2_reg[44] [10]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[11]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [11]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[12]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [12]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[13]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [13]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[14]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [14]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[15]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [15]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[16]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [16]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[17]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [17]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[18]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [18]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[19]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [19]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[1]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [1]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[20]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [20]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[21]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [21]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[22]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [22]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[23]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [23]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[24]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [24]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[25]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [25]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[26]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [26]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[27]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [27]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[28]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [28]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[29]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [29]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\slot_select_reg[3]_1 [0]),
        .Q(\storage_data2_reg[44] [2]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[30]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [30]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[31]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [31]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[32]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [32]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[33]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [33]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[34]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [34]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[35]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [35]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[36]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [36]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[37]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [37]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[38]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [38]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[39]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [39]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\slot_select_reg[3]_1 [1]),
        .Q(\storage_data2_reg[44] [3]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[40]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [40]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[41]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [41]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[42]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [42]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[4]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [4]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[53] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[53]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [43]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[5]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [5]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[6]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [6]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[7]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [7]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\tdm_data_out[8]_i_1_n_0 ),
        .Q(\storage_data2_reg[44] [8]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(tdm_user_data_ready),
        .D(\slot_select_reg[3]_1 [2]),
        .Q(\storage_data2_reg[44] [9]),
        .R(rx_user_reset));
  FDRE tdm_data_valid_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(tx_phy_ready),
        .Q(tdm_user_data_valid),
        .R(rx_user_reset));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_unpacker" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_unpacker
   (empty_fwft_fb_o_i_reg,
    Q,
    tdm_user_data_ready,
    out,
    slot_select,
    rx_user_reset,
    E,
    axi_c2c_phy_clk);
  output empty_fwft_fb_o_i_reg;
  output [3:0]Q;
  input tdm_user_data_ready;
  input out;
  input [0:0]slot_select;
  input rx_user_reset;
  input [0:0]E;
  input axi_c2c_phy_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire empty_fwft_fb_o_i_reg;
  wire out;
  wire rx_user_reset;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  LUT4 #(
    .INIT(16'h0800)) 
    \gpregsm1.curr_fwft_state[1]_i_3 
       (.I0(Q[3]),
        .I1(tdm_user_data_ready),
        .I2(out),
        .I3(slot_select),
        .O(empty_fwft_fb_o_i_reg));
  FDSE \mux_by_4.data_count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[3]),
        .Q(Q[0]),
        .S(rx_user_reset));
  FDRE \mux_by_4.data_count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .Q(Q[1]),
        .R(rx_user_reset));
  FDRE \mux_by_4.data_count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[1]),
        .Q(Q[2]),
        .R(rx_user_reset));
  FDRE \mux_by_4.data_count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[2]),
        .Q(Q[3]),
        .R(rx_user_reset));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v4_2_11_unpacker" *) 
module jtag_axi_axi_chip2chip_0_1_axi_chip2chip_v4_2_11_unpacker_109
   (empty_fwft_fb_o_i_reg,
    Q,
    tdm_user_data_ready,
    out,
    slot_select,
    rx_user_reset,
    E,
    axi_c2c_phy_clk);
  output empty_fwft_fb_o_i_reg;
  output [3:0]Q;
  input tdm_user_data_ready;
  input out;
  input [0:0]slot_select;
  input rx_user_reset;
  input [0:0]E;
  input axi_c2c_phy_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire empty_fwft_fb_o_i_reg;
  wire out;
  wire rx_user_reset;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  LUT4 #(
    .INIT(16'h0800)) 
    \gpregsm1.curr_fwft_state[1]_i_3__0 
       (.I0(Q[3]),
        .I1(tdm_user_data_ready),
        .I2(out),
        .I3(slot_select),
        .O(empty_fwft_fb_o_i_reg));
  FDSE \mux_by_4.data_count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[3]),
        .Q(Q[0]),
        .S(rx_user_reset));
  FDRE \mux_by_4.data_count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .Q(Q[1]),
        .R(rx_user_reset));
  FDRE \mux_by_4.data_count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[1]),
        .Q(Q[2]),
        .R(rx_user_reset));
  FDRE \mux_by_4.data_count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[2]),
        .Q(Q[3]),
        .R(rx_user_reset));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI);
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;

  wire [51:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr_152
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] );
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;

  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width_153 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr__parameterized0
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] );
  output [37:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;

  wire [37:0]D;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr__parameterized1
   (D,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] );
  output [41:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;

  wire [41:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI);
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;

  wire [51:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width_153
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] );
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;

  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper_154 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width__parameterized0
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] );
  output [37:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;

  wire [37:0]D;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_width__parameterized1
   (D,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] );
  output [41:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;

  wire [41:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI);
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;

  wire [51:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,\gc0.count_d1_reg[7] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(axi_c2c_phy_clk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,s_axi_awaddr[6:1],1'b0,s_axi_awaddr[0],DIADI[18:13],1'b0,1'b0,DIADI[12:7],1'b0,DIADI[6:0]}),
        .DIBDI({1'b0,1'b0,1'b0,s_axi_awaddr[31:27],1'b0,s_axi_awaddr[26:20],1'b0,1'b0,s_axi_awaddr[19:14],1'b0,s_axi_awaddr[13:7]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,D[25:20],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,D[19:13],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,D[12:7],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,D[6:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,D[51:46],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,D[45:39],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,D[38:33],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,D[32:26]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper_154
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] );
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;

  wire [51:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,\gc0.count_d1_reg[7] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(axi_c2c_phy_clk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,s_axi_araddr[6:1],1'b0,s_axi_araddr[0],\s_axi_arburst[1] [18:13],1'b0,1'b0,\s_axi_arburst[1] [12:7],1'b0,\s_axi_arburst[1] [6:0]}),
        .DIBDI({1'b0,1'b0,1'b0,s_axi_araddr[31:27],1'b0,s_axi_araddr[26:20],1'b0,1'b0,s_axi_araddr[19:14],1'b0,s_axi_araddr[13:7]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,D[25:20],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,D[19:13],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,D[12:7],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,D[6:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,D[51:46],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,D[45:39],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,D[38:33],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,D[32:26]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] );
  output [37:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;

  wire [37:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,\gc0.count_d1_reg[8] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gic0.gc0.count_d2_reg[8] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(axi_c2c_phy_clk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,s_axi_wdata[12:9],1'b0,1'b0,1'b0,s_axi_wdata[8:4],1'b0,1'b0,1'b0,s_axi_wdata[3:0],\s_axi_wstrb[3] [5],1'b0,1'b0,1'b0,\s_axi_wstrb[3] [4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,s_axi_wdata[31:28],1'b0,1'b0,1'b0,s_axi_wdata[27:23],1'b0,1'b0,1'b0,s_axi_wdata[22:18],1'b0,1'b0,1'b0,s_axi_wdata[17:13]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ,D[18:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,D[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,D[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,D[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,D[37:34],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,D[33:29],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,D[28:24],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,D[23:19]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_prim_wrapper__parameterized1
   (D,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] );
  output [41:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;

  wire [41:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gic0.gc0.count_d2_reg[8] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(axi_c2c_phy_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,\data_out_reg[41] [20:16],1'b0,1'b0,1'b0,\data_out_reg[41] [15:11],1'b0,1'b0,1'b0,\data_out_reg[41] [10:6],1'b0,1'b0,\data_out_reg[41] [5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,\data_out_reg[41] [41:37],1'b0,1'b0,1'b0,\data_out_reg[41] [36:32],1'b0,1'b0,1'b0,\data_out_reg[41] [31:27],1'b0,1'b0,\data_out_reg[41] [26:21]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,D[20:16],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,D[15:11],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,D[10:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,D[5:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,D[41:37],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,D[36:32],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,D[31:27],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,D[26:21]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI);
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;

  wire [51:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top_151
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] );
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;

  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr_152 \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top__parameterized0
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] );
  output [37:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;

  wire [37:0]D;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top__parameterized1
   (D,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] );
  output [41:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;

  wire [41:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI);
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;

  wire [51:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_149
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] );
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;

  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth_150 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5__parameterized1
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] );
  output [37:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;

  wire [37:0]D;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5__parameterized3
   (D,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] );
  output [41:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;

  wire [41:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI);
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;

  wire [51:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth_150
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] );
  output [51:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;

  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top_151 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth__parameterized0
   (D,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] );
  output [37:0]D;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;

  wire [37:0]D;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_synth__parameterized1
   (D,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] );
  output [41:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;

  wire [41:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire out;
  wire s_aclk;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module jtag_axi_axi_chip2chip_0_1_clk_x_pntrs
   (ram_full_i_reg,
    S,
    ram_full_i_reg_0,
    \gdiff.diff_pntr_pad_reg[4] ,
    ram_empty_fb_i_reg,
    WR_PNTR_RD,
    ram_empty_fb_i_reg_0,
    Q,
    \gic0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[7] ,
    \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ,
    \gc0.count_reg[4] ,
    \gic0.gc0.count_d2_reg[7] ,
    axi_c2c_phy_clk,
    AR,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output ram_full_i_reg;
  output [3:0]S;
  output ram_full_i_reg_0;
  output [3:0]\gdiff.diff_pntr_pad_reg[4] ;
  output ram_empty_fb_i_reg;
  output [3:0]WR_PNTR_RD;
  output ram_empty_fb_i_reg_0;
  input [7:0]Q;
  input [7:0]\gic0.gc0.count_reg[7] ;
  input [7:0]\gc0.count_d1_reg[7] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ;
  input [3:0]\gc0.count_reg[4] ;
  input [7:0]\gic0.gc0.count_d2_reg[7] ;
  input axi_c2c_phy_clk;
  input [0:0]AR;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [3:0]S;
  wire [3:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire [6:0]bin2gray;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [3:0]\gc0.count_reg[4] ;
  wire [3:0]\gdiff.diff_pntr_pad_reg[4] ;
  wire [7:0]\gic0.gc0.count_d2_reg[7] ;
  wire [7:0]\gic0.gc0.count_reg[7] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0]_0 ;
  wire [5:0]gray2bin;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire p_0_out;
  wire [4:1]p_22_out;
  wire [7:0]p_23_out;
  wire [7:0]p_3_out;
  wire [7:0]p_4_out;
  wire [7:0]p_5_out;
  wire [7:0]p_6_out;
  wire [7:7]p_7_out;
  wire [7:7]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_2__2_n_0;
  wire ram_empty_i_i_4__1_n_0;
  wire ram_empty_i_i_5__1_n_0;
  wire ram_empty_i_i_9__1_n_0;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_i_7_n_0;
  wire ram_full_i_i_8_n_0;
  wire ram_full_i_i_9_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [7:0]rd_pntr_gc;
  wire s_aclk;
  wire [7:0]wr_pntr_gc;

  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[7]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[7]_0 (p_4_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized4 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_5_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] ({p_0_out,gray2bin}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_7_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized5 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.rd_pntr_bin_reg[6] ({\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 }),
        .out(p_8_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ),
        .Q(p_23_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ),
        .Q(p_23_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(p_23_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ),
        .Q(p_23_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ),
        .Q(p_23_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ),
        .Q(p_23_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ),
        .Q(p_23_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out),
        .Q(p_23_out[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[7] [0]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[7] [1]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[7] [2]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[7] [3]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[7] [4]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[7] [5]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[7] [6]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[7] [7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[0]),
        .Q(WR_PNTR_RD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[3]),
        .Q(p_22_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[4]),
        .Q(p_22_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[5]),
        .Q(WR_PNTR_RD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(WR_PNTR_RD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_7_out),
        .Q(WR_PNTR_RD[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [0]),
        .I1(\gic0.gc0.count_d2_reg[7] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [1]),
        .I1(\gic0.gc0.count_d2_reg[7] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [2]),
        .I1(\gic0.gc0.count_d2_reg[7] [3]),
        .O(bin2gray[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [3]),
        .I1(\gic0.gc0.count_d2_reg[7] [4]),
        .O(bin2gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [4]),
        .I1(\gic0.gc0.count_d2_reg[7] [5]),
        .O(bin2gray[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [5]),
        .I1(\gic0.gc0.count_d2_reg[7] [6]),
        .O(bin2gray[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [6]),
        .I1(\gic0.gc0.count_d2_reg[7] [7]),
        .O(bin2gray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7] [7]),
        .Q(wr_pntr_gc[7]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1
       (.I0(p_23_out[7]),
        .I1(Q[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__0
       (.I0(p_23_out[6]),
        .I1(Q[6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3__0
       (.I0(p_23_out[5]),
        .I1(Q[5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4__0
       (.I0(p_23_out[4]),
        .I1(Q[4]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_1__0
       (.I0(p_23_out[3]),
        .I1(Q[3]),
        .O(\gdiff.diff_pntr_pad_reg[4] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__0
       (.I0(p_23_out[2]),
        .I1(Q[2]),
        .O(\gdiff.diff_pntr_pad_reg[4] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__0
       (.I0(p_23_out[1]),
        .I1(Q[1]),
        .O(\gdiff.diff_pntr_pad_reg[4] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__0
       (.I0(p_23_out[0]),
        .I1(Q[0]),
        .O(\gdiff.diff_pntr_pad_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1__3
       (.I0(ram_empty_i_i_2__2_n_0),
        .I1(WR_PNTR_RD[2]),
        .I2(\gc0.count_d1_reg[7] [6]),
        .I3(WR_PNTR_RD[3]),
        .I4(\gc0.count_d1_reg[7] [7]),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[0]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_2__2
       (.I0(ram_empty_i_i_4__1_n_0),
        .I1(WR_PNTR_RD[1]),
        .I2(\gc0.count_d1_reg[7] [5]),
        .I3(p_22_out[4]),
        .I4(\gc0.count_d1_reg[7] [4]),
        .I5(ram_empty_i_i_5__1_n_0),
        .O(ram_empty_i_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4__1
       (.I0(p_22_out[3]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_d1_reg[7] [2]),
        .O(ram_empty_i_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_5__1
       (.I0(p_22_out[1]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .I2(WR_PNTR_RD[0]),
        .I3(\gc0.count_d1_reg[7] [0]),
        .O(ram_empty_i_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_i_i_8__1
       (.I0(\gc0.count_reg[4] [2]),
        .I1(p_22_out[3]),
        .I2(\gc0.count_reg[4] [3]),
        .I3(p_22_out[4]),
        .I4(ram_empty_i_i_9__1_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_9__1
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[4] [1]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[4] [0]),
        .O(ram_empty_i_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    ram_full_i_i_2__0
       (.I0(ram_full_i_i_4_n_0),
        .I1(p_23_out[3]),
        .I2(\gic0.gc0.count_reg[7] [3]),
        .I3(p_23_out[2]),
        .I4(\gic0.gc0.count_reg[7] [2]),
        .I5(ram_full_i_i_5_n_0),
        .O(ram_full_i_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    ram_full_i_i_3
       (.I0(ram_full_i_i_6_n_0),
        .I1(p_23_out[1]),
        .I2(Q[1]),
        .I3(p_23_out[0]),
        .I4(Q[0]),
        .I5(ram_full_i_i_7_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4
       (.I0(p_23_out[1]),
        .I1(\gic0.gc0.count_reg[7] [1]),
        .I2(p_23_out[0]),
        .I3(\gic0.gc0.count_reg[7] [0]),
        .O(ram_full_i_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_5
       (.I0(\gic0.gc0.count_reg[7] [4]),
        .I1(p_23_out[4]),
        .I2(\gic0.gc0.count_reg[7] [5]),
        .I3(p_23_out[5]),
        .I4(ram_full_i_i_8_n_0),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_6
       (.I0(p_23_out[2]),
        .I1(Q[2]),
        .I2(p_23_out[3]),
        .I3(Q[3]),
        .O(ram_full_i_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_7
       (.I0(Q[5]),
        .I1(p_23_out[5]),
        .I2(Q[4]),
        .I3(p_23_out[4]),
        .I4(ram_full_i_i_9_n_0),
        .O(ram_full_i_i_7_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_8
       (.I0(p_23_out[7]),
        .I1(\gic0.gc0.count_reg[7] [7]),
        .I2(p_23_out[6]),
        .I3(\gic0.gc0.count_reg[7] [6]),
        .O(ram_full_i_i_8_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_9
       (.I0(p_23_out[7]),
        .I1(Q[7]),
        .I2(p_23_out[6]),
        .I3(Q[6]),
        .O(ram_full_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module jtag_axi_axi_chip2chip_0_1_clk_x_pntrs_114
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_full_i_reg,
    Q,
    \gic0.gc0.count_d2_reg[7] ,
    \gc0.count_d1_reg[7] ,
    s_aclk,
    AR,
    axi_c2c_phy_clk,
    out);
  output ram_empty_i_reg;
  output [7:0]ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output [7:0]ram_full_i_reg;
  input [7:0]Q;
  input [7:0]\gic0.gc0.count_d2_reg[7] ;
  input [7:0]\gc0.count_d1_reg[7] ;
  input s_aclk;
  input [0:0]AR;
  input axi_c2c_phy_clk;
  input out;

  wire [0:0]AR;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire [6:0]bin2gray;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [7:0]\gic0.gc0.count_d2_reg[7] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire [5:0]gray2bin;
  wire out;
  wire p_0_out;
  wire [7:0]p_3_out;
  wire [7:0]p_4_out;
  wire [7:0]p_5_out;
  wire [7:0]p_6_out;
  wire [7:7]p_7_out;
  wire [7:7]p_8_out;
  wire ram_empty_i_i_8__0_n_0;
  wire ram_empty_i_i_9__0_n_0;
  wire ram_empty_i_reg;
  wire [7:0]ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire [7:0]ram_full_i_reg;
  wire [7:0]rd_pntr_gc;
  wire s_aclk;
  wire [7:0]wr_pntr_gc;

  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized0_160 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized1_161 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized2_162 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[7]_0 (p_3_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized3_163 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[7]_0 (p_4_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized4_164 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[0]_0 (out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] ({p_0_out,gray2bin}),
        .out(p_7_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized5_165 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[6] ({\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 }),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ),
        .Q(ram_full_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ),
        .Q(ram_full_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out),
        .Q(ram_full_i_reg[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[7] [0]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[7] [1]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[7] [2]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[7] [3]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[7] [4]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[7] [5]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[7] [6]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gc0.count_d1_reg[7] [7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[0]),
        .Q(ram_empty_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[1]),
        .Q(ram_empty_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[2]),
        .Q(ram_empty_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[3]),
        .Q(ram_empty_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[4]),
        .Q(ram_empty_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[5]),
        .Q(ram_empty_i_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(p_0_out),
        .Q(ram_empty_i_reg_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(p_7_out),
        .Q(ram_empty_i_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [0]),
        .I1(\gic0.gc0.count_d2_reg[7] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [1]),
        .I1(\gic0.gc0.count_d2_reg[7] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [2]),
        .I1(\gic0.gc0.count_d2_reg[7] [3]),
        .O(bin2gray[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [3]),
        .I1(\gic0.gc0.count_d2_reg[7] [4]),
        .O(bin2gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [4]),
        .I1(\gic0.gc0.count_d2_reg[7] [5]),
        .O(bin2gray[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [5]),
        .I1(\gic0.gc0.count_d2_reg[7] [6]),
        .O(bin2gray[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [6]),
        .I1(\gic0.gc0.count_d2_reg[7] [7]),
        .O(bin2gray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7] [7]),
        .Q(wr_pntr_gc[7]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_4__0
       (.I0(Q[1]),
        .I1(ram_empty_i_reg_0[1]),
        .I2(Q[0]),
        .I3(ram_empty_i_reg_0[0]),
        .I4(ram_empty_i_i_8__0_n_0),
        .O(ram_empty_i_reg_1));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_5__0
       (.I0(Q[7]),
        .I1(ram_empty_i_reg_0[7]),
        .I2(Q[6]),
        .I3(ram_empty_i_reg_0[6]),
        .I4(ram_empty_i_i_9__0_n_0),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_8__0
       (.I0(ram_empty_i_reg_0[2]),
        .I1(Q[2]),
        .I2(ram_empty_i_reg_0[3]),
        .I3(Q[3]),
        .O(ram_empty_i_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_9__0
       (.I0(ram_empty_i_reg_0[4]),
        .I1(Q[4]),
        .I2(ram_empty_i_reg_0[5]),
        .I3(Q[5]),
        .O(ram_empty_i_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module jtag_axi_axi_chip2chip_0_1_clk_x_pntrs_69
   (ram_empty_i_reg,
    WR_PNTR_RD,
    ram_empty_i_reg_0,
    RD_PNTR_WR,
    Q,
    \gic0.gc0.count_d2_reg[7] ,
    \gc0.count_d1_reg[7] ,
    s_aclk,
    AR,
    axi_c2c_phy_clk,
    out);
  output ram_empty_i_reg;
  output [7:0]WR_PNTR_RD;
  output ram_empty_i_reg_0;
  output [7:0]RD_PNTR_WR;
  input [7:0]Q;
  input [7:0]\gic0.gc0.count_d2_reg[7] ;
  input [7:0]\gc0.count_d1_reg[7] ;
  input s_aclk;
  input [0:0]AR;
  input axi_c2c_phy_clk;
  input out;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire [7:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire [6:0]bin2gray;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [7:0]\gic0.gc0.count_d2_reg[7] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire [5:0]gray2bin;
  wire out;
  wire p_0_out;
  wire [7:0]p_3_out;
  wire [7:0]p_4_out;
  wire [7:0]p_5_out;
  wire [7:0]p_6_out;
  wire [7:7]p_7_out;
  wire [7:7]p_8_out;
  wire ram_empty_i_i_8_n_0;
  wire ram_empty_i_i_9_n_0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire [7:0]rd_pntr_gc;
  wire s_aclk;
  wire [7:0]wr_pntr_gc;

  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized0_102 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized1_103 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized2_104 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[7]_0 (p_3_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized3_105 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[7]_0 (p_4_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized4_106 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[0]_0 (out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] ({p_0_out,gray2bin}),
        .out(p_7_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized5_107 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[6] ({\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 }),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ),
        .Q(RD_PNTR_WR[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ),
        .Q(RD_PNTR_WR[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(RD_PNTR_WR[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ),
        .Q(RD_PNTR_WR[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ),
        .Q(RD_PNTR_WR[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ),
        .Q(RD_PNTR_WR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ),
        .Q(RD_PNTR_WR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out),
        .Q(RD_PNTR_WR[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[7] [0]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[7] [1]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[7] [2]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[7] [3]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[7] [4]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[7] [5]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[7] [6]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gc0.count_d1_reg[7] [7]),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[0]),
        .Q(WR_PNTR_RD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[1]),
        .Q(WR_PNTR_RD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[2]),
        .Q(WR_PNTR_RD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[3]),
        .Q(WR_PNTR_RD[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[4]),
        .Q(WR_PNTR_RD[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[5]),
        .Q(WR_PNTR_RD[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(p_0_out),
        .Q(WR_PNTR_RD[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(p_7_out),
        .Q(WR_PNTR_RD[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [0]),
        .I1(\gic0.gc0.count_d2_reg[7] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [1]),
        .I1(\gic0.gc0.count_d2_reg[7] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [2]),
        .I1(\gic0.gc0.count_d2_reg[7] [3]),
        .O(bin2gray[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [3]),
        .I1(\gic0.gc0.count_d2_reg[7] [4]),
        .O(bin2gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [4]),
        .I1(\gic0.gc0.count_d2_reg[7] [5]),
        .O(bin2gray[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [5]),
        .I1(\gic0.gc0.count_d2_reg[7] [6]),
        .O(bin2gray[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[7] [6]),
        .I1(\gic0.gc0.count_d2_reg[7] [7]),
        .O(bin2gray[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7] [7]),
        .Q(wr_pntr_gc[7]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_4
       (.I0(Q[1]),
        .I1(WR_PNTR_RD[1]),
        .I2(Q[0]),
        .I3(WR_PNTR_RD[0]),
        .I4(ram_empty_i_i_8_n_0),
        .O(ram_empty_i_reg_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_5
       (.I0(Q[3]),
        .I1(WR_PNTR_RD[3]),
        .I2(Q[2]),
        .I3(WR_PNTR_RD[2]),
        .I4(ram_empty_i_i_9_n_0),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_8
       (.I0(WR_PNTR_RD[5]),
        .I1(Q[5]),
        .I2(WR_PNTR_RD[4]),
        .I3(Q[4]),
        .O(ram_empty_i_i_8_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_9
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .I2(WR_PNTR_RD[7]),
        .I3(Q[7]),
        .O(ram_empty_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module jtag_axi_axi_chip2chip_0_1_clk_x_pntrs__parameterized0
   (v1_reg,
    WR_PNTR_RD,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    RD_PNTR_WR,
    ram_full_fb_i_reg_0,
    Q,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d1_reg[8] ,
    \gic0.gc0.count_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_aclk,
    AR,
    axi_c2c_phy_clk,
    out);
  output [3:0]v1_reg;
  output [8:0]WR_PNTR_RD;
  output ram_empty_fb_i_reg;
  output ram_full_fb_i_reg;
  output [7:0]RD_PNTR_WR;
  output ram_full_fb_i_reg_0;
  input [7:0]Q;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [0:0]\gic0.gc0.count_d1_reg[8] ;
  input [0:0]\gic0.gc0.count_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input s_aclk;
  input [0:0]AR;
  input axi_c2c_phy_clk;
  input out;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire [8:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire [7:0]bin2gray;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gic0.gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire [0:0]\gic0.gc0.count_reg[8] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ;
  wire [6:0]gray2bin;
  wire out;
  wire p_0_out;
  wire [8:8]p_25_out;
  wire [8:0]p_3_out;
  wire [8:0]p_4_out;
  wire [8:0]p_5_out;
  wire [8:0]p_6_out;
  wire [8:8]p_7_out;
  wire [8:8]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [8:0]rd_pntr_gc;
  wire s_aclk;
  wire [3:0]v1_reg;
  wire [8:0]wr_pntr_gc;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(WR_PNTR_RD[1]),
        .I1(Q[1]),
        .I2(WR_PNTR_RD[0]),
        .I3(Q[0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(WR_PNTR_RD[3]),
        .I1(Q[3]),
        .I2(WR_PNTR_RD[2]),
        .I3(Q[2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(WR_PNTR_RD[5]),
        .I1(Q[5]),
        .I2(WR_PNTR_RD[4]),
        .I3(Q[4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(WR_PNTR_RD[7]),
        .I1(Q[7]),
        .I2(WR_PNTR_RD[6]),
        .I3(Q[6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(WR_PNTR_RD[8]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(p_25_out),
        .I1(\gic0.gc0.count_d1_reg[8] ),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(p_25_out),
        .I1(\gic0.gc0.count_reg[8] ),
        .O(ram_full_fb_i_reg_0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized6 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized7 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized8 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[8]_0 (p_3_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized9 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[8]_0 (p_4_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized10 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[0]_0 (out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] ({p_0_out,gray2bin}),
        .out(p_7_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized11 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[7] ({\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8 }),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8 ),
        .Q(RD_PNTR_WR[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ),
        .Q(RD_PNTR_WR[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ),
        .Q(RD_PNTR_WR[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(RD_PNTR_WR[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ),
        .Q(RD_PNTR_WR[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ),
        .Q(RD_PNTR_WR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ),
        .Q(RD_PNTR_WR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ),
        .Q(RD_PNTR_WR[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out),
        .Q(p_25_out));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[8] [0]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[8] [1]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[8] [2]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[8] [3]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[8] [4]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[8] [5]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[8] [6]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[7]_i_1 
       (.I0(\gc0.count_d1_reg[8] [7]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gc0.count_d1_reg[8] [8]),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[0]),
        .Q(WR_PNTR_RD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[1]),
        .Q(WR_PNTR_RD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[2]),
        .Q(WR_PNTR_RD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[3]),
        .Q(WR_PNTR_RD[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[4]),
        .Q(WR_PNTR_RD[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[5]),
        .Q(WR_PNTR_RD[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[6]),
        .Q(WR_PNTR_RD[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(p_0_out),
        .Q(WR_PNTR_RD[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(p_7_out),
        .Q(WR_PNTR_RD[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [0]),
        .I1(\gic0.gc0.count_d2_reg[8] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [1]),
        .I1(\gic0.gc0.count_d2_reg[8] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [2]),
        .I1(\gic0.gc0.count_d2_reg[8] [3]),
        .O(bin2gray[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [3]),
        .I1(\gic0.gc0.count_d2_reg[8] [4]),
        .O(bin2gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [4]),
        .I1(\gic0.gc0.count_d2_reg[8] [5]),
        .O(bin2gray[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [5]),
        .I1(\gic0.gc0.count_d2_reg[8] [6]),
        .O(bin2gray[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [6]),
        .I1(\gic0.gc0.count_d2_reg[8] [7]),
        .O(bin2gray[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[7]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [7]),
        .I1(\gic0.gc0.count_d2_reg[8] [8]),
        .O(bin2gray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[8] [8]),
        .Q(wr_pntr_gc[8]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module jtag_axi_axi_chip2chip_0_1_clk_x_pntrs__parameterized1
   (v1_reg,
    RD_PNTR_WR,
    v1_reg_0,
    S,
    \gdiff.diff_pntr_pad_reg[4] ,
    ram_empty_i_reg,
    WR_PNTR_RD,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4,
    ram_empty_i_reg_5,
    ram_empty_i_reg_6,
    Q,
    \gic0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \gic0.gc0.count_d2_reg[8] ,
    axi_c2c_phy_clk,
    AR,
    s_aclk,
    out);
  output [3:0]v1_reg;
  output [0:0]RD_PNTR_WR;
  output [3:0]v1_reg_0;
  output [3:0]S;
  output [3:0]\gdiff.diff_pntr_pad_reg[4] ;
  output ram_empty_i_reg;
  output [0:0]WR_PNTR_RD;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  output ram_empty_i_reg_4;
  output ram_empty_i_reg_5;
  output ram_empty_i_reg_6;
  input [7:0]Q;
  input [7:0]\gic0.gc0.count_reg[7] ;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input axi_c2c_phy_clk;
  input [0:0]AR;
  input s_aclk;
  input out;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire [3:0]S;
  wire [0:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire [7:0]bin2gray;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [3:0]\gdiff.diff_pntr_pad_reg[4] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire [7:0]\gic0.gc0.count_reg[7] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ;
  wire [6:0]gray2bin;
  wire out;
  wire p_0_out;
  wire [7:0]p_24_out;
  wire [7:0]p_25_out;
  wire [8:0]p_3_out;
  wire [8:0]p_4_out;
  wire [8:0]p_5_out;
  wire [8:0]p_6_out;
  wire [8:8]p_7_out;
  wire [8:8]p_8_out;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire ram_empty_i_reg_4;
  wire ram_empty_i_reg_5;
  wire ram_empty_i_reg_6;
  wire [8:0]rd_pntr_gc;
  wire s_aclk;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [8:0]wr_pntr_gc;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(p_25_out[1]),
        .I1(Q[1]),
        .I2(p_25_out[0]),
        .I3(Q[0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(p_25_out[1]),
        .I1(\gic0.gc0.count_reg[7] [1]),
        .I2(p_25_out[0]),
        .I3(\gic0.gc0.count_reg[7] [0]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(p_24_out[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .I2(p_24_out[0]),
        .I3(\gc0.count_d1_reg[8] [0]),
        .O(ram_empty_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(p_24_out[1]),
        .I1(\gc0.count_reg[7] [1]),
        .I2(p_24_out[0]),
        .I3(\gc0.count_reg[7] [0]),
        .O(ram_empty_i_reg_6));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(p_25_out[3]),
        .I1(Q[3]),
        .I2(p_25_out[2]),
        .I3(Q[2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(p_25_out[3]),
        .I1(\gic0.gc0.count_reg[7] [3]),
        .I2(p_25_out[2]),
        .I3(\gic0.gc0.count_reg[7] [2]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(p_24_out[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .I2(p_24_out[2]),
        .I3(\gc0.count_d1_reg[8] [2]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(p_24_out[2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(p_24_out[3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_i_reg_5));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(p_25_out[5]),
        .I1(Q[5]),
        .I2(p_25_out[4]),
        .I3(Q[4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(p_25_out[5]),
        .I1(\gic0.gc0.count_reg[7] [5]),
        .I2(p_25_out[4]),
        .I3(\gic0.gc0.count_reg[7] [4]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(p_24_out[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(p_24_out[5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(p_24_out[4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(p_24_out[5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_i_reg_4));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(p_25_out[7]),
        .I1(Q[7]),
        .I2(p_25_out[6]),
        .I3(Q[6]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(p_25_out[7]),
        .I1(\gic0.gc0.count_reg[7] [7]),
        .I2(p_25_out[6]),
        .I3(\gic0.gc0.count_reg[7] [6]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(p_24_out[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(p_24_out[7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(p_24_out[6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(p_24_out[7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(ram_empty_i_reg_3));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized12 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .out(out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized13 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized14 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[8]_0 (p_3_out),
        .out(out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized15 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[8]_0 (p_4_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized16 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[0]_0 (out),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] ({p_0_out,gray2bin}),
        .out(p_7_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized17 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.rd_pntr_bin_reg[7] ({\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8 }),
        .out(p_8_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8 ),
        .Q(p_25_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7 ),
        .Q(p_25_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6 ),
        .Q(p_25_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(p_25_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4 ),
        .Q(p_25_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3 ),
        .Q(p_25_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2 ),
        .Q(p_25_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1 ),
        .Q(p_25_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out),
        .Q(RD_PNTR_WR));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[8] [0]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[8] [1]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[8] [2]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[8] [3]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[8] [4]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[8] [5]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[8] [6]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[7]_i_1 
       (.I0(\gc0.count_d1_reg[8] [7]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gc0.count_d1_reg[8] [8]),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[0]),
        .Q(p_24_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[1]),
        .Q(p_24_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[2]),
        .Q(p_24_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[3]),
        .Q(p_24_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[4]),
        .Q(p_24_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[5]),
        .Q(p_24_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[6]),
        .Q(p_24_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(p_0_out),
        .Q(p_24_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(p_7_out),
        .Q(WR_PNTR_RD));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [0]),
        .I1(\gic0.gc0.count_d2_reg[8] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [1]),
        .I1(\gic0.gc0.count_d2_reg[8] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [2]),
        .I1(\gic0.gc0.count_d2_reg[8] [3]),
        .O(bin2gray[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [3]),
        .I1(\gic0.gc0.count_d2_reg[8] [4]),
        .O(bin2gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [4]),
        .I1(\gic0.gc0.count_d2_reg[8] [5]),
        .O(bin2gray[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [5]),
        .I1(\gic0.gc0.count_d2_reg[8] [6]),
        .O(bin2gray[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [6]),
        .I1(\gic0.gc0.count_d2_reg[8] [7]),
        .O(bin2gray[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[7]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[8] [7]),
        .I1(\gic0.gc0.count_d2_reg[8] [8]),
        .O(bin2gray[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[8] [8]),
        .Q(wr_pntr_gc[8]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__0
       (.I0(p_25_out[7]),
        .I1(Q[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2
       (.I0(p_25_out[6]),
        .I1(Q[6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3
       (.I0(p_25_out[5]),
        .I1(Q[5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4
       (.I0(p_25_out[4]),
        .I1(Q[4]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_1
       (.I0(p_25_out[3]),
        .I1(Q[3]),
        .O(\gdiff.diff_pntr_pad_reg[4] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2
       (.I0(p_25_out[2]),
        .I1(Q[2]),
        .O(\gdiff.diff_pntr_pad_reg[4] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3
       (.I0(p_25_out[1]),
        .I1(Q[1]),
        .O(\gdiff.diff_pntr_pad_reg[4] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4
       (.I0(p_25_out[0]),
        .I1(Q[0]),
        .O(\gdiff.diff_pntr_pad_reg[4] [0]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized0
   (ram_empty_fb_i_reg,
    v1_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[8] ,
    E,
    comp1);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gnxpm_cdc.wr_pntr_bin_reg[8] ;
  input [0:0]E;
  input comp1;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gnxpm_cdc.wr_pntr_bin_reg[8] ;
  wire ram_empty_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gnxpm_cdc.wr_pntr_bin_reg[8] }));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_empty_i_i_1__1
       (.I0(comp0),
        .I1(E),
        .I2(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized1
   (comp1,
    v1_reg,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized2
   (comp1,
    \gic0.gc0.count_d1_reg[0] ,
    \gic0.gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d1_reg[7] ,
    \gnxpm_cdc.rd_pntr_bin_reg[8] );
  output comp1;
  input \gic0.gc0.count_d1_reg[0] ;
  input \gic0.gc0.count_d1_reg[3] ;
  input \gic0.gc0.count_d1_reg[4] ;
  input \gic0.gc0.count_d1_reg[7] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire \gic0.gc0.count_d1_reg[4] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gic0.gc0.count_d1_reg[7] ,\gic0.gc0.count_d1_reg[4] ,\gic0.gc0.count_d1_reg[3] ,\gic0.gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gnxpm_cdc.rd_pntr_bin_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized3
   (ram_full_fb_i_reg,
    \gic0.gc0.count_reg[1] ,
    \gic0.gc0.count_reg[2] ,
    \gic0.gc0.count_reg[4] ,
    \gic0.gc0.count_reg[7] ,
    \gnxpm_cdc.rd_pntr_bin_reg[8] ,
    ram_full_fb_i_reg_0,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_wvalid);
  output ram_full_fb_i_reg;
  input \gic0.gc0.count_reg[1] ;
  input \gic0.gc0.count_reg[2] ;
  input \gic0.gc0.count_reg[4] ;
  input \gic0.gc0.count_reg[7] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  input ram_full_fb_i_reg_0;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_wvalid;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp2;
  wire \gic0.gc0.count_reg[1] ;
  wire \gic0.gc0.count_reg[2] ;
  wire \gic0.gc0.count_reg[4] ;
  wire \gic0.gc0.count_reg[7] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire s_axi_wvalid;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gic0.gc0.count_reg[7] ,\gic0.gc0.count_reg[4] ,\gic0.gc0.count_reg[2] ,\gic0.gc0.count_reg[1] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gnxpm_cdc.rd_pntr_bin_reg[8] }));
  LUT5 #(
    .INIT(32'h00040000)) 
    ram_full_i_i_2__3
       (.I0(ram_full_fb_i_reg_0),
        .I1(comp2),
        .I2(out),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(s_axi_wvalid),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized4
   (comp0,
    \gnxpm_cdc.wr_pntr_bin_reg[1] ,
    \gnxpm_cdc.wr_pntr_bin_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    \gc0.count_d1_reg[8] );
  output comp0;
  input \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input \gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gc0.count_d1_reg[8] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gnxpm_cdc.wr_pntr_bin_reg[6] ,\gnxpm_cdc.wr_pntr_bin_reg[4] ,\gnxpm_cdc.wr_pntr_bin_reg[3] ,\gnxpm_cdc.wr_pntr_bin_reg[1] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized5
   (comp1,
    \gnxpm_cdc.wr_pntr_bin_reg[1] ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    \gc0.count_reg[8] );
  output comp1;
  input \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input \gc0.count_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gnxpm_cdc.wr_pntr_bin_reg[6] ,\gnxpm_cdc.wr_pntr_bin_reg[4] ,\gnxpm_cdc.wr_pntr_bin_reg[2] ,\gnxpm_cdc.wr_pntr_bin_reg[1] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized6
   (comp1,
    v1_reg,
    \gic0.gc0.count_d1_reg[8] );
  output comp1;
  input [3:0]v1_reg;
  input \gic0.gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gic0.gc0.count_d1_reg[8] ;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gic0.gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module jtag_axi_axi_chip2chip_0_1_compare__parameterized7
   (ram_full_fb_i_reg,
    v1_reg_0,
    \gic0.gc0.count_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    comp1,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 );
  output ram_full_fb_i_reg;
  input [3:0]v1_reg_0;
  input \gic0.gc0.count_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input comp1;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire \gic0.gc0.count_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gic0.gc0.count_reg[8] }));
  LUT4 #(
    .INIT(16'h00F2)) 
    ram_full_i_i_1
       (.I0(comp2),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(comp1),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module jtag_axi_axi_chip2chip_0_1_dmem
   (\gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[0]_3 ,
    \gpr1.dout_i_reg[1]_3 ,
    \gpr1.dout_i_reg[2]_3 ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[3]_3 ,
    \gpr1.dout_i_reg[4]_3 ,
    \gpr1.dout_i_reg[5]_3 ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    \gpr1.dout_i_reg[6]_3 ,
    \gpr1.dout_i_reg[7]_3 ,
    \gpr1.dout_i_reg[8]_3 ,
    \goreg_dm.dout_i_reg[8] ,
    axi_c2c_phy_clk,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] ,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    E,
    \gc0.count_d1_reg[7] ,
    s_aclk,
    AR);
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[0]_3 ;
  output \gpr1.dout_i_reg[1]_3 ;
  output \gpr1.dout_i_reg[2]_3 ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[3]_3 ;
  output \gpr1.dout_i_reg[4]_3 ;
  output \gpr1.dout_i_reg[5]_3 ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output \gpr1.dout_i_reg[6]_3 ;
  output \gpr1.dout_i_reg[7]_3 ;
  output \gpr1.dout_i_reg[8]_3 ;
  output [8:0]\goreg_dm.dout_i_reg[8] ;
  input axi_c2c_phy_clk;
  input [8:0]Q;
  input ram_full_i_reg;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[7] ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [8:0]\goreg_dm.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[0]_3 ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[1]_3 ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[2]_3 ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[3]_3 ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[4]_3 ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[5]_3 ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[6]_3 ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[7]_3 ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire \gpr1.dout_i_reg[8]_3 ;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[0]_0 ),
        .DOB(\gpr1.dout_i_reg[1]_0 ),
        .DOC(\gpr1.dout_i_reg[2]_0 ),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[3]_0 ),
        .DOB(\gpr1.dout_i_reg[4]_0 ),
        .DOC(\gpr1.dout_i_reg[5]_0 ),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[6]_0 ),
        .DOB(\gpr1.dout_i_reg[7]_0 ),
        .DOC(\gpr1.dout_i_reg[8]_0 ),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[0]_2 ),
        .DOB(\gpr1.dout_i_reg[1]_2 ),
        .DOC(\gpr1.dout_i_reg[2]_2 ),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[3]_2 ),
        .DOB(\gpr1.dout_i_reg[4]_2 ),
        .DOC(\gpr1.dout_i_reg[5]_2 ),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[6]_2 ),
        .DOB(\gpr1.dout_i_reg[7]_2 ),
        .DOC(\gpr1.dout_i_reg[8]_2 ),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(\gic0.gc0.count_d2_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[0]_3 ),
        .DOB(\gpr1.dout_i_reg[1]_3 ),
        .DOC(\gpr1.dout_i_reg[2]_3 ),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(ram_full_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[3]_3 ),
        .DOB(\gpr1.dout_i_reg[4]_3 ),
        .DOC(\gpr1.dout_i_reg[5]_3 ),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(ram_full_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[6]_3 ),
        .DOB(\gpr1.dout_i_reg[7]_3 ),
        .DOC(\gpr1.dout_i_reg[8]_3 ),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(ram_full_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[0]),
        .DIB(Q[1]),
        .DIC(Q[2]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[0]_1 ),
        .DOB(\gpr1.dout_i_reg[1]_1 ),
        .DOC(\gpr1.dout_i_reg[2]_1 ),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[3]),
        .DIB(Q[4]),
        .DIC(Q[5]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[3]_1 ),
        .DOB(\gpr1.dout_i_reg[4]_1 ),
        .DOC(\gpr1.dout_i_reg[5]_1 ),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gic0.gc0.count_d2_reg[5] ),
        .DIA(Q[6]),
        .DIB(Q[7]),
        .DIC(Q[8]),
        .DID(1'b0),
        .DOA(\gpr1.dout_i_reg[6]_1 ),
        .DOB(\gpr1.dout_i_reg[7]_1 ),
        .DOC(\gpr1.dout_i_reg[8]_1 ),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(axi_c2c_phy_clk),
        .WE(\gic0.gc0.count_d2_reg[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [0]),
        .Q(\goreg_dm.dout_i_reg[8] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [1]),
        .Q(\goreg_dm.dout_i_reg[8] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [2]),
        .Q(\goreg_dm.dout_i_reg[8] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [3]),
        .Q(\goreg_dm.dout_i_reg[8] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [4]),
        .Q(\goreg_dm.dout_i_reg[8] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [5]),
        .Q(\goreg_dm.dout_i_reg[8] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [6]),
        .Q(\goreg_dm.dout_i_reg[8] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [7]),
        .Q(\goreg_dm.dout_i_reg[8] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[7] [8]),
        .Q(\goreg_dm.dout_i_reg[8] [8]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    \slot_select_reg[1] ,
    s_axi_awready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \slot_select_reg[2] ,
    \goreg_bm.dout_i_reg[5] ,
    \slot_select_reg[2]_0 ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    s_axi_awvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output \slot_select_reg[1] ;
  output s_axi_awready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [1:0]slot_select;
  input \slot_select_reg[2] ;
  input [1:0]\goreg_bm.dout_i_reg[5] ;
  input \slot_select_reg[2]_0 ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input s_axi_awvalid;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[0] ;
  wire full_int;
  wire fwft_rst_done;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [1:0]\goreg_bm.dout_i_reg[5] ;
  wire \gr1.gr1_int.rfwft/fwft_rst_done_q ;
  wire \gr1.gr1_int.rfwft/p_1_out ;
  wire \mux_by_4.data_count_reg[3] ;
  wire out;
  wire [7:0]p_0_out;
  wire [7:0]p_13_out;
  wire p_20_out;
  wire [7:0]p_24_out;
  wire [7:0]p_25_out;
  wire p_6_out;
  wire [7:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_6;
  wire rstblk_n_9;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [1:0]slot_select;
  wire \slot_select_reg[1] ;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tdm_user_data_ready;
  wire tmp_ram_rd_en;
  wire tx_phy_ready;
  wire wr_rst_busy_i2_out;

  jtag_axi_axi_chip2chip_0_1_clk_x_pntrs_69 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(rstblk_n_6),
        .Q(rd_pntr_plus1),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (p_0_out),
        .\gic0.gc0.count_d2_reg[7] (p_13_out),
        .out(rstblk_n_0),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .E(fwft_rst_done),
        .Q(Q[3]),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[0]_0 (rstblk_n_9),
        .SR(\gr1.gr1_int.rfwft/p_1_out ),
        .WR_PNTR_RD(p_24_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gc0.count_d1_reg[7] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gc0.count_d1_reg[7]_0 (rd_pntr_plus1),
        .\gc0.count_reg[1] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\gc0.count_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\goreg_bm.dout_i_reg[51] (p_6_out),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (rd_rst_i[2]),
        .out(out),
        .slot_select(slot_select[0]),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .E(p_20_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .SR(rstblk_n_6),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .out(full_int),
        .s_aclk(s_aclk),
        .s_axi_awvalid(s_axi_awvalid),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  jtag_axi_axi_chip2chip_0_1_memory \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIADI(DIADI),
        .E(p_20_out),
        .Q(p_13_out),
        .SR(rd_rst_i[0]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (p_0_out),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5] ),
        .\gpregsm1.curr_fwft_state_reg[1] (p_6_out),
        .\mux_by_4.data_count_reg[3] (Q),
        .out(rstblk_n_0),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .slot_select(slot_select),
        .\slot_select_reg[2] (\slot_select_reg[2] ),
        .\slot_select_reg[2]_0 (\slot_select_reg[2]_0 ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo_70 rstblk
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (rst_full_gen_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (p_20_out),
        .E(fwft_rst_done),
        .SR(rstblk_n_6),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gfwft_rst_done.fwft_rst_done_reg (rstblk_n_9),
        .\gpregsm1.user_valid_reg (\gr1.gr1_int.rfwft/p_1_out ),
        .out(rstblk_n_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .ram_empty_i_reg({rd_rst_i[2],rd_rst_i[0]}),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(full_int),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo_113
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    next_int_ch2_ready,
    s_axi_arready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg,
    s_axi_arvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output next_int_ch2_ready;
  output s_axi_arready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;
  input s_axi_arvalid;

  wire [3:0]Q;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[1] ;
  wire empty_fwft_i_reg;
  wire full_int;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gr1.gr1_int.rfwft/fwft_rst_done_q ;
  wire \gr1.gr1_int.rfwft/p_1_out ;
  wire \mux_by_4.data_count_reg[3] ;
  wire next_int_ch2_ready;
  wire out;
  wire [7:0]p_0_out;
  wire [7:0]p_13_out;
  wire p_20_out;
  wire [7:0]p_24_out;
  wire [7:0]p_25_out;
  wire p_6_out;
  wire [7:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_6;
  wire rstblk_n_9;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tdm_user_data_ready;
  wire tmp_ram_rd_en;
  wire tx_phy_ready;
  wire wr_rst_busy_i2_out;

  jtag_axi_axi_chip2chip_0_1_clk_x_pntrs_114 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(rstblk_n_6),
        .Q(rd_pntr_plus1),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (p_0_out),
        .\gic0.gc0.count_d2_reg[7] (p_13_out),
        .out(rstblk_n_0),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_empty_i_reg_0(p_24_out),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .ram_full_i_reg(p_25_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_rd_logic_115 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(Q[3]),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[0]_0 (rstblk_n_9),
        .SR(\gr1.gr1_int.rfwft/p_1_out ),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\ctrl_info_reg[1] (\ctrl_info_reg[1] ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gc0.count_d1_reg[7] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gc0.count_d1_reg[7]_0 (rd_pntr_plus1),
        .\gc0.count_reg[1] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\gc0.count_reg[7] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] (p_24_out),
        .\goreg_bm.dout_i_reg[51] (p_6_out),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .next_int_ch2_ready(next_int_ch2_ready),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (rd_rst_i[2]),
        .out(out),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_wr_logic_116 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .E(p_20_out),
        .Q(p_13_out),
        .SR(rstblk_n_6),
        .\gnxpm_cdc.rd_pntr_bin_reg[7] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .out(full_int),
        .s_aclk(s_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  jtag_axi_axi_chip2chip_0_1_memory_117 \gntv_or_sync_fifo.mem 
       (.E(p_20_out),
        .Q(p_13_out),
        .SR(rd_rst_i[0]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_6_out),
        .\mux_by_4.data_count_reg[3] (Q),
        .out(rstblk_n_0),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .slot_select(slot_select),
        .\tdm_data_out_reg[10] (\tdm_data_out_reg[10] ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .\tdm_data_out_reg[9] (\tdm_data_out_reg[9] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo_118 rstblk
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (rst_full_gen_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (p_20_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .SR(rstblk_n_6),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gfwft_rst_done.fwft_rst_done_reg (rstblk_n_9),
        .\gpregsm1.user_valid_reg (\gr1.gr1_int.rfwft/p_1_out ),
        .out(rstblk_n_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .ram_empty_i_reg({rd_rst_i[2],rd_rst_i[0]}),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(full_int),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo__parameterized0
   (out,
    s_axi_wready,
    Q,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    br_fifo_reset,
    slot_select,
    tdm_user_data_ready,
    s_axi_wvalid);
  output out;
  output s_axi_wready;
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input br_fifo_reset;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input s_axi_wvalid;

  wire [37:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire full_int;
  wire \gntv_or_sync_fifo.gcx.clkx_n_13 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_23 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_5 ;
  wire \gr1.gr1_int.rfwft/fwft_rst_done_q ;
  wire \gr1.gr1_int.rfwft/p_1_out ;
  wire [3:0]\gras.rsts/c1/v1_reg ;
  wire \gwas.wsts/comp1 ;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_13_out;
  wire [8:8]p_14_out;
  wire p_20_out;
  wire [8:0]p_24_out;
  wire [7:0]p_25_out;
  wire p_6_out;
  wire [7:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_11;
  wire rstblk_n_5;
  wire rstblk_n_8;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;
  wire tmp_ram_rd_en;
  wire [8:8]wr_pntr_plus2;

  jtag_axi_axi_chip2chip_0_1_clk_x_pntrs__parameterized0 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(rstblk_n_5),
        .Q(rd_pntr_plus1),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gic0.gc0.count_d1_reg[8] (p_14_out),
        .\gic0.gc0.count_d2_reg[8] (p_13_out),
        .\gic0.gc0.count_reg[8] (wr_pntr_plus2),
        .out(rstblk_n_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_13 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_23 ),
        .s_aclk(s_aclk),
        .v1_reg(\gras.rsts/c1/v1_reg ));
  jtag_axi_axi_chip2chip_0_1_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(rd_pntr_plus1),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[0]_0 (rstblk_n_8),
        .SR(\gr1.gr1_int.rfwft/p_1_out ),
        .WR_PNTR_RD(p_24_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[8] (\gntv_or_sync_fifo.gcx.clkx_n_13 ),
        .\goreg_bm.dout_i_reg[37] (p_6_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (rd_rst_i[2]),
        .out(out),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready),
        .v1_reg(\gras.rsts/c1/v1_reg ));
  jtag_axi_axi_chip2chip_0_1_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (p_13_out),
        .E(p_20_out),
        .Q(p_14_out),
        .RD_PNTR_WR(p_25_out),
        .SR(rstblk_n_5),
        .comp1(\gwas.wsts/comp1 ),
        .\gic0.gc0.count_d1_reg[8] (wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[8] (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[8]_0 (\gntv_or_sync_fifo.gcx.clkx_n_23 ),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_11),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .out(full_int),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .s_aclk(s_aclk),
        .s_axi_wvalid(s_axi_wvalid));
  jtag_axi_axi_chip2chip_0_1_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(p_20_out),
        .Q(Q),
        .SR(rd_rst_i[0]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gic0.gc0.count_d2_reg[8] (p_13_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_6_out),
        .out(rstblk_n_0),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo rstblk
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_20_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .SR(rstblk_n_5),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .comp1(\gwas.wsts/comp1 ),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gfwft_rst_done.fwft_rst_done_reg (rstblk_n_8),
        .\gpregsm1.user_valid_reg (\gr1.gr1_int.rfwft/p_1_out ),
        .out(rstblk_n_0),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_empty_i_reg({rd_rst_i[2],rd_rst_i[0]}),
        .ram_full_fb_i_reg(rst_full_gen_i),
        .ram_full_fb_i_reg_0(rstblk_n_11),
        .ram_full_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_fb_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(full_int),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo__parameterized1
   (D,
    s_axi_rvalid,
    \s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    \data_out_reg[41] ,
    br_fifo_reset,
    rd_ch_data_valid,
    s_axi_rready);
  output [0:0]D;
  output s_axi_rvalid;
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input [41:0]\data_out_reg[41] ;
  input br_fifo_reset;
  input rd_ch_data_valid;
  input s_axi_rready;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [41:0]\data_out_reg[41] ;
  wire full_int;
  wire \gntv_or_sync_fifo.gcx.clkx_n_10 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_13 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_15 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_16 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_17 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_19 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_20 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_21 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_22 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_23 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_24 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_25 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gr1.gr1_int.rfwft/fwft_rst_done_q ;
  wire [3:0]\gwas.wsts/c1/v1_reg ;
  wire [3:0]\gwas.wsts/c2/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_13_out;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire [8:8]p_24_out;
  wire [8:8]p_25_out;
  wire p_6_out;
  wire prog_full_int;
  wire rd_ch_data_valid;
  wire [7:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_10;
  wire rstblk_n_11;
  wire rstblk_n_6;
  wire rstblk_n_7;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire tmp_ram_rd_en;
  wire [7:0]wr_pntr_plus2;
  wire wr_rst_busy_i2_out;
  wire wr_rst_pf_as;

  jtag_axi_axi_chip2chip_0_1_clk_x_pntrs__parameterized1 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(rstblk_n_6),
        .Q(p_14_out),
        .RD_PNTR_WR(p_25_out),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_9 ,\gntv_or_sync_fifo.gcx.clkx_n_10 ,\gntv_or_sync_fifo.gcx.clkx_n_11 ,\gntv_or_sync_fifo.gcx.clkx_n_12 }),
        .WR_PNTR_RD(p_24_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gdiff.diff_pntr_pad_reg[4] ({\gntv_or_sync_fifo.gcx.clkx_n_13 ,\gntv_or_sync_fifo.gcx.clkx_n_14 ,\gntv_or_sync_fifo.gcx.clkx_n_15 ,\gntv_or_sync_fifo.gcx.clkx_n_16 }),
        .\gic0.gc0.count_d2_reg[8] (p_13_out),
        .\gic0.gc0.count_reg[7] (wr_pntr_plus2),
        .out(rstblk_n_0),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_17 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_19 ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_20 ),
        .ram_empty_i_reg_2(\gntv_or_sync_fifo.gcx.clkx_n_21 ),
        .ram_empty_i_reg_3(\gntv_or_sync_fifo.gcx.clkx_n_22 ),
        .ram_empty_i_reg_4(\gntv_or_sync_fifo.gcx.clkx_n_23 ),
        .ram_empty_i_reg_5(\gntv_or_sync_fifo.gcx.clkx_n_24 ),
        .ram_empty_i_reg_6(\gntv_or_sync_fifo.gcx.clkx_n_25 ),
        .s_aclk(s_aclk),
        .v1_reg(\gwas.wsts/c1/v1_reg ),
        .v1_reg_0(\gwas.wsts/c2/v1_reg ));
  jtag_axi_axi_chip2chip_0_1_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q(p_0_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[0]_0 (rstblk_n_10),
        .SR(rstblk_n_11),
        .WR_PNTR_RD(p_24_out),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gnxpm_cdc.wr_pntr_bin_reg[1] (\gntv_or_sync_fifo.gcx.clkx_n_21 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[1]_0 (\gntv_or_sync_fifo.gcx.clkx_n_25 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_24 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_20 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_19 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4]_0 (\gntv_or_sync_fifo.gcx.clkx_n_23 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gntv_or_sync_fifo.gcx.clkx_n_17 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6]_0 (\gntv_or_sync_fifo.gcx.clkx_n_22 ),
        .\goreg_bm.dout_i_reg[41] (p_6_out),
        .out(rd_rst_i[2]),
        .s_aclk(s_aclk),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_6),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_13_out),
        .E(p_20_out),
        .Q(p_14_out),
        .RD_PNTR_WR(p_25_out),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_9 ,\gntv_or_sync_fifo.gcx.clkx_n_10 ,\gntv_or_sync_fifo.gcx.clkx_n_11 ,\gntv_or_sync_fifo.gcx.clkx_n_12 }),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gic0.gc0.count_d1_reg[7] (wr_pntr_plus2),
        .\gic0.gc0.count_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] ({\gntv_or_sync_fifo.gcx.clkx_n_13 ,\gntv_or_sync_fifo.gcx.clkx_n_14 ,\gntv_or_sync_fifo.gcx.clkx_n_15 ,\gntv_or_sync_fifo.gcx.clkx_n_16 }),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_7),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (wr_rst_pf_as),
        .out(full_int),
        .prog_full_int(prog_full_int),
        .rd_ch_data_valid(rd_ch_data_valid),
        .v1_reg(\gwas.wsts/c1/v1_reg ),
        .v1_reg_0(\gwas.wsts/c2/v1_reg ),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  jtag_axi_axi_chip2chip_0_1_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.E(p_20_out),
        .Q(p_0_out),
        .SR(rd_rst_i[0]),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (p_13_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_6_out),
        .out(rstblk_n_0),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo_30 rstblk
       (.AR(rstblk_n_6),
        .D(D),
        .E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .SR(rstblk_n_11),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .fwft_rst_done_q(\gr1.gr1_int.rfwft/fwft_rst_done_q ),
        .\gdiff.diff_pntr_pad_reg[2] (wr_rst_pf_as),
        .\gfwft_rst_done.fwft_rst_done_reg (rstblk_n_10),
        .out(rstblk_n_0),
        .prog_full_int(prog_full_int),
        .ram_empty_i_reg({rd_rst_i[2],rd_rst_i[0]}),
        .ram_full_fb_i_reg(rstblk_n_7),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(full_int),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\tdm_data_out_reg[2] (rst_full_gen_i),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo__parameterized2
   (out,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    D,
    s_axi_bvalid,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    \s_axi_bresp[1] ,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    br_ch_data_valid,
    s_axi_bready,
    \gc0.count_d1_reg[7] );
  output out;
  output \gic0.gc0.count_d1_reg[7] ;
  output \gic0.gc0.count_d1_reg[7]_0 ;
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [0:0]D;
  output s_axi_bvalid;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  output [8:0]\s_axi_bresp[1] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input [8:0]Q;
  input ram_full_i_reg;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input br_ch_data_valid;
  input s_axi_bready;
  input [8:0]\gc0.count_d1_reg[7] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_1 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_10 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_15 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_2 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_3 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_7 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire out;
  wire [5:0]p_0_out;
  wire [5:0]p_12_out;
  wire [7:0]p_13_out;
  wire [7:0]p_22_out;
  wire p_5_out;
  wire prog_full_int;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_rd_en_i;
  wire [4:1]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;
  wire [7:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  jtag_axi_axi_chip2chip_0_1_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .Q(p_13_out),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_1 ,\gntv_or_sync_fifo.gcx.clkx_n_2 ,\gntv_or_sync_fifo.gcx.clkx_n_3 ,\gntv_or_sync_fifo.gcx.clkx_n_4 }),
        .WR_PNTR_RD({p_22_out[7:5],p_22_out[0]}),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] ({\gnxpm_cdc.rd_pntr_gc_reg[7] ,p_0_out}),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .\gdiff.diff_pntr_pad_reg[4] ({\gntv_or_sync_fifo.gcx.clkx_n_6 ,\gntv_or_sync_fifo.gcx.clkx_n_7 ,\gntv_or_sync_fifo.gcx.clkx_n_8 ,\gntv_or_sync_fifo.gcx.clkx_n_9 }),
        .\gic0.gc0.count_d2_reg[7] ({\gnxpm_cdc.wr_pntr_gc_reg[7] ,p_12_out}),
        .\gic0.gc0.count_reg[7] (wr_pntr_plus2),
        .\gnxpm_cdc.wr_pntr_bin_reg[0]_0 (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_10 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_15 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_rd_logic__parameterized2 \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .E(p_5_out),
        .Q(rd_pntr_plus1),
        .WR_PNTR_RD({p_22_out[7:5],p_22_out[0]}),
        .\gc0.count_reg[0] (ram_rd_en_i),
        .\gc0.count_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_15 ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] ({\gnxpm_cdc.rd_pntr_gc_reg[7] ,p_0_out}),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gntv_or_sync_fifo.gcx.clkx_n_10 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  jtag_axi_axi_chip2chip_0_1_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .Q(p_13_out),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_1 ,\gntv_or_sync_fifo.gcx.clkx_n_2 ,\gntv_or_sync_fifo.gcx.clkx_n_3 ,\gntv_or_sync_fifo.gcx.clkx_n_4 }),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7]_0 (wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[1] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] ({\gntv_or_sync_fifo.gcx.clkx_n_6 ,\gntv_or_sync_fifo.gcx.clkx_n_7 ,\gntv_or_sync_fifo.gcx.clkx_n_8 ,\gntv_or_sync_fifo.gcx.clkx_n_9 }),
        .\gnxpm_cdc.rd_pntr_bin_reg[3]_0 (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] ({\gnxpm_cdc.wr_pntr_gc_reg[7] ,p_12_out}),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (out),
        .out(\gic0.gc0.count_d1_reg[7]_0 ),
        .prog_full_int(prog_full_int));
  jtag_axi_axi_chip2chip_0_1_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.AR(rd_rst_i[0]),
        .E(ram_rd_en_i),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[5] (p_0_out),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d2_reg[5] (p_12_out),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4] (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5] (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8] (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_2 ),
        .\gpregsm1.curr_fwft_state_reg[0] (p_5_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ));
  jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo__parameterized0 rstblk
       (.D(D),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .out(wr_rst_i),
        .prog_full_int(prog_full_int),
        .s_aclk(s_aclk),
        .\tdm_data_out_reg[3] (out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_top
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    \slot_select_reg[1] ,
    s_axi_awready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \slot_select_reg[2] ,
    \goreg_bm.dout_i_reg[5] ,
    \slot_select_reg[2]_0 ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    s_axi_awvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output \slot_select_reg[1] ;
  output s_axi_awready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [1:0]slot_select;
  input \slot_select_reg[2] ;
  input [1:0]\goreg_bm.dout_i_reg[5] ;
  input \slot_select_reg[2]_0 ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input s_axi_awvalid;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [1:0]\goreg_bm.dout_i_reg[5] ;
  wire \mux_by_4.data_count_reg[3] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [1:0]slot_select;
  wire \slot_select_reg[1] ;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo \grf.rf 
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .slot_select(slot_select),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .\slot_select_reg[2] (\slot_select_reg[2] ),
        .\slot_select_reg[2]_0 (\slot_select_reg[2]_0 ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_top_112
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    next_int_ch2_ready,
    s_axi_arready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg,
    s_axi_arvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output next_int_ch2_ready;
  output s_axi_arready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;
  input s_axi_arvalid;

  wire [3:0]Q;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[1] ;
  wire empty_fwft_i_reg;
  wire \mux_by_4.data_count_reg[3] ;
  wire next_int_ch2_ready;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo_113 \grf.rf 
       (.Q(Q),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[1] (\ctrl_info_reg[1] ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .next_int_ch2_ready(next_int_ch2_ready),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .\tdm_data_out_reg[10] (\tdm_data_out_reg[10] ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .\tdm_data_out_reg[9] (\tdm_data_out_reg[9] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_top__parameterized0
   (out,
    s_axi_wready,
    Q,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    br_fifo_reset,
    slot_select,
    tdm_user_data_ready,
    s_axi_wvalid);
  output out;
  output s_axi_wready;
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input br_fifo_reset;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input s_axi_wvalid;

  wire [37:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_top__parameterized1
   (D,
    s_axi_rvalid,
    \s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    \data_out_reg[41] ,
    br_fifo_reset,
    rd_ch_data_valid,
    s_axi_rready);
  output [0:0]D;
  output s_axi_rvalid;
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input [41:0]\data_out_reg[41] ;
  input br_fifo_reset;
  input rd_ch_data_valid;
  input s_axi_rready;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [41:0]\data_out_reg[41] ;
  wire rd_ch_data_valid;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_top__parameterized2
   (out,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    D,
    s_axi_bvalid,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    \s_axi_bresp[1] ,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    br_ch_data_valid,
    s_axi_bready,
    \gc0.count_d1_reg[7] );
  output out;
  output \gic0.gc0.count_d1_reg[7] ;
  output \gic0.gc0.count_d1_reg[7]_0 ;
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [0:0]D;
  output s_axi_bvalid;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  output [8:0]\s_axi_bresp[1] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input [8:0]Q;
  input ram_full_i_reg;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input br_ch_data_valid;
  input s_axi_bready;
  input [8:0]\gc0.count_d1_reg[7] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7]_0 (\gic0.gc0.count_d1_reg[7]_0 ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\gnxpm_cdc.wr_pntr_gc_reg[7] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4] (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5] (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8] (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_2 ),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    \slot_select_reg[1] ,
    s_axi_awready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \slot_select_reg[2] ,
    \goreg_bm.dout_i_reg[5] ,
    \slot_select_reg[2]_0 ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    s_axi_awvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output \slot_select_reg[1] ;
  output s_axi_awready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [1:0]slot_select;
  input \slot_select_reg[2] ;
  input [1:0]\goreg_bm.dout_i_reg[5] ;
  input \slot_select_reg[2]_0 ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input s_axi_awvalid;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [1:0]\goreg_bm.dout_i_reg[5] ;
  wire \mux_by_4.data_count_reg[3] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [1:0]slot_select;
  wire \slot_select_reg[1] ;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .slot_select(slot_select),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .\slot_select_reg[2] (\slot_select_reg[2] ),
        .\slot_select_reg[2]_0 (\slot_select_reg[2]_0 ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_110
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    next_int_ch2_ready,
    s_axi_arready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg,
    s_axi_arvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output next_int_ch2_ready;
  output s_axi_arready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;
  input s_axi_arvalid;

  wire [3:0]Q;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[1] ;
  wire empty_fwft_i_reg;
  wire \mux_by_4.data_count_reg[3] ;
  wire next_int_ch2_ready;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth_111 inst_fifo_gen
       (.Q(Q),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[1] (\ctrl_info_reg[1] ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .next_int_ch2_ready(next_int_ch2_ready),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .\tdm_data_out_reg[10] (\tdm_data_out_reg[10] ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .\tdm_data_out_reg[9] (\tdm_data_out_reg[9] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3__parameterized0
   (out,
    s_axi_wready,
    Q,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    br_fifo_reset,
    slot_select,
    tdm_user_data_ready,
    s_axi_wvalid);
  output out;
  output s_axi_wready;
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input br_fifo_reset;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input s_axi_wvalid;

  wire [37:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth__parameterized0 inst_fifo_gen
       (.Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3__parameterized1
   (D,
    s_axi_rvalid,
    \s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    \data_out_reg[41] ,
    br_fifo_reset,
    rd_ch_data_valid,
    s_axi_rready);
  output [0:0]D;
  output s_axi_rvalid;
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input [41:0]\data_out_reg[41] ;
  input br_fifo_reset;
  input rd_ch_data_valid;
  input s_axi_rready;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [41:0]\data_out_reg[41] ;
  wire rd_ch_data_valid;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3__parameterized2
   (out,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    D,
    s_axi_bvalid,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    \s_axi_bresp[1] ,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    br_ch_data_valid,
    s_axi_bready,
    \gc0.count_d1_reg[7] );
  output out;
  output \gic0.gc0.count_d1_reg[7] ;
  output \gic0.gc0.count_d1_reg[7]_0 ;
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [0:0]D;
  output s_axi_bvalid;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  output [8:0]\s_axi_bresp[1] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input [8:0]Q;
  input ram_full_i_reg;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input br_ch_data_valid;
  input s_axi_bready;
  input [8:0]\gc0.count_d1_reg[7] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7]_0 (\gic0.gc0.count_d1_reg[7]_0 ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\gnxpm_cdc.wr_pntr_gc_reg[7] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4] (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5] (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8] (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_2 ),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    \slot_select_reg[1] ,
    s_axi_awready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_awaddr,
    DIADI,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \slot_select_reg[2] ,
    \goreg_bm.dout_i_reg[5] ,
    \slot_select_reg[2]_0 ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    s_axi_awvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output \slot_select_reg[1] ;
  output s_axi_awready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [1:0]slot_select;
  input \slot_select_reg[2] ;
  input [1:0]\goreg_bm.dout_i_reg[5] ;
  input \slot_select_reg[2]_0 ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input s_axi_awvalid;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [3:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [1:0]\goreg_bm.dout_i_reg[5] ;
  wire \mux_by_4.data_count_reg[3] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [1:0]slot_select;
  wire \slot_select_reg[1] ;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_top \gconvfifo.rf 
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .slot_select(slot_select),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .\slot_select_reg[2] (\slot_select_reg[2] ),
        .\slot_select_reg[2]_0 (\slot_select_reg[2]_0 ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth_111
   (out,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    next_int_ch2_ready,
    s_axi_arready,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    br_fifo_reset,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg,
    s_axi_arvalid);
  output out;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  output next_int_ch2_ready;
  output s_axi_arready;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input br_fifo_reset;
  input \mux_by_4.data_count_reg[3] ;
  input [3:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;
  input s_axi_arvalid;

  wire [3:0]Q;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [0:0]\ctrl_info_reg[1] ;
  wire empty_fwft_i_reg;
  wire \mux_by_4.data_count_reg[3] ;
  wire next_int_ch2_ready;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_top_112 \gconvfifo.rf 
       (.Q(Q),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\ctrl_info_reg[1] (\ctrl_info_reg[1] ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .next_int_ch2_ready(next_int_ch2_ready),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .\tdm_data_out_reg[10] (\tdm_data_out_reg[10] ),
        .\tdm_data_out_reg[11] (\tdm_data_out_reg[11] ),
        .\tdm_data_out_reg[12] (\tdm_data_out_reg[12] ),
        .\tdm_data_out_reg[13] (\tdm_data_out_reg[13] ),
        .\tdm_data_out_reg[14] (\tdm_data_out_reg[14] ),
        .\tdm_data_out_reg[15] (\tdm_data_out_reg[15] ),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[5] (\tdm_data_out_reg[5] ),
        .\tdm_data_out_reg[6] (\tdm_data_out_reg[6] ),
        .\tdm_data_out_reg[7] (\tdm_data_out_reg[7] ),
        .\tdm_data_out_reg[8] (\tdm_data_out_reg[8] ),
        .\tdm_data_out_reg[9] (\tdm_data_out_reg[9] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth__parameterized0
   (out,
    s_axi_wready,
    Q,
    axi_c2c_phy_clk,
    s_aclk,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    br_fifo_reset,
    slot_select,
    tdm_user_data_ready,
    s_axi_wvalid);
  output out;
  output s_axi_wready;
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input br_fifo_reset;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input s_axi_wvalid;

  wire [37:0]Q;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [5:0]\s_axi_wstrb[3] ;
  wire s_axi_wvalid;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth__parameterized1
   (D,
    s_axi_rvalid,
    \s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    \data_out_reg[41] ,
    br_fifo_reset,
    rd_ch_data_valid,
    s_axi_rready);
  output [0:0]D;
  output s_axi_rvalid;
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input [41:0]\data_out_reg[41] ;
  input br_fifo_reset;
  input rd_ch_data_valid;
  input s_axi_rready;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire [41:0]\data_out_reg[41] ;
  wire rd_ch_data_valid;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_fifo_reset(br_fifo_reset),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .rd_ch_data_valid(rd_ch_data_valid),
        .s_aclk(s_aclk),
        .\s_axi_rdata[31] (\s_axi_rdata[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module jtag_axi_axi_chip2chip_0_1_fifo_generator_v13_1_3_synth__parameterized2
   (out,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    D,
    s_axi_bvalid,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    \s_axi_bresp[1] ,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    br_ch_data_valid,
    s_axi_bready,
    \gc0.count_d1_reg[7] );
  output out;
  output \gic0.gc0.count_d1_reg[7] ;
  output \gic0.gc0.count_d1_reg[7]_0 ;
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [0:0]D;
  output s_axi_bvalid;
  output [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  output [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  output [8:0]\s_axi_bresp[1] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input [8:0]Q;
  input ram_full_i_reg;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input br_ch_data_valid;
  input s_axi_bready;
  input [8:0]\gc0.count_d1_reg[7] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire br_fifo_reset;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_d1_reg[7]_0 ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire [1:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire [8:0]\s_axi_bresp[1] ;
  wire s_axi_bvalid;

  jtag_axi_axi_chip2chip_0_1_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .br_fifo_reset(br_fifo_reset),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d1_reg[7]_0 (\gic0.gc0.count_d1_reg[7]_0 ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\gnxpm_cdc.wr_pntr_gc_reg[7] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4] (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5] (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8] (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_2 ),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module jtag_axi_axi_chip2chip_0_1_memory
   (\tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    D,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_awaddr,
    DIADI,
    slot_select,
    \mux_by_4.data_count_reg[3] ,
    \slot_select_reg[2] ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \slot_select_reg[2]_0 ,
    SR,
    \gpregsm1.curr_fwft_state_reg[1] );
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output [1:0]D;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_awaddr;
  input [18:0]DIADI;
  input [1:0]slot_select;
  input [3:0]\mux_by_4.data_count_reg[3] ;
  input \slot_select_reg[2] ;
  input [1:0]\goreg_bm.dout_i_reg[5]_0 ;
  input \slot_select_reg[2]_0 ;
  input [0:0]SR;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [1:0]D;
  wire [18:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire axi_c2c_phy_clk;
  wire [51:0]doutb;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [1:0]\goreg_bm.dout_i_reg[5]_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [3:0]\mux_by_4.data_count_reg[3] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_awaddr;
  wire [1:0]slot_select;
  wire \slot_select_reg[2] ;
  wire \slot_select_reg[2]_0 ;
  wire \tdm_data_out[10]_i_2_n_0 ;
  wire \tdm_data_out[10]_i_4_n_0 ;
  wire \tdm_data_out[11]_i_4_n_0 ;
  wire \tdm_data_out[12]_i_5_n_0 ;
  wire \tdm_data_out[13]_i_5_n_0 ;
  wire \tdm_data_out[14]_i_4_n_0 ;
  wire \tdm_data_out[15]_i_5_n_0 ;
  wire \tdm_data_out[16]_i_5_n_0 ;
  wire \tdm_data_out[17]_i_4_n_0 ;
  wire \tdm_data_out[5]_i_4_n_0 ;
  wire \tdm_data_out[6]_i_4_n_0 ;
  wire \tdm_data_out[7]_i_4_n_0 ;
  wire \tdm_data_out[8]_i_4_n_0 ;
  wire \tdm_data_out[9]_i_2_n_0 ;
  wire \tdm_data_out[9]_i_4_n_0 ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire tmp_ram_rd_en;
  wire [51:0]unpack_data_in;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awaddr(s_axi_awaddr),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[0]),
        .Q(unpack_data_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[10]),
        .Q(unpack_data_in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[11]),
        .Q(unpack_data_in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[12]),
        .Q(unpack_data_in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[13]),
        .Q(unpack_data_in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[14]),
        .Q(unpack_data_in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[15]),
        .Q(unpack_data_in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[16]),
        .Q(unpack_data_in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[17]),
        .Q(unpack_data_in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[18]),
        .Q(unpack_data_in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[19]),
        .Q(unpack_data_in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[1]),
        .Q(unpack_data_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[20]),
        .Q(unpack_data_in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[21]),
        .Q(unpack_data_in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[22]),
        .Q(unpack_data_in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[23]),
        .Q(unpack_data_in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[24]),
        .Q(unpack_data_in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[25]),
        .Q(unpack_data_in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[26]),
        .Q(unpack_data_in[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[27]),
        .Q(unpack_data_in[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[28]),
        .Q(unpack_data_in[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[29]),
        .Q(unpack_data_in[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[2]),
        .Q(unpack_data_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[30]),
        .Q(unpack_data_in[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[31]),
        .Q(unpack_data_in[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[32]),
        .Q(unpack_data_in[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[33]),
        .Q(unpack_data_in[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[34]),
        .Q(unpack_data_in[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[35]),
        .Q(unpack_data_in[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[36]),
        .Q(unpack_data_in[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[37]),
        .Q(unpack_data_in[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[38]),
        .Q(unpack_data_in[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[39]),
        .Q(unpack_data_in[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[3]),
        .Q(unpack_data_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[40]),
        .Q(unpack_data_in[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[41]),
        .Q(unpack_data_in[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[42]),
        .Q(unpack_data_in[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[43]),
        .Q(unpack_data_in[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[44]),
        .Q(unpack_data_in[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[45]),
        .Q(unpack_data_in[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[46]),
        .Q(unpack_data_in[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[47]),
        .Q(unpack_data_in[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[48]),
        .Q(unpack_data_in[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[49]),
        .Q(unpack_data_in[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[4]),
        .Q(unpack_data_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[50]),
        .Q(unpack_data_in[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[51]),
        .Q(unpack_data_in[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[5]),
        .Q(unpack_data_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[6]),
        .Q(unpack_data_in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[7]),
        .Q(unpack_data_in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[8]),
        .Q(unpack_data_in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[9]),
        .Q(unpack_data_in[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[10]_i_1 
       (.I0(\tdm_data_out[10]_i_2_n_0 ),
        .I1(\slot_select_reg[2] ),
        .I2(slot_select[1]),
        .I3(\goreg_bm.dout_i_reg[5]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[10]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[10]_i_4_n_0 ),
        .I2(unpack_data_in[5]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[44]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[10]_i_4 
       (.I0(unpack_data_in[18]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[31]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[11]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[11]_i_4_n_0 ),
        .I2(unpack_data_in[19]),
        .I3(\mux_by_4.data_count_reg[3] [1]),
        .I4(unpack_data_in[45]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[11] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[11]_i_4 
       (.I0(unpack_data_in[32]),
        .I1(\mux_by_4.data_count_reg[3] [2]),
        .I2(unpack_data_in[6]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .O(\tdm_data_out[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[12]_i_3 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[12]_i_5_n_0 ),
        .I2(unpack_data_in[7]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[46]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[12] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[12]_i_5 
       (.I0(unpack_data_in[20]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[33]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[13]_i_3 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[13]_i_5_n_0 ),
        .I2(unpack_data_in[8]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[47]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[13] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[13]_i_5 
       (.I0(unpack_data_in[21]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[34]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[14]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[14]_i_4_n_0 ),
        .I2(unpack_data_in[9]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[48]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[14] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[14]_i_4 
       (.I0(unpack_data_in[22]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[35]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[15]_i_3 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[15]_i_5_n_0 ),
        .I2(unpack_data_in[10]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[49]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[15] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[15]_i_5 
       (.I0(unpack_data_in[23]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[36]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[16]_i_3 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[16]_i_5_n_0 ),
        .I2(unpack_data_in[11]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[50]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[16] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[16]_i_5 
       (.I0(unpack_data_in[24]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[37]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[17]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[17]_i_4_n_0 ),
        .I2(unpack_data_in[12]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[51]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[17] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[17]_i_4 
       (.I0(unpack_data_in[25]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[38]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[5]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[5]_i_4_n_0 ),
        .I2(unpack_data_in[13]),
        .I3(\mux_by_4.data_count_reg[3] [1]),
        .I4(unpack_data_in[39]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[5]_i_4 
       (.I0(unpack_data_in[26]),
        .I1(\mux_by_4.data_count_reg[3] [2]),
        .I2(unpack_data_in[0]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .O(\tdm_data_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[6]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[6]_i_4_n_0 ),
        .I2(unpack_data_in[14]),
        .I3(\mux_by_4.data_count_reg[3] [1]),
        .I4(unpack_data_in[40]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[6]_i_4 
       (.I0(unpack_data_in[27]),
        .I1(\mux_by_4.data_count_reg[3] [2]),
        .I2(unpack_data_in[1]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .O(\tdm_data_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[7]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[7]_i_4_n_0 ),
        .I2(unpack_data_in[15]),
        .I3(\mux_by_4.data_count_reg[3] [1]),
        .I4(unpack_data_in[41]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[7]_i_4 
       (.I0(unpack_data_in[28]),
        .I1(\mux_by_4.data_count_reg[3] [2]),
        .I2(unpack_data_in[2]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .O(\tdm_data_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[8]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[8]_i_4_n_0 ),
        .I2(unpack_data_in[16]),
        .I3(\mux_by_4.data_count_reg[3] [1]),
        .I4(unpack_data_in[42]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[8] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[8]_i_4 
       (.I0(unpack_data_in[29]),
        .I1(\mux_by_4.data_count_reg[3] [2]),
        .I2(unpack_data_in[3]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .O(\tdm_data_out[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[9]_i_1 
       (.I0(\tdm_data_out[9]_i_2_n_0 ),
        .I1(\slot_select_reg[2]_0 ),
        .I2(slot_select[1]),
        .I3(\goreg_bm.dout_i_reg[5]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[9]_i_2 
       (.I0(slot_select[0]),
        .I1(\tdm_data_out[9]_i_4_n_0 ),
        .I2(unpack_data_in[4]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[43]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[9]_i_4 
       (.I0(unpack_data_in[17]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[30]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[9]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module jtag_axi_axi_chip2chip_0_1_memory_117
   (\tdm_data_out_reg[17] ,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[15] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[5] ,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[7] ,
    Q,
    s_axi_araddr,
    \s_axi_arburst[1] ,
    slot_select,
    \mux_by_4.data_count_reg[3] ,
    SR,
    \gpregsm1.curr_fwft_state_reg[1] );
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[15] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[5] ;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]Q;
  input [31:0]s_axi_araddr;
  input [18:0]\s_axi_arburst[1] ;
  input [0:0]slot_select;
  input [3:0]\mux_by_4.data_count_reg[3] ;
  input [0:0]SR;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire axi_c2c_phy_clk;
  wire [51:0]doutb;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [3:0]\mux_by_4.data_count_reg[3] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_araddr;
  wire [18:0]\s_axi_arburst[1] ;
  wire [0:0]slot_select;
  wire \tdm_data_out[10]_i_5_n_0 ;
  wire \tdm_data_out[11]_i_5_n_0 ;
  wire \tdm_data_out[12]_i_4_n_0 ;
  wire \tdm_data_out[13]_i_4_n_0 ;
  wire \tdm_data_out[14]_i_5_n_0 ;
  wire \tdm_data_out[15]_i_4_n_0 ;
  wire \tdm_data_out[16]_i_4_n_0 ;
  wire \tdm_data_out[17]_i_5_n_0 ;
  wire \tdm_data_out[5]_i_5_n_0 ;
  wire \tdm_data_out[6]_i_5_n_0 ;
  wire \tdm_data_out[7]_i_5_n_0 ;
  wire \tdm_data_out[8]_i_5_n_0 ;
  wire \tdm_data_out[9]_i_5_n_0 ;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[5] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire tmp_ram_rd_en;
  wire [51:0]unpack_data_in;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5_149 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arburst[1] (\s_axi_arburst[1] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[0]),
        .Q(unpack_data_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[10]),
        .Q(unpack_data_in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[11]),
        .Q(unpack_data_in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[12]),
        .Q(unpack_data_in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[13]),
        .Q(unpack_data_in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[14]),
        .Q(unpack_data_in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[15]),
        .Q(unpack_data_in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[16]),
        .Q(unpack_data_in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[17]),
        .Q(unpack_data_in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[18]),
        .Q(unpack_data_in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[19]),
        .Q(unpack_data_in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[1]),
        .Q(unpack_data_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[20]),
        .Q(unpack_data_in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[21]),
        .Q(unpack_data_in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[22]),
        .Q(unpack_data_in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[23]),
        .Q(unpack_data_in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[24]),
        .Q(unpack_data_in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[25]),
        .Q(unpack_data_in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[26]),
        .Q(unpack_data_in[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[27]),
        .Q(unpack_data_in[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[28]),
        .Q(unpack_data_in[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[29]),
        .Q(unpack_data_in[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[2]),
        .Q(unpack_data_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[30]),
        .Q(unpack_data_in[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[31]),
        .Q(unpack_data_in[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[32]),
        .Q(unpack_data_in[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[33]),
        .Q(unpack_data_in[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[34]),
        .Q(unpack_data_in[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[35]),
        .Q(unpack_data_in[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[36]),
        .Q(unpack_data_in[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[37]),
        .Q(unpack_data_in[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[38]),
        .Q(unpack_data_in[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[39]),
        .Q(unpack_data_in[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[3]),
        .Q(unpack_data_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[40]),
        .Q(unpack_data_in[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[41]),
        .Q(unpack_data_in[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[42]),
        .Q(unpack_data_in[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[43]),
        .Q(unpack_data_in[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[44]),
        .Q(unpack_data_in[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[45]),
        .Q(unpack_data_in[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[46]),
        .Q(unpack_data_in[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[47]),
        .Q(unpack_data_in[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[48]),
        .Q(unpack_data_in[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[49]),
        .Q(unpack_data_in[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[4]),
        .Q(unpack_data_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[50]),
        .Q(unpack_data_in[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[51]),
        .Q(unpack_data_in[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[5]),
        .Q(unpack_data_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[6]),
        .Q(unpack_data_in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[7]),
        .Q(unpack_data_in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[8]),
        .Q(unpack_data_in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[9]),
        .Q(unpack_data_in[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[10]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[10]_i_5_n_0 ),
        .I2(unpack_data_in[5]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[44]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[10] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[10]_i_5 
       (.I0(unpack_data_in[18]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[31]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[11]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[11]_i_5_n_0 ),
        .I2(unpack_data_in[6]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[45]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[11] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[11]_i_5 
       (.I0(unpack_data_in[19]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[32]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[12]_i_2 
       (.I0(slot_select),
        .I1(\tdm_data_out[12]_i_4_n_0 ),
        .I2(unpack_data_in[7]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[46]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[12] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[12]_i_4 
       (.I0(unpack_data_in[20]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[33]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[13]_i_2 
       (.I0(slot_select),
        .I1(\tdm_data_out[13]_i_4_n_0 ),
        .I2(unpack_data_in[8]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[47]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[13] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[13]_i_4 
       (.I0(unpack_data_in[21]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[34]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[14]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[14]_i_5_n_0 ),
        .I2(unpack_data_in[9]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[48]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[14] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[14]_i_5 
       (.I0(unpack_data_in[22]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[35]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[15]_i_2 
       (.I0(slot_select),
        .I1(\tdm_data_out[15]_i_4_n_0 ),
        .I2(unpack_data_in[10]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[49]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[15] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[15]_i_4 
       (.I0(unpack_data_in[23]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[36]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[16]_i_2 
       (.I0(slot_select),
        .I1(\tdm_data_out[16]_i_4_n_0 ),
        .I2(unpack_data_in[11]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[50]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[16] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[16]_i_4 
       (.I0(unpack_data_in[24]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[37]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[17]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[17]_i_5_n_0 ),
        .I2(unpack_data_in[12]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[51]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[17] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[17]_i_5 
       (.I0(unpack_data_in[25]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[38]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[5]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[5]_i_5_n_0 ),
        .I2(unpack_data_in[0]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[39]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[5]_i_5 
       (.I0(unpack_data_in[13]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[26]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[6]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[6]_i_5_n_0 ),
        .I2(unpack_data_in[1]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[40]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[6]_i_5 
       (.I0(unpack_data_in[14]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[27]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[7]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[7]_i_5_n_0 ),
        .I2(unpack_data_in[2]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[41]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[7]_i_5 
       (.I0(unpack_data_in[15]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[28]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[8]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[8]_i_5_n_0 ),
        .I2(unpack_data_in[3]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[42]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[8] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[8]_i_5 
       (.I0(unpack_data_in[16]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[29]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \tdm_data_out[9]_i_3 
       (.I0(slot_select),
        .I1(\tdm_data_out[9]_i_5_n_0 ),
        .I2(unpack_data_in[4]),
        .I3(\mux_by_4.data_count_reg[3] [0]),
        .I4(unpack_data_in[43]),
        .I5(\mux_by_4.data_count_reg[3] [3]),
        .O(\tdm_data_out_reg[9] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tdm_data_out[9]_i_5 
       (.I0(unpack_data_in[17]),
        .I1(\mux_by_4.data_count_reg[3] [1]),
        .I2(unpack_data_in[30]),
        .I3(\mux_by_4.data_count_reg[3] [2]),
        .O(\tdm_data_out[9]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module jtag_axi_axi_chip2chip_0_1_memory__parameterized0
   (Q,
    axi_c2c_phy_clk,
    s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc0.count_d1_reg[8] ,
    \gic0.gc0.count_d2_reg[8] ,
    s_axi_wdata,
    \s_axi_wstrb[3] ,
    SR,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [37:0]Q;
  input axi_c2c_phy_clk;
  input s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [31:0]s_axi_wdata;
  input [5:0]\s_axi_wstrb[3] ;
  input [0:0]SR;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [37:0]Q;
  wire [0:0]SR;
  wire axi_c2c_phy_clk;
  wire [37:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire out;
  wire s_aclk;
  wire [31:0]s_axi_wdata;
  wire [5:0]\s_axi_wstrb[3] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wstrb[3] (\s_axi_wstrb[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module jtag_axi_axi_chip2chip_0_1_memory__parameterized1
   (\s_axi_rdata[31] ,
    s_aclk,
    axi_c2c_phy_clk,
    tmp_ram_rd_en,
    E,
    out,
    Q,
    \gic0.gc0.count_d2_reg[8] ,
    \data_out_reg[41] ,
    SR,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [41:0]\s_axi_rdata[31] ;
  input s_aclk;
  input axi_c2c_phy_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [8:0]Q;
  input [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [41:0]\data_out_reg[41] ;
  input [0:0]SR;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire axi_c2c_phy_clk;
  wire [41:0]\data_out_reg[41] ;
  wire [41:0]doutb;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire s_aclk;
  wire [41:0]\s_axi_rdata[31] ;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_blk_mem_gen_v8_3_5__parameterized3 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\data_out_reg[41] (\data_out_reg[41] ),
        .\gic0.gc0.count_d2_reg[8] (\gic0.gc0.count_d2_reg[8] ),
        .out(out),
        .s_aclk(s_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(\s_axi_rdata[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(\s_axi_rdata[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(\s_axi_rdata[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(\s_axi_rdata[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[13]),
        .Q(\s_axi_rdata[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(\s_axi_rdata[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(\s_axi_rdata[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(\s_axi_rdata[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(\s_axi_rdata[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(\s_axi_rdata[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(\s_axi_rdata[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(\s_axi_rdata[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(\s_axi_rdata[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(\s_axi_rdata[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(\s_axi_rdata[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(\s_axi_rdata[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(\s_axi_rdata[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(\s_axi_rdata[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(\s_axi_rdata[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(\s_axi_rdata[31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(\s_axi_rdata[31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(\s_axi_rdata[31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(\s_axi_rdata[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(\s_axi_rdata[31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(\s_axi_rdata[31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[32]),
        .Q(\s_axi_rdata[31] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[33]),
        .Q(\s_axi_rdata[31] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[34]),
        .Q(\s_axi_rdata[31] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[35]),
        .Q(\s_axi_rdata[31] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[36]),
        .Q(\s_axi_rdata[31] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[37]),
        .Q(\s_axi_rdata[31] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[38]),
        .Q(\s_axi_rdata[31] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[39]),
        .Q(\s_axi_rdata[31] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(\s_axi_rdata[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[40]),
        .Q(\s_axi_rdata[31] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[41]),
        .Q(\s_axi_rdata[31] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(\s_axi_rdata[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(\s_axi_rdata[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(\s_axi_rdata[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(\s_axi_rdata[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(\s_axi_rdata[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(\s_axi_rdata[31] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module jtag_axi_axi_chip2chip_0_1_memory__parameterized2
   (\gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[1]_0 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[1]_1 ,
    \gpr1.dout_i_reg[2]_1 ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[1]_2 ,
    \gpr1.dout_i_reg[2]_2 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[4] ,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[4]_0 ,
    \gpr1.dout_i_reg[5]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[4]_1 ,
    \gpr1.dout_i_reg[5]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[4]_2 ,
    \gpr1.dout_i_reg[5]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[7]_0 ,
    \gpr1.dout_i_reg[8]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[7]_1 ,
    \gpr1.dout_i_reg[8]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[7]_2 ,
    \gpr1.dout_i_reg[8]_2 ,
    \s_axi_bresp[1] ,
    axi_c2c_phy_clk,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] ,
    \gic0.gc0.count_d2_reg[7] ,
    \gic0.gc0.count_d2_reg[6] ,
    ram_full_i_reg_0,
    E,
    \gc0.count_d1_reg[7] ,
    s_aclk,
    AR,
    \gpregsm1.curr_fwft_state_reg[0] );
  output \gpr1.dout_i_reg[0] ;
  output \gpr1.dout_i_reg[1] ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_0 ;
  output \gpr1.dout_i_reg[1]_0 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_1 ;
  output \gpr1.dout_i_reg[1]_1 ;
  output \gpr1.dout_i_reg[2]_1 ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[1]_2 ;
  output \gpr1.dout_i_reg[2]_2 ;
  output \gpr1.dout_i_reg[3] ;
  output \gpr1.dout_i_reg[4] ;
  output \gpr1.dout_i_reg[5] ;
  output \gpr1.dout_i_reg[3]_0 ;
  output \gpr1.dout_i_reg[4]_0 ;
  output \gpr1.dout_i_reg[5]_0 ;
  output \gpr1.dout_i_reg[3]_1 ;
  output \gpr1.dout_i_reg[4]_1 ;
  output \gpr1.dout_i_reg[5]_1 ;
  output \gpr1.dout_i_reg[3]_2 ;
  output \gpr1.dout_i_reg[4]_2 ;
  output \gpr1.dout_i_reg[5]_2 ;
  output \gpr1.dout_i_reg[6] ;
  output \gpr1.dout_i_reg[7] ;
  output \gpr1.dout_i_reg[8] ;
  output \gpr1.dout_i_reg[6]_0 ;
  output \gpr1.dout_i_reg[7]_0 ;
  output \gpr1.dout_i_reg[8]_0 ;
  output \gpr1.dout_i_reg[6]_1 ;
  output \gpr1.dout_i_reg[7]_1 ;
  output \gpr1.dout_i_reg[8]_1 ;
  output \gpr1.dout_i_reg[6]_2 ;
  output \gpr1.dout_i_reg[7]_2 ;
  output \gpr1.dout_i_reg[8]_2 ;
  output [8:0]\s_axi_bresp[1] ;
  input axi_c2c_phy_clk;
  input [8:0]Q;
  input ram_full_i_reg;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;
  input \gic0.gc0.count_d2_reg[7] ;
  input \gic0.gc0.count_d2_reg[6] ;
  input ram_full_i_reg_0;
  input [0:0]E;
  input [8:0]\gc0.count_d1_reg[7] ;
  input s_aclk;
  input [0:0]AR;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]Q;
  wire axi_c2c_phy_clk;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [8:0]\gc0.count_d1_reg[7] ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_41 ;
  wire \gdm.dm_gen.dm_n_42 ;
  wire \gdm.dm_gen.dm_n_43 ;
  wire \gdm.dm_gen.dm_n_44 ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire \gic0.gc0.count_d2_reg[6] ;
  wire \gic0.gc0.count_d2_reg[7] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[1]_1 ;
  wire \gpr1.dout_i_reg[1]_2 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire \gpr1.dout_i_reg[2]_1 ;
  wire \gpr1.dout_i_reg[2]_2 ;
  wire \gpr1.dout_i_reg[3] ;
  wire \gpr1.dout_i_reg[3]_0 ;
  wire \gpr1.dout_i_reg[3]_1 ;
  wire \gpr1.dout_i_reg[3]_2 ;
  wire \gpr1.dout_i_reg[4] ;
  wire \gpr1.dout_i_reg[4]_0 ;
  wire \gpr1.dout_i_reg[4]_1 ;
  wire \gpr1.dout_i_reg[4]_2 ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gpr1.dout_i_reg[5]_0 ;
  wire \gpr1.dout_i_reg[5]_1 ;
  wire \gpr1.dout_i_reg[5]_2 ;
  wire \gpr1.dout_i_reg[6] ;
  wire \gpr1.dout_i_reg[6]_0 ;
  wire \gpr1.dout_i_reg[6]_1 ;
  wire \gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[7] ;
  wire \gpr1.dout_i_reg[7]_0 ;
  wire \gpr1.dout_i_reg[7]_1 ;
  wire \gpr1.dout_i_reg[7]_2 ;
  wire \gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[8]_0 ;
  wire \gpr1.dout_i_reg[8]_1 ;
  wire \gpr1.dout_i_reg[8]_2 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;
  wire [8:0]\s_axi_bresp[1] ;

  jtag_axi_axi_chip2chip_0_1_dmem \gdm.dm_gen.dm 
       (.AR(AR),
        .E(E),
        .Q(Q),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .\gic0.gc0.count_d2_reg[6] (\gic0.gc0.count_d2_reg[6] ),
        .\gic0.gc0.count_d2_reg[7] (\gic0.gc0.count_d2_reg[7] ),
        .\goreg_dm.dout_i_reg[8] ({\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 ,\gdm.dm_gen.dm_n_41 ,\gdm.dm_gen.dm_n_42 ,\gdm.dm_gen.dm_n_43 ,\gdm.dm_gen.dm_n_44 }),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_3 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_2 (\gpr1.dout_i_reg[1]_1 ),
        .\gpr1.dout_i_reg[1]_3 (\gpr1.dout_i_reg[1]_2 ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_1 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[2]_2 (\gpr1.dout_i_reg[2]_1 ),
        .\gpr1.dout_i_reg[2]_3 (\gpr1.dout_i_reg[2]_2 ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_3 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[4]_0 (\gpr1.dout_i_reg[4] ),
        .\gpr1.dout_i_reg[4]_1 (\gpr1.dout_i_reg[4]_0 ),
        .\gpr1.dout_i_reg[4]_2 (\gpr1.dout_i_reg[4]_1 ),
        .\gpr1.dout_i_reg[4]_3 (\gpr1.dout_i_reg[4]_2 ),
        .\gpr1.dout_i_reg[5]_0 (\gpr1.dout_i_reg[5] ),
        .\gpr1.dout_i_reg[5]_1 (\gpr1.dout_i_reg[5]_0 ),
        .\gpr1.dout_i_reg[5]_2 (\gpr1.dout_i_reg[5]_1 ),
        .\gpr1.dout_i_reg[5]_3 (\gpr1.dout_i_reg[5]_2 ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_3 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7] ),
        .\gpr1.dout_i_reg[7]_1 (\gpr1.dout_i_reg[7]_0 ),
        .\gpr1.dout_i_reg[7]_2 (\gpr1.dout_i_reg[7]_1 ),
        .\gpr1.dout_i_reg[7]_3 (\gpr1.dout_i_reg[7]_2 ),
        .\gpr1.dout_i_reg[8]_0 (\gpr1.dout_i_reg[8] ),
        .\gpr1.dout_i_reg[8]_1 (\gpr1.dout_i_reg[8]_0 ),
        .\gpr1.dout_i_reg[8]_2 (\gpr1.dout_i_reg[8]_1 ),
        .\gpr1.dout_i_reg[8]_3 (\gpr1.dout_i_reg[8]_2 ),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_44 ),
        .Q(\s_axi_bresp[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_43 ),
        .Q(\s_axi_bresp[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_42 ),
        .Q(\s_axi_bresp[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_41 ),
        .Q(\s_axi_bresp[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\s_axi_bresp[1] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\s_axi_bresp[1] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\s_axi_bresp[1] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\s_axi_bresp[1] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\s_axi_bresp[1] [8]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_rd_bin_cntr
   (ram_empty_i_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc0.count_reg[1]_0 ,
    \gc0.count_reg[3]_0 ,
    E,
    WR_PNTR_RD,
    \Q_reg_reg[0] ,
    axi_c2c_phy_clk);
  output ram_empty_i_reg;
  output [7:0]Q;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \gc0.count_reg[1]_0 ;
  input \gc0.count_reg[3]_0 ;
  input [0:0]E;
  input [7:0]WR_PNTR_RD;
  input \Q_reg_reg[0] ;
  input axi_c2c_phy_clk;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \Q_reg_reg[0] ;
  wire [7:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire \gc0.count[7]_i_2_n_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire \gc0.count_reg[3]_0 ;
  wire [7:0]plusOp__1;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_6_n_0;
  wire ram_empty_i_i_7_n_0;
  wire ram_empty_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[7]_i_2_n_0 ),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\gc0.count[7]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[7]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__1[7]),
        .Q(Q[7]),
        .R(\Q_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(ram_empty_i_i_3_n_0),
        .I2(\gc0.count_reg[1]_0 ),
        .I3(\gc0.count_reg[3]_0 ),
        .I4(E),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_2
       (.I0(WR_PNTR_RD[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I2(WR_PNTR_RD[6]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I4(ram_empty_i_i_6_n_0),
        .O(ram_empty_i_i_2_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_i_i_3
       (.I0(WR_PNTR_RD[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I2(WR_PNTR_RD[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I4(ram_empty_i_i_7_n_0),
        .O(ram_empty_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_6
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(WR_PNTR_RD[4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(WR_PNTR_RD[5]),
        .O(ram_empty_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_7
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(WR_PNTR_RD[0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I3(WR_PNTR_RD[1]),
        .O(ram_empty_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_rd_bin_cntr_159
   (ram_empty_i_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc0.count_reg[1]_0 ,
    \gc0.count_reg[7]_0 ,
    E,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    \Q_reg_reg[0] ,
    axi_c2c_phy_clk);
  output ram_empty_i_reg;
  output [7:0]Q;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \gc0.count_reg[1]_0 ;
  input \gc0.count_reg[7]_0 ;
  input [0:0]E;
  input [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input \Q_reg_reg[0] ;
  input axi_c2c_phy_clk;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \Q_reg_reg[0] ;
  wire axi_c2c_phy_clk;
  wire \gc0.count[7]_i_2__0_n_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire \gc0.count_reg[7]_0 ;
  wire [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire [7:0]plusOp__2;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_3__0_n_0;
  wire ram_empty_i_i_6__0_n_0;
  wire ram_empty_i_i_7__0_n_0;
  wire ram_empty_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\gc0.count[7]_i_2__0_n_0 ),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\gc0.count[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .O(plusOp__2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[7]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(Q[0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(Q[4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(Q[5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(Q[6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__2[7]),
        .Q(Q[7]),
        .R(\Q_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(ram_empty_i_i_3__0_n_0),
        .I2(\gc0.count_reg[1]_0 ),
        .I3(\gc0.count_reg[7]_0 ),
        .I4(E),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_i_i_2__0
       (.I0(\gnxpm_cdc.wr_pntr_bin_reg[7] [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I2(\gnxpm_cdc.wr_pntr_bin_reg[7] [7]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I4(ram_empty_i_i_6__0_n_0),
        .O(ram_empty_i_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_i_i_3__0
       (.I0(\gnxpm_cdc.wr_pntr_bin_reg[7] [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I2(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I4(ram_empty_i_i_7__0_n_0),
        .O(ram_empty_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_6__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[7] [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[7] [4]),
        .O(ram_empty_i_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_7__0
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[7] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[7] [0]),
        .O(ram_empty_i_i_7__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_rd_bin_cntr__parameterized0
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_empty_fb_i_reg,
    WR_PNTR_RD,
    \Q_reg_reg[0] ,
    E,
    axi_c2c_phy_clk);
  output [7:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_empty_fb_i_reg;
  input [8:0]WR_PNTR_RD;
  input \Q_reg_reg[0] ;
  input [0:0]E;
  input axi_c2c_phy_clk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \Q_reg_reg[0] ;
  wire [8:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [8:0]plusOp__3;
  wire ram_empty_fb_i_reg;
  wire [8:8]rd_pntr_plus1;
  wire [3:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__3[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gc0.count[6]_i_1__1 
       (.I0(Q[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \gc0.count[7]_i_1__1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(plusOp__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[8]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[0]),
        .Q(Q[0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[4]),
        .Q(Q[4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[5]),
        .Q(Q[5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[6]),
        .Q(Q[6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[7]),
        .Q(Q[7]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__3[8]),
        .Q(rd_pntr_plus1),
        .R(\Q_reg_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(WR_PNTR_RD[1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I3(WR_PNTR_RD[0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(WR_PNTR_RD[3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I3(WR_PNTR_RD[2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(WR_PNTR_RD[5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I3(WR_PNTR_RD[4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(WR_PNTR_RD[7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I3(WR_PNTR_RD[6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(WR_PNTR_RD[8]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_rd_bin_cntr__parameterized1
   (ram_empty_i_reg,
    Q,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[7]_0 ,
    WR_PNTR_RD,
    \Q_reg_reg[0] ,
    E,
    s_aclk);
  output ram_empty_i_reg;
  output [8:0]Q;
  output ram_empty_i_reg_0;
  output [7:0]\gc0.count_d1_reg[7]_0 ;
  input [0:0]WR_PNTR_RD;
  input \Q_reg_reg[0] ;
  input [0:0]E;
  input s_aclk;

  wire [0:0]E;
  wire [8:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]WR_PNTR_RD;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [7:0]\gc0.count_d1_reg[7]_0 ;
  wire [8:0]plusOp__8;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire [8:8]rd_pntr_plus1;
  wire s_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .O(plusOp__8[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .O(plusOp__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [1]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .O(plusOp__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [2]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .O(plusOp__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [3]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [0]),
        .I3(\gc0.count_d1_reg[7]_0 [2]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .O(plusOp__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [4]),
        .I1(\gc0.count_d1_reg[7]_0 [2]),
        .I2(\gc0.count_d1_reg[7]_0 [0]),
        .I3(\gc0.count_d1_reg[7]_0 [1]),
        .I4(\gc0.count_d1_reg[7]_0 [3]),
        .I5(\gc0.count_d1_reg[7]_0 [5]),
        .O(plusOp__8[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[6]_i_1__3 
       (.I0(\gc0.count_d1_reg[7]_0 [5]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(\gc0.count_d1_reg[7]_0 [6]),
        .O(plusOp__8[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[7]_i_1__3 
       (.I0(\gc0.count[8]_i_2__0_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [5]),
        .I2(\gc0.count_d1_reg[7]_0 [6]),
        .I3(\gc0.count_d1_reg[7]_0 [7]),
        .O(plusOp__8[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[8]_i_1__0 
       (.I0(\gc0.count[8]_i_2__0_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [7]),
        .I2(\gc0.count_d1_reg[7]_0 [6]),
        .I3(\gc0.count_d1_reg[7]_0 [5]),
        .I4(rd_pntr_plus1),
        .O(plusOp__8[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc0.count[8]_i_2__0 
       (.I0(\gc0.count_d1_reg[7]_0 [3]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [0]),
        .I3(\gc0.count_d1_reg[7]_0 [2]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(Q[8]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[0]),
        .Q(\gc0.count_d1_reg[7]_0 [0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[1]),
        .Q(\gc0.count_d1_reg[7]_0 [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[2]),
        .Q(\gc0.count_d1_reg[7]_0 [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[3]),
        .Q(\gc0.count_d1_reg[7]_0 [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[4]),
        .Q(\gc0.count_d1_reg[7]_0 [4]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[5]),
        .Q(\gc0.count_d1_reg[7]_0 [5]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[6]),
        .Q(\gc0.count_d1_reg[7]_0 [6]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[7]),
        .Q(\gc0.count_d1_reg[7]_0 [7]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[8]),
        .Q(rd_pntr_plus1),
        .R(\Q_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(Q[8]),
        .I1(WR_PNTR_RD),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(rd_pntr_plus1),
        .I1(WR_PNTR_RD),
        .O(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_rd_bin_cntr__parameterized2
   (Q,
    ram_empty_fb_i_reg,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    WR_PNTR_RD,
    out,
    \gc0.count_reg[3]_0 ,
    E,
    s_aclk,
    AR);
  output [3:0]Q;
  output ram_empty_fb_i_reg;
  output [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [3:0]WR_PNTR_RD;
  input out;
  input \gc0.count_reg[3]_0 ;
  input [0:0]E;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire \gc0.count[7]_i_2__1_n_0 ;
  wire \gc0.count_reg[3]_0 ;
  wire [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire [7:0]plusOp__7;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_7__1_n_0;
  wire [7:0]rd_pntr_plus1;
  wire s_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__7[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(Q[0]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[1]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[6]_i_1__2 
       (.I0(\gc0.count[7]_i_2__1_n_0 ),
        .I1(Q[3]),
        .I2(rd_pntr_plus1[5]),
        .I3(rd_pntr_plus1[6]),
        .O(plusOp__7[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[7]_i_1__2 
       (.I0(\gc0.count[7]_i_2__1_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[5]),
        .I3(Q[3]),
        .I4(rd_pntr_plus1[7]),
        .O(plusOp__7[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gc0.count[7]_i_2__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\gc0.count[7]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[5]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[6]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[7]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[7] [7]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__7[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[5]),
        .Q(rd_pntr_plus1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[6]),
        .Q(rd_pntr_plus1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[7]),
        .Q(rd_pntr_plus1[7]));
  LUT6 #(
    .INIT(64'h0000800800000000)) 
    ram_empty_i_i_3__1
       (.I0(\gpregsm1.curr_fwft_state_reg[0] ),
        .I1(ram_empty_i_i_7__1_n_0),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[0]),
        .I4(out),
        .I5(\gc0.count_reg[3]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__1
       (.I0(rd_pntr_plus1[5]),
        .I1(WR_PNTR_RD[1]),
        .I2(rd_pntr_plus1[7]),
        .I3(WR_PNTR_RD[3]),
        .I4(WR_PNTR_RD[2]),
        .I5(rd_pntr_plus1[6]),
        .O(ram_empty_i_i_7__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module jtag_axi_axi_chip2chip_0_1_rd_fwft
   (out,
    fwft_rst_done_q,
    E,
    \goreg_bm.dout_i_reg[37] ,
    \gc0.count_d1_reg[8] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    slot_select,
    tdm_user_data_ready,
    ram_empty_fb_i_reg);
  output out;
  output fwft_rst_done_q;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[37] ;
  output [0:0]\gc0.count_d1_reg[8] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_2_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire axi_c2c_phy_clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[37] ;
  wire \gpregsm1.curr_fwft_state[1]_i_2__2_n_0 ;
  wire [0:0]next_fwft_state;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire ram_empty_fb_i_reg;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT5 #(
    .INIT(32'hF8C0E0F0)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(aempty_fwft_fb_i_i_2_n_0),
        .I1(ram_empty_fb_i_reg),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(aempty_fwft_i0));
  LUT3 #(
    .INIT(8'h40)) 
    aempty_fwft_fb_i_i_2
       (.I0(empty_fwft_i),
        .I1(slot_select),
        .I2(tdm_user_data_ready),
        .O(aempty_fwft_fb_i_i_2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(aempty_fwft_i));
  LUT6 #(
    .INIT(64'hFFFF00FF00400000)) 
    empty_fwft_fb_i_i_1__1
       (.I0(empty_fwft_i),
        .I1(slot_select),
        .I2(tdm_user_data_ready),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(empty_fwft_fb_i));
  LUT6 #(
    .INIT(64'hFFFF00FF00400000)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(empty_fwft_i),
        .I1(slot_select),
        .I2(tdm_user_data_ready),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(empty_fwft_i));
  LUT6 #(
    .INIT(64'h1000555555555555)) 
    \gc0.count_d1[8]_i_1__0 
       (.I0(ram_empty_fb_i_reg),
        .I1(empty_fwft_i),
        .I2(slot_select),
        .I3(tdm_user_data_ready),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(\gc0.count_d1_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_q_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(E),
        .Q(fwft_rst_done_q),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(E));
  LUT5 #(
    .INIT(32'h2000AAAA)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(slot_select),
        .I3(tdm_user_data_ready),
        .I4(curr_fwft_state[0]),
        .O(\goreg_bm.dout_i_reg[37] ));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[0]),
        .I1(tdm_user_data_ready),
        .I2(slot_select),
        .I3(empty_fwft_i),
        .I4(curr_fwft_state[1]),
        .O(next_fwft_state));
  LUT6 #(
    .INIT(64'hBF000000FFFFFFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__2 
       (.I0(empty_fwft_i),
        .I1(slot_select),
        .I2(tdm_user_data_ready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_2__2_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gpregsm1.curr_fwft_state[1]_i_2__2_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module jtag_axi_axi_chip2chip_0_1_rd_fwft_101
   (out,
    fwft_rst_done_q,
    E,
    \goreg_bm.dout_i_reg[51] ,
    \slot_select_reg[1] ,
    \gc0.count_d1_reg[7] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    \mux_by_4.data_count_reg[3] ,
    ram_empty_fb_i_reg,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[0] );
  output out;
  output fwft_rst_done_q;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[51] ;
  output \slot_select_reg[1] ;
  output [0:0]\gc0.count_d1_reg[7] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input \mux_by_4.data_count_reg[3] ;
  input ram_empty_fb_i_reg;
  input [0:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire axi_c2c_phy_clk;
  wire [0:0]\ctrl_info_reg[0] ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[51] ;
  wire \gpregsm1.curr_fwft_state[1]_i_2__0_n_0 ;
  wire \mux_by_4.data_count_reg[3] ;
  wire [0:0]next_fwft_state;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire ram_empty_fb_i_reg;
  wire [0:0]slot_select;
  wire \slot_select_reg[1] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT5 #(
    .INIT(32'hF8C0E0F0)) 
    aempty_fwft_fb_i_i_1
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(ram_empty_fb_i_reg),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[7]_i_1__0 
       (.I0(ram_empty_fb_i_reg),
        .I1(\mux_by_4.data_count_reg[3] ),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(\gc0.count_d1_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_q_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(E),
        .Q(fwft_rst_done_q),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(E));
  LUT6 #(
    .INIT(64'h00800000AAAAAAAA)) 
    \goreg_bm.dout_i[51]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(Q),
        .I2(tdm_user_data_ready),
        .I3(empty_fwft_i),
        .I4(slot_select),
        .I5(curr_fwft_state[0]),
        .O(\goreg_bm.dout_i_reg[51] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(slot_select),
        .I2(empty_fwft_i),
        .I3(tdm_user_data_ready),
        .I4(Q),
        .I5(curr_fwft_state[1]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_2__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gpregsm1.curr_fwft_state[1]_i_2__0_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
  LUT3 #(
    .INIT(8'hFB)) 
    \slot_select[2]_i_2 
       (.I0(empty_fwft_i),
        .I1(tx_phy_ready),
        .I2(\ctrl_info_reg[0] ),
        .O(\slot_select_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module jtag_axi_axi_chip2chip_0_1_rd_fwft_157
   (out,
    fwft_rst_done_q,
    E,
    \goreg_bm.dout_i_reg[51] ,
    next_int_ch2_ready,
    \gc0.count_d1_reg[7] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    \mux_by_4.data_count_reg[3] ,
    ram_empty_fb_i_reg,
    Q,
    tdm_user_data_ready,
    slot_select,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg_0,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg);
  output out;
  output fwft_rst_done_q;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[51] ;
  output next_int_ch2_ready;
  output [0:0]\gc0.count_d1_reg[7] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input \mux_by_4.data_count_reg[3] ;
  input ram_empty_fb_i_reg;
  input [0:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg_0;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire [0:0]\ctrl_info_reg[1] ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_0;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[51] ;
  wire \gpregsm1.curr_fwft_state[1]_i_2__1_n_0 ;
  wire \mux_by_4.data_count_reg[3] ;
  wire [0:0]next_fwft_state;
  wire next_int_ch2_ready;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire ram_empty_fb_i_reg;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;
  wire tx_phy_ready;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT5 #(
    .INIT(32'hF8C0E0F0)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(ram_empty_fb_i_reg),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[7]_i_1__1 
       (.I0(ram_empty_fb_i_reg),
        .I1(\mux_by_4.data_count_reg[3] ),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(\gc0.count_d1_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_q_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(E),
        .Q(fwft_rst_done_q),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(E));
  LUT6 #(
    .INIT(64'h00800000AAAAAAAA)) 
    \goreg_bm.dout_i[51]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(Q),
        .I2(tdm_user_data_ready),
        .I3(empty_fwft_i),
        .I4(slot_select),
        .I5(curr_fwft_state[0]),
        .O(\goreg_bm.dout_i_reg[51] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[0]),
        .I1(slot_select),
        .I2(empty_fwft_i),
        .I3(tdm_user_data_ready),
        .I4(Q),
        .I5(curr_fwft_state[1]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__1 
       (.I0(\mux_by_4.data_count_reg[3] ),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_2__1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gpregsm1.curr_fwft_state[1]_i_2__1_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000040004040404)) 
    \slot_select[2]_i_1 
       (.I0(empty_fwft_i),
        .I1(tx_phy_ready),
        .I2(\ctrl_info_reg[1] ),
        .I3(empty_fwft_i_reg_0),
        .I4(\auto_neg_intr_gen.send_ch0_reg ),
        .I5(s_ready_i_reg),
        .O(next_int_ch2_ready));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module jtag_axi_axi_chip2chip_0_1_rd_fwft_61
   (fwft_rst_done_q,
    E,
    s_axi_rvalid,
    \goreg_bm.dout_i_reg[41] ,
    ram_empty_i_reg,
    tmp_ram_rd_en,
    \gc0.count_d1_reg[8] ,
    s_aclk,
    out,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    s_axi_rready,
    ram_empty_fb_i_reg,
    comp1,
    comp0);
  output fwft_rst_done_q;
  output [0:0]E;
  output s_axi_rvalid;
  output [0:0]\goreg_bm.dout_i_reg[41] ;
  output ram_empty_i_reg;
  output tmp_ram_rd_en;
  output [0:0]\gc0.count_d1_reg[8] ;
  input s_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input s_axi_rready;
  input ram_empty_fb_i_reg;
  input comp1;
  input comp0;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire comp0;
  wire comp1;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[41] ;
  wire [1:0]next_fwft_state;
  wire [0:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__1_n_0;
  wire ram_empty_i_reg;
  wire s_aclk;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hFFFFFFFF15115555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__2 
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(empty_fwft_i),
        .I3(s_axi_rready),
        .I4(curr_fwft_state[1]),
        .I5(\Q_reg_reg[0] ),
        .O(tmp_ram_rd_en));
  LUT6 #(
    .INIT(64'hF0F0F8F09090B090)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(aempty_fwft_fb_i),
        .I3(s_axi_rready),
        .I4(empty_fwft_i),
        .I5(ram_empty_fb_i_reg),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hAA00BAAA)) 
    empty_fwft_fb_i_i_1__2
       (.I0(empty_fwft_fb_i),
        .I1(empty_fwft_i),
        .I2(s_axi_rready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hAA00BAAA)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(empty_fwft_fb_o_i),
        .I1(empty_fwft_i),
        .I2(s_axi_rready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h00005DFF)) 
    \gc0.count_d1[8]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(s_axi_rready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(\gc0.count_d1_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_q_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(fwft_rst_done_q),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \gfwft_rst_done.fwft_rst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[0]_0 ),
        .Q(E));
  LUT4 #(
    .INIT(16'h7500)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(empty_fwft_i),
        .I2(s_axi_rready),
        .I3(curr_fwft_state[1]),
        .O(\goreg_bm.dout_i_reg[41] ));
  LUT4 #(
    .INIT(16'hEAEE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(empty_fwft_i),
        .I3(s_axi_rready),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hA200FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(s_axi_rready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_aclk),
        .CE(E),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007F00)) 
    ram_empty_i_i_1__2
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_i_i_2__1_n_0),
        .I2(curr_fwft_state[1]),
        .I3(comp1),
        .I4(ram_empty_fb_i_reg),
        .I5(comp0),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_i_i_2__1
       (.I0(empty_fwft_i),
        .I1(s_axi_rready),
        .O(ram_empty_i_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_rvalid_INST_0
       (.I0(empty_fwft_i),
        .O(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module jtag_axi_axi_chip2chip_0_1_rd_fwft__parameterized0
   (s_axi_bvalid,
    E,
    \gc0.count_reg[0] ,
    ram_empty_fb_i_reg,
    s_aclk,
    AR,
    s_axi_bready,
    out);
  output s_axi_bvalid;
  output [0:0]E;
  output [0:0]\gc0.count_reg[0] ;
  output ram_empty_fb_i_reg;
  input s_aclk;
  input [0:0]AR;
  input s_axi_bready;
  input out;

  wire [0:0]AR;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[0] ;
  wire [1:0]next_fwft_state;
  wire out;
  wire ram_empty_fb_i_reg;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hF0F8F0F090B09090)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(aempty_fwft_fb_i),
        .I3(empty_fwft_i),
        .I4(s_axi_bready),
        .I5(out),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hAA00AEAA)) 
    empty_fwft_fb_i_i_1__3
       (.I0(empty_fwft_fb_i),
        .I1(s_axi_bready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hAA00AEAA)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(empty_fwft_fb_o_i),
        .I1(s_axi_bready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(s_axi_bready),
        .I3(curr_fwft_state[0]),
        .I4(out),
        .O(\gc0.count_reg[0] ));
  LUT4 #(
    .INIT(16'h5D00)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(s_axi_bready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(E));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(empty_fwft_i),
        .I1(s_axi_bready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(s_axi_bready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_6__1
       (.I0(curr_fwft_state[0]),
        .I1(s_axi_bready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_bvalid_INST_0
       (.I0(empty_fwft_i),
        .O(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module jtag_axi_axi_chip2chip_0_1_rd_logic
   (out,
    fwft_rst_done_q,
    E,
    \goreg_bm.dout_i_reg[51] ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \slot_select_reg[1] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \gc0.count_reg[1] ,
    \gc0.count_reg[3] ,
    WR_PNTR_RD,
    tx_phy_ready,
    \ctrl_info_reg[0] );
  output out;
  output fwft_rst_done_q;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[51] ;
  output [0:0]\gc0.count_d1_reg[7] ;
  output [7:0]\gc0.count_d1_reg[7]_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \slot_select_reg[1] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input \mux_by_4.data_count_reg[3] ;
  input [0:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input \gc0.count_reg[1] ;
  input \gc0.count_reg[3] ;
  input [7:0]WR_PNTR_RD;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  wire [7:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire [0:0]\ctrl_info_reg[0] ;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[7] ;
  wire [7:0]\gc0.count_d1_reg[7]_0 ;
  wire \gc0.count_reg[1] ;
  wire \gc0.count_reg[3] ;
  wire [0:0]\goreg_bm.dout_i_reg[51] ;
  wire \mux_by_4.data_count_reg[3] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire p_2_out;
  wire rpntr_n_0;
  wire [0:0]slot_select;
  wire \slot_select_reg[1] ;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_rd_fwft_101 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0]_0 ),
        .SR(SR),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\goreg_bm.dout_i_reg[51] (\goreg_bm.dout_i_reg[51] ),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .slot_select(slot_select),
        .\slot_select_reg[1] (\slot_select_reg[1] ),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_rd_status_flags_as \gras.rsts 
       (.\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] (rpntr_n_0),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(p_2_out));
  jtag_axi_axi_chip2chip_0_1_rd_bin_cntr rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(\gc0.count_d1_reg[7] ),
        .Q(\gc0.count_d1_reg[7]_0 ),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .WR_PNTR_RD(WR_PNTR_RD),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_reg[1]_0 (\gc0.count_reg[1] ),
        .\gc0.count_reg[3]_0 (\gc0.count_reg[3] ),
        .ram_empty_i_reg(rpntr_n_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module jtag_axi_axi_chip2chip_0_1_rd_logic_115
   (out,
    fwft_rst_done_q,
    E,
    \goreg_bm.dout_i_reg[51] ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    next_int_ch2_ready,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    \mux_by_4.data_count_reg[3] ,
    Q,
    tdm_user_data_ready,
    slot_select,
    \gc0.count_reg[1] ,
    \gc0.count_reg[7] ,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    tx_phy_ready,
    \ctrl_info_reg[1] ,
    empty_fwft_i_reg,
    \auto_neg_intr_gen.send_ch0_reg ,
    s_ready_i_reg);
  output out;
  output fwft_rst_done_q;
  output [0:0]E;
  output [0:0]\goreg_bm.dout_i_reg[51] ;
  output [0:0]\gc0.count_d1_reg[7] ;
  output [7:0]\gc0.count_d1_reg[7]_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output next_int_ch2_ready;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input \mux_by_4.data_count_reg[3] ;
  input [0:0]Q;
  input tdm_user_data_ready;
  input [0:0]slot_select;
  input \gc0.count_reg[1] ;
  input \gc0.count_reg[7] ;
  input [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[1] ;
  input empty_fwft_i_reg;
  input \auto_neg_intr_gen.send_ch0_reg ;
  input s_ready_i_reg;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  wire \auto_neg_intr_gen.send_ch0_reg ;
  wire axi_c2c_phy_clk;
  wire [0:0]\ctrl_info_reg[1] ;
  wire empty_fwft_i_reg;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[7] ;
  wire [7:0]\gc0.count_d1_reg[7]_0 ;
  wire \gc0.count_reg[1] ;
  wire \gc0.count_reg[7] ;
  wire [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire [0:0]\goreg_bm.dout_i_reg[51] ;
  wire \mux_by_4.data_count_reg[3] ;
  wire next_int_ch2_ready;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire p_2_out;
  wire rpntr_n_0;
  wire s_ready_i_reg;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;
  wire tx_phy_ready;

  jtag_axi_axi_chip2chip_0_1_rd_fwft_157 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0]_0 ),
        .SR(SR),
        .\auto_neg_intr_gen.send_ch0_reg (\auto_neg_intr_gen.send_ch0_reg ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\ctrl_info_reg[1] (\ctrl_info_reg[1] ),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\goreg_bm.dout_i_reg[51] (\goreg_bm.dout_i_reg[51] ),
        .\mux_by_4.data_count_reg[3] (\mux_by_4.data_count_reg[3] ),
        .next_int_ch2_ready(next_int_ch2_ready),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .s_ready_i_reg(s_ready_i_reg),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready),
        .tx_phy_ready(tx_phy_ready));
  jtag_axi_axi_chip2chip_0_1_rd_status_flags_as_158 \gras.rsts 
       (.\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (rpntr_n_0),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(p_2_out));
  jtag_axi_axi_chip2chip_0_1_rd_bin_cntr_159 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(\gc0.count_d1_reg[7] ),
        .Q(\gc0.count_d1_reg[7]_0 ),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_reg[1]_0 (\gc0.count_reg[1] ),
        .\gc0.count_reg[7]_0 (\gc0.count_reg[7] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[7] (\gnxpm_cdc.wr_pntr_bin_reg[7] ),
        .ram_empty_i_reg(rpntr_n_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module jtag_axi_axi_chip2chip_0_1_rd_logic__parameterized0
   (out,
    fwft_rst_done_q,
    E,
    \gc0.count_d1_reg[8] ,
    \goreg_bm.dout_i_reg[37] ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gnxpm_cdc.wr_pntr_bin_reg[8] ,
    v1_reg,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    slot_select,
    tdm_user_data_ready,
    WR_PNTR_RD);
  output out;
  output fwft_rst_done_q;
  output [0:0]E;
  output [0:0]\gc0.count_d1_reg[8] ;
  output [0:0]\goreg_bm.dout_i_reg[37] ;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \gnxpm_cdc.wr_pntr_bin_reg[8] ;
  input [3:0]v1_reg;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input [0:0]slot_select;
  input tdm_user_data_ready;
  input [8:0]WR_PNTR_RD;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  wire [8:0]WR_PNTR_RD;
  wire axi_c2c_phy_clk;
  wire [3:0]\c0/v1_reg ;
  wire fwft_rst_done_q;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[37] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire p_2_out;
  wire rpntr_n_21;
  wire [0:0]slot_select;
  wire tdm_user_data_ready;
  wire [3:0]v1_reg;

  jtag_axi_axi_chip2chip_0_1_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0]_0 ),
        .SR(SR),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\goreg_bm.dout_i_reg[37] (\goreg_bm.dout_i_reg[37] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .slot_select(slot_select),
        .tdm_user_data_ready(tdm_user_data_ready));
  jtag_axi_axi_chip2chip_0_1_rd_status_flags_as__parameterized0 \gras.rsts 
       (.E(\gc0.count_d1_reg[8] ),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gc0.count_reg[8] (rpntr_n_21),
        .\gnxpm_cdc.wr_pntr_bin_reg[8] (\gnxpm_cdc.wr_pntr_bin_reg[8] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(p_2_out),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ));
  jtag_axi_axi_chip2chip_0_1_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(\gc0.count_d1_reg[8] ),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .WR_PNTR_RD(WR_PNTR_RD),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .ram_empty_fb_i_reg(rpntr_n_21),
        .v1_reg(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module jtag_axi_axi_chip2chip_0_1_rd_logic__parameterized1
   (fwft_rst_done_q,
    E,
    Q,
    \gc0.count_d1_reg[7] ,
    s_axi_rvalid,
    \goreg_bm.dout_i_reg[41] ,
    tmp_ram_rd_en,
    \gnxpm_cdc.wr_pntr_bin_reg[1] ,
    \gnxpm_cdc.wr_pntr_bin_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    \gnxpm_cdc.wr_pntr_bin_reg[1]_0 ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4]_0 ,
    \gnxpm_cdc.wr_pntr_bin_reg[6]_0 ,
    s_aclk,
    out,
    \Q_reg_reg[0] ,
    SR,
    \Q_reg_reg[0]_0 ,
    WR_PNTR_RD,
    s_axi_rready);
  output fwft_rst_done_q;
  output [0:0]E;
  output [8:0]Q;
  output [7:0]\gc0.count_d1_reg[7] ;
  output s_axi_rvalid;
  output [0:0]\goreg_bm.dout_i_reg[41] ;
  output tmp_ram_rd_en;
  input \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[1]_0 ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4]_0 ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6]_0 ;
  input s_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input [0:0]WR_PNTR_RD;
  input s_axi_rready;

  wire [0:0]E;
  wire [8:0]Q;
  wire \Q_reg_reg[0] ;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]SR;
  wire [0:0]WR_PNTR_RD;
  wire comp0;
  wire comp1;
  wire fwft_rst_done_q;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[1]_0 ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4]_0 ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[41] ;
  wire \gr1.gr1_int.rfwft_n_4 ;
  wire [0:0]out;
  wire p_2_out;
  wire p_8_out;
  wire rpntr_n_0;
  wire rpntr_n_10;
  wire s_aclk;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire tmp_ram_rd_en;

  jtag_axi_axi_chip2chip_0_1_rd_fwft_61 \gr1.gr1_int.rfwft 
       (.E(E),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0]_0 ),
        .SR(SR),
        .comp0(comp0),
        .comp1(comp1),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gc0.count_d1_reg[8] (p_8_out),
        .\goreg_bm.dout_i_reg[41] (\goreg_bm.dout_i_reg[41] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_4 ),
        .s_aclk(s_aclk),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_rd_status_flags_as__parameterized1 \gras.rsts 
       (.\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .comp0(comp0),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (rpntr_n_0),
        .\gc0.count_reg[8] (rpntr_n_10),
        .\gnxpm_cdc.wr_pntr_bin_reg[1] (\gnxpm_cdc.wr_pntr_bin_reg[1] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[1]_0 (\gnxpm_cdc.wr_pntr_bin_reg[1]_0 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[3] (\gnxpm_cdc.wr_pntr_bin_reg[3] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4]_0 (\gnxpm_cdc.wr_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6]_0 (\gnxpm_cdc.wr_pntr_bin_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_4 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out),
        .out(p_2_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_rd_bin_cntr__parameterized1 rpntr
       (.E(p_8_out),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[7]_0 (\gc0.count_d1_reg[7] ),
        .ram_empty_i_reg(rpntr_n_0),
        .ram_empty_i_reg_0(rpntr_n_10),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module jtag_axi_axi_chip2chip_0_1_rd_logic__parameterized2
   (s_axi_bvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \gc0.count_reg[0] ,
    \gnxpm_cdc.rd_pntr_gc_reg[7] ,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    s_aclk,
    AR,
    s_axi_bready,
    WR_PNTR_RD,
    \gc0.count_reg[3] );
  output s_axi_bvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\gc0.count_reg[0] ;
  output [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input s_aclk;
  input [0:0]AR;
  input s_axi_bready;
  input [3:0]WR_PNTR_RD;
  input \gc0.count_reg[3] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire [0:0]\gc0.count_reg[0] ;
  wire \gc0.count_reg[3] ;
  wire [7:0]\gnxpm_cdc.rd_pntr_gc_reg[7] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;

  jtag_axi_axi_chip2chip_0_1_rd_fwft__parameterized0 \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(E),
        .\gc0.count_reg[0] (\gc0.count_reg[0] ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  jtag_axi_axi_chip2chip_0_1_rd_status_flags_as__parameterized2 \gras.rsts 
       (.AR(AR),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .out(p_2_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_rd_bin_cntr__parameterized2 rpntr
       (.AR(AR),
        .E(\gc0.count_reg[0] ),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_reg[3]_0 (\gc0.count_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[7] (\gnxpm_cdc.rd_pntr_gc_reg[7] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_3 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_rd_status_flags_as
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;

  wire \Q_reg_reg[0] ;
  wire axi_c2c_phy_clk;
  wire \gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[7] ),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[7] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_rd_status_flags_as_158
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;

  wire \Q_reg_reg[0] ;
  wire axi_c2c_phy_clk;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_rd_status_flags_as__parameterized0
   (out,
    v1_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[8] ,
    v1_reg,
    \gc0.count_reg[8] ,
    axi_c2c_phy_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    E);
  output out;
  input [3:0]v1_reg_0;
  input \gnxpm_cdc.wr_pntr_bin_reg[8] ;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;
  input axi_c2c_phy_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input [0:0]E;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire axi_c2c_phy_clk;
  wire c0_n_0;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[8] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  jtag_axi_axi_chip2chip_0_1_compare__parameterized0 c0
       (.E(E),
        .comp1(comp1),
        .\gnxpm_cdc.wr_pntr_bin_reg[8] (\gnxpm_cdc.wr_pntr_bin_reg[8] ),
        .ram_empty_fb_i_reg(c0_n_0),
        .v1_reg_0(v1_reg_0));
  jtag_axi_axi_chip2chip_0_1_compare__parameterized1 c1
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_rd_status_flags_as__parameterized1
   (comp0,
    comp1,
    out,
    \gnxpm_cdc.wr_pntr_bin_reg[1] ,
    \gnxpm_cdc.wr_pntr_bin_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    \gc0.count_d1_reg[8] ,
    \gnxpm_cdc.wr_pntr_bin_reg[1]_0 ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4]_0 ,
    \gnxpm_cdc.wr_pntr_bin_reg[6]_0 ,
    \gc0.count_reg[8] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] );
  output comp0;
  output comp1;
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[1]_0 ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[4]_0 ;
  input \gnxpm_cdc.wr_pntr_bin_reg[6]_0 ;
  input \gc0.count_reg[8] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;

  wire \Q_reg_reg[0] ;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[1] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[1]_0 ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[4]_0 ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_aclk;

  assign out = ram_empty_fb_i;
  jtag_axi_axi_chip2chip_0_1_compare__parameterized4 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[1] (\gnxpm_cdc.wr_pntr_bin_reg[1] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[3] (\gnxpm_cdc.wr_pntr_bin_reg[3] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gnxpm_cdc.wr_pntr_bin_reg[6] ));
  jtag_axi_axi_chip2chip_0_1_compare__parameterized5 c1
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[1] (\gnxpm_cdc.wr_pntr_bin_reg[1]_0 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[6] (\gnxpm_cdc.wr_pntr_bin_reg[6]_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[0] ),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_rd_status_flags_as__parameterized2
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    s_aclk,
    AR);
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire \gnxpm_cdc.wr_pntr_bin_reg[6] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_aclk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[6] ),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo
   (out,
    ram_empty_i_reg,
    ram_full_i_reg,
    ram_full_fb_i_reg,
    SR,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    s_axi_wready,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_fb_i_reg_0,
    axi_c2c_phy_clk,
    s_aclk,
    br_fifo_reset,
    ram_empty_fb_i_reg,
    fwft_rst_done_q,
    E,
    ram_full_i_reg_0,
    s_axi_wvalid,
    ram_full_fb_i_reg_1,
    comp1,
    ram_full_fb_i_reg_2);
  output out;
  output [1:0]ram_empty_i_reg;
  output ram_full_i_reg;
  output ram_full_fb_i_reg;
  output [0:0]SR;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  output s_axi_wready;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_full_fb_i_reg_0;
  input axi_c2c_phy_clk;
  input s_aclk;
  input br_fifo_reset;
  input [0:0]ram_empty_fb_i_reg;
  input fwft_rst_done_q;
  input [0:0]E;
  input ram_full_i_reg_0;
  input s_axi_wvalid;
  input ram_full_fb_i_reg_1;
  input comp1;
  input ram_full_fb_i_reg_2;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]SR;
  wire \arst_sync_q[1]_44 ;
  wire \arst_sync_q[2]_45 ;
  wire \arst_sync_q[3]_46 ;
  wire \arst_sync_q[4]_47 ;
  wire \arst_sync_q[5]_48 ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire comp1;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire ram_full_fb_i_reg_2;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_49 ;
  wire \rrst_q[2]_52 ;
  wire \rrst_q[4]_57 ;
  wire \rrst_wr_q[1]_50 ;
  wire \rrst_wr_q[2]_53 ;
  wire \rrst_wr_q[3]_55 ;
  wire \rrst_wr_q[4]_58 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire tmp_ram_rd_en;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[1]_51 ;
  wire \wrst_ext_q[2]_54 ;
  wire \wrst_ext_q[3]_56 ;
  wire \wrst_ext_q[4]_59 ;
  wire \wrst_ext_q[5]_61 ;

  assign ram_empty_i_reg[1] = rd_rst_reg[2];
  assign ram_empty_i_reg[0] = rd_rst_reg[0];
  assign ram_full_fb_i_reg = rst_d3;
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__2 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_44 ),
        .out(rst_wr_reg2),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_1 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_44 ),
        .out(\arst_sync_q[2]_45 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_2 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_46 ),
        .out(\arst_sync_q[2]_45 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_3 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\Q_reg_reg[0]_0 (\arst_sync_q[3]_46 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[5]_48 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[2]_45 ),
        .comp1(comp1),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ),
        .out(\arst_sync_q[4]_47 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_1),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_2),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_4 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst 
       (.\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\arst_sync_q[5]_48 ),
        .out(\arst_sync_q[4]_47 ),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_5 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(sckt_wrst_i),
        .out(\rrst_q[1]_49 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_6 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_50 ),
        .out(out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_7 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.in0(sckt_wrst_i),
        .out(\wrst_ext_q[1]_51 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_8 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_52 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\rrst_q[1]_49 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_9 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_50 ),
        .out(\rrst_wr_q[2]_53 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_10 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_54 ),
        .out(\wrst_ext_q[1]_51 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_11 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.E(E),
        .\Q_reg_reg[0]_0 (\rrst_q[2]_52 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gfwft_rst_done.fwft_rst_done_reg (\gfwft_rst_done.fwft_rst_done_reg ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_fwft(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_12 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_55 ),
        .out(\rrst_wr_q[2]_53 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_13 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_54 ),
        .out(\wrst_ext_q[3]_56 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_14 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_57 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_15 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_55 ),
        .out(\rrst_wr_q[4]_58 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_16 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_59 ),
        .out(\wrst_ext_q[3]_56 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_17 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_57 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_18 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[5]_61 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[5]_48 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\grstd1.grst_full.grst_f.rst_d1_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ),
        .in0(sckt_wrst_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ),
        .out(\rrst_wr_q[4]_58 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_19 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_59 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[5]_61 ),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_20 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .out(p_10_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_21 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_11_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_22 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_10_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_23 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_11_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_24 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_14_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_25 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_15_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_26 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_16_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .out(p_14_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_27 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_17_out),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .out(p_15_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_28 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst 
       (.AS(rd_rst_comb),
        .\Q_reg_reg[0]_0 (p_16_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .rd_rst_active(rd_rst_active));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_29 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .\Q_reg_reg[0]_0 (p_17_out),
        .in0(wr_rst_asreg),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo_118
   (out,
    ram_empty_i_reg,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    wr_rst_busy_i2_out,
    SR,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    s_axi_arready,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    axi_c2c_phy_clk,
    s_aclk,
    br_fifo_reset,
    ram_empty_fb_i_reg,
    fwft_rst_done_q,
    E,
    ram_full_i_reg_0,
    s_axi_arvalid,
    ram_full_fb_i_reg);
  output out;
  output [1:0]ram_empty_i_reg;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output wr_rst_busy_i2_out;
  output [0:0]SR;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  output s_axi_arready;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input axi_c2c_phy_clk;
  input s_aclk;
  input br_fifo_reset;
  input [0:0]ram_empty_fb_i_reg;
  input fwft_rst_done_q;
  input [0:0]E;
  input ram_full_i_reg_0;
  input s_axi_arvalid;
  input ram_full_fb_i_reg;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire \arst_sync_q[1]_23 ;
  wire \arst_sync_q[2]_24 ;
  wire \arst_sync_q[3]_25 ;
  wire \arst_sync_q[4]_26 ;
  wire \arst_sync_q[5]_27 ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_28 ;
  wire \rrst_q[2]_31 ;
  wire \rrst_q[4]_36 ;
  wire \rrst_wr_q[1]_29 ;
  wire \rrst_wr_q[2]_32 ;
  wire \rrst_wr_q[3]_34 ;
  wire \rrst_wr_q[4]_37 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire tmp_ram_rd_en;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[1]_30 ;
  wire \wrst_ext_q[2]_33 ;
  wire \wrst_ext_q[3]_35 ;
  wire \wrst_ext_q[4]_38 ;
  wire \wrst_ext_q[5]_40 ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = rst_d3;
  assign ram_empty_i_reg[1] = rd_rst_reg[2];
  assign ram_empty_i_reg[0] = rd_rst_reg[0];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__1 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_119 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_23 ),
        .out(rst_wr_reg2),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_120 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_23 ),
        .out(\arst_sync_q[2]_24 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_121 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_25 ),
        .out(\arst_sync_q[2]_24 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_122 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .\Q_reg_reg[0]_0 (\arst_sync_q[3]_25 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[5]_27 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[2]_24 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg (wr_rst_busy_i2_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ),
        .out(\arst_sync_q[4]_26 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_123 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst 
       (.\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\arst_sync_q[5]_27 ),
        .out(\arst_sync_q[4]_26 ),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_124 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(sckt_wrst_i),
        .out(\rrst_q[1]_28 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_125 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_29 ),
        .out(out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_126 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.in0(sckt_wrst_i),
        .out(\wrst_ext_q[1]_30 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_127 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_31 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\rrst_q[1]_28 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_128 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_29 ),
        .out(\rrst_wr_q[2]_32 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_129 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_33 ),
        .out(\wrst_ext_q[1]_30 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_130 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.E(E),
        .\Q_reg_reg[0]_0 (\rrst_q[2]_31 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gfwft_rst_done.fwft_rst_done_reg (\gfwft_rst_done.fwft_rst_done_reg ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_fwft(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_131 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_34 ),
        .out(\rrst_wr_q[2]_32 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_132 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_33 ),
        .out(\wrst_ext_q[3]_35 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_133 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_36 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_134 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_34 ),
        .out(\rrst_wr_q[4]_37 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_135 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_38 ),
        .out(\wrst_ext_q[3]_35 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_136 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_36 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_137 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[5]_40 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[5]_27 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .in0(sckt_wrst_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ),
        .out(\rrst_wr_q[4]_37 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_138 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_38 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[5]_40 ),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_139 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .out(p_10_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_140 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_11_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_141 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_10_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_142 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_11_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_143 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_14_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_144 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_15_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_145 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_16_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .out(p_14_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_146 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_17_out),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .out(p_15_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_147 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst 
       (.AS(rd_rst_comb),
        .\Q_reg_reg[0]_0 (p_16_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .rd_rst_active(rd_rst_active));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_148 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .\Q_reg_reg[0]_0 (p_17_out),
        .in0(wr_rst_asreg),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo_30
   (out,
    ram_empty_i_reg,
    ram_full_i_reg,
    \tdm_data_out_reg[2] ,
    wr_rst_busy_i2_out,
    AR,
    ram_full_fb_i_reg,
    D,
    \gdiff.diff_pntr_pad_reg[2] ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    SR,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    ram_full_i_reg_0,
    rd_ch_data_valid,
    ram_full_fb_i_reg_0,
    prog_full_int,
    E,
    fwft_rst_done_q);
  output out;
  output [1:0]ram_empty_i_reg;
  output ram_full_i_reg;
  output \tdm_data_out_reg[2] ;
  output wr_rst_busy_i2_out;
  output [0:0]AR;
  output ram_full_fb_i_reg;
  output [0:0]D;
  output [0:0]\gdiff.diff_pntr_pad_reg[2] ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  output [0:0]SR;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input ram_full_i_reg_0;
  input rd_ch_data_valid;
  input ram_full_fb_i_reg_0;
  input prog_full_int;
  input [0:0]E;
  input fwft_rst_done_q;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire \arst_sync_q[1]_65 ;
  wire \arst_sync_q[2]_66 ;
  wire \arst_sync_q[3]_67 ;
  wire \arst_sync_q[4]_68 ;
  wire \arst_sync_q[5]_69 ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire fwft_rst_done_q;
  wire [0:0]\gdiff.diff_pntr_pad_reg[2] ;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_4 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_5 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire prog_full_int;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg_0;
  wire rd_ch_data_valid;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_70 ;
  wire \rrst_q[2]_73 ;
  wire \rrst_q[4]_78 ;
  wire \rrst_wr_q[1]_71 ;
  wire \rrst_wr_q[2]_74 ;
  wire \rrst_wr_q[3]_76 ;
  wire \rrst_wr_q[4]_79 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[1]_72 ;
  wire \wrst_ext_q[2]_75 ;
  wire \wrst_ext_q[3]_77 ;
  wire \wrst_ext_q[4]_80 ;
  wire \wrst_ext_q[5]_82 ;

  assign ram_empty_i_reg[1] = rd_rst_reg[2];
  assign ram_empty_i_reg[0] = rd_rst_reg[0];
  assign ram_full_i_reg = rst_d2;
  assign \tdm_data_out_reg[2]  = rst_d3;
  LUT2 #(
    .INIT(4'hE)) 
    \gdiff.diff_pntr_pad[9]_i_1 
       (.I0(AR),
        .I1(wr_rst_reg[1]),
        .O(\gdiff.diff_pntr_pad_reg[2] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(AR),
        .I1(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_31 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_65 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(rst_wr_reg2));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_32 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_65 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\arst_sync_q[2]_66 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_33 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_67 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\arst_sync_q[2]_66 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_34 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_67 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\arst_sync_q[4]_68 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_35 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\arst_sync_q[5]_69 ),
        .out(\arst_sync_q[4]_68 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_4 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_36 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.in0(sckt_wrst_i),
        .out(\rrst_q[1]_70 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_37 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_71 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_38 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(sckt_wrst_i),
        .out(\wrst_ext_q[1]_72 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_39 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_73 ),
        .out(\rrst_q[1]_70 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_40 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_71 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\rrst_wr_q[2]_74 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_41 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_75 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\wrst_ext_q[1]_72 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_42 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.E(E),
        .\Q_reg_reg[0]_0 (\rrst_q[2]_73 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .SR(SR),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gfwft_rst_done.fwft_rst_done_reg (\gfwft_rst_done.fwft_rst_done_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .s_aclk(s_aclk),
        .sckt_rd_rst_fwft(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_43 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_76 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\rrst_wr_q[2]_74 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_44 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_75 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\wrst_ext_q[3]_77 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_45 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_78 ),
        .out(out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_46 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_76 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\rrst_wr_q[4]_79 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_47 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_80 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\wrst_ext_q[3]_77 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_48 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_78 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_49 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst 
       (.D(D),
        .\Q_reg_reg[0]_0 (\arst_sync_q[4]_68 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[2]_66 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[5]_69 ),
        .\Q_reg_reg[0]_3 (\arst_sync_q[3]_67 ),
        .\Q_reg_reg[0]_4 (\wrst_ext_q[5]_82 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .in0(sckt_wrst_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_4 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg (wr_rst_busy_i2_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_5 ),
        .out(\rrst_wr_q[4]_79 ),
        .prog_full_int(prog_full_int),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg_0),
        .rd_ch_data_valid(rd_ch_data_valid),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_50 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_80 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[5]_82 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_3 ),
        .Q(AR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_5 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_51 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_10_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_52 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(wr_rst_asreg),
        .out(p_11_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_53 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .out(p_10_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_54 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_11_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_55 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .out(p_14_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_56 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_15_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_57 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_16_out),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .out(p_14_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_58 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_17_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .out(p_15_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_59 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst 
       (.AS(rd_rst_comb),
        .\Q_reg_reg[0]_0 (p_16_out),
        .in0(rd_rst_asreg),
        .rd_rst_active(rd_rst_active),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_60 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .\Q_reg_reg[0]_0 (p_17_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(wr_rst_asreg));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo_70
   (out,
    ram_empty_i_reg,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    wr_rst_busy_i2_out,
    SR,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    s_axi_awready,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    axi_c2c_phy_clk,
    s_aclk,
    br_fifo_reset,
    ram_empty_fb_i_reg,
    fwft_rst_done_q,
    E,
    ram_full_i_reg_0,
    s_axi_awvalid,
    ram_full_fb_i_reg);
  output out;
  output [1:0]ram_empty_i_reg;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output wr_rst_busy_i2_out;
  output [0:0]SR;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  output s_axi_awready;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input axi_c2c_phy_clk;
  input s_aclk;
  input br_fifo_reset;
  input [0:0]ram_empty_fb_i_reg;
  input fwft_rst_done_q;
  input [0:0]E;
  input ram_full_i_reg_0;
  input s_axi_awvalid;
  input ram_full_fb_i_reg;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire \arst_sync_q[1]_2 ;
  wire \arst_sync_q[2]_3 ;
  wire \arst_sync_q[3]_4 ;
  wire \arst_sync_q[4]_5 ;
  wire \arst_sync_q[5]_6 ;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_7 ;
  wire \rrst_q[2]_10 ;
  wire \rrst_q[4]_15 ;
  wire \rrst_wr_q[1]_8 ;
  wire \rrst_wr_q[2]_11 ;
  wire \rrst_wr_q[3]_13 ;
  wire \rrst_wr_q[4]_16 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire tmp_ram_rd_en;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[1]_9 ;
  wire \wrst_ext_q[2]_12 ;
  wire \wrst_ext_q[3]_14 ;
  wire \wrst_ext_q[4]_17 ;
  wire \wrst_ext_q[5]_19 ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = rst_d3;
  assign ram_empty_i_reg[1] = rd_rst_reg[2];
  assign ram_empty_i_reg[0] = rd_rst_reg[0];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_71 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .out(rst_wr_reg2),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_72 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .out(\arst_sync_q[2]_3 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_73 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .out(\arst_sync_q[2]_3 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_74 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[5]_6 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[2]_3 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg (wr_rst_busy_i2_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ),
        .out(\arst_sync_q[4]_5 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_75 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst 
       (.\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\arst_sync_q[5]_6 ),
        .out(\arst_sync_q[4]_5 ),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_76 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(sckt_wrst_i),
        .out(\rrst_q[1]_7 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_77 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_8 ),
        .out(out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_78 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.in0(sckt_wrst_i),
        .out(\wrst_ext_q[1]_9 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_79 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_10 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(\rrst_q[1]_7 ));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_80 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[1]_8 ),
        .out(\rrst_wr_q[2]_11 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_81 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_12 ),
        .out(\wrst_ext_q[1]_9 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_82 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.E(E),
        .\Q_reg_reg[0]_0 (\rrst_q[2]_10 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .fwft_rst_done_q(fwft_rst_done_q),
        .\gfwft_rst_done.fwft_rst_done_reg (\gfwft_rst_done.fwft_rst_done_reg ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_fwft(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_83 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_13 ),
        .out(\rrst_wr_q[2]_11 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_84 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_12 ),
        .out(\wrst_ext_q[3]_14 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_85 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_15 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_86 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_13 ),
        .out(\rrst_wr_q[4]_16 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_87 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_17 ),
        .out(\wrst_ext_q[3]_14 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_88 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[4]_15 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_89 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[5]_19 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[5]_6 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .in0(sckt_wrst_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ),
        .out(\rrst_wr_q[4]_16 ),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_90 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[4]_17 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[5]_19 ),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(\gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft ),
        .R(1'b0));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_91 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .out(p_10_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_92 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_11_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_93 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_10_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_94 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_11_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_95 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .out(p_14_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_96 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .out(p_15_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_97 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_16_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .out(p_14_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_98 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_17_out),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .out(p_15_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_99 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst 
       (.AS(rd_rst_comb),
        .\Q_reg_reg[0]_0 (p_16_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(rd_rst_asreg),
        .rd_rst_active(rd_rst_active));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_100 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .\Q_reg_reg[0]_0 (p_17_out),
        .in0(wr_rst_asreg),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module jtag_axi_axi_chip2chip_0_1_reset_blk_ramfifo__parameterized0
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    \tdm_data_out_reg[3] ,
    D,
    s_aclk,
    axi_c2c_phy_clk,
    br_fifo_reset,
    prog_full_int);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output \tdm_data_out_reg[3] ;
  output [0:0]D;
  input s_aclk;
  input axi_c2c_phy_clk;
  input br_fifo_reset;
  input prog_full_int;

  wire [0:0]D;
  wire axi_c2c_phy_clk;
  wire br_fifo_reset;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire prog_full_int;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign \tdm_data_out_reg[3]  = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_63 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_64 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(wr_rst_asreg),
        .out(p_6_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_65 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_66 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .in0(wr_rst_asreg),
        .out(p_6_out));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_67 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_synchronizer_ff_68 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(br_fifo_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \tdm_data_out[3]_i_1 
       (.I0(rst_d3),
        .I1(prog_full_int),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_1
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_10
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_100
   (AS,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_11
   (out,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    ram_empty_fb_i_reg,
    fwft_rst_done_q,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_fwft,
    E);
  output out;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input [0:0]ram_empty_fb_i_reg;
  input fwft_rst_done_q;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_fwft;
  input [0:0]E;

  wire [0:0]E;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire axi_c2c_phy_clk;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_rst_active;
  wire sckt_rd_rst_fwft;
  wire tmp_ram_rd_en;

  assign out = Q_reg;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__1 
       (.I0(Q_reg),
        .I1(ram_empty_fb_i_reg),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \gfwft_rst_done.fwft_rst_done_i_1__0 
       (.I0(Q_reg),
        .I1(sckt_rd_rst_fwft),
        .I2(E),
        .O(\gfwft_rst_done.fwft_rst_done_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(Q_reg),
        .I1(fwft_rst_done_q),
        .O(\gpregsm1.user_valid_reg ));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__1 
       (.I0(sckt_rd_rst_fwft),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_119
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_12
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_120
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_121
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_122
   (out,
    s_axi_arready,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    sckt_wr_rst_i_q,
    s_axi_arvalid,
    ram_full_fb_i_reg,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg );
  output out;
  output s_axi_arready;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input sckt_wr_rst_i_q;
  input s_axi_arvalid;
  input ram_full_fb_i_reg;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire sckt_wr_rst_i_q;

  assign out = Q_reg;
  LUT5 #(
    .INIT(32'h00000002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1 
       (.I0(s_axi_arvalid),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_fb_i_reg),
        .I3(ram_full_i_reg),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .I1(sckt_wr_rst_i_q),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_arready_INST_0
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .O(s_axi_arready));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_arready_INST_0_i_1
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_0 ),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_123
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    out,
    s_aclk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_124
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_125
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_126
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_127
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_128
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_129
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_13
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_130
   (out,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    ram_empty_fb_i_reg,
    fwft_rst_done_q,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_fwft,
    E);
  output out;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input [0:0]ram_empty_fb_i_reg;
  input fwft_rst_done_q;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_fwft;
  input [0:0]E;

  wire [0:0]E;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire axi_c2c_phy_clk;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_rst_active;
  wire sckt_rd_rst_fwft;
  wire tmp_ram_rd_en;

  assign out = Q_reg;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0 
       (.I0(Q_reg),
        .I1(ram_empty_fb_i_reg),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \gfwft_rst_done.fwft_rst_done_i_1__1 
       (.I0(Q_reg),
        .I1(sckt_rd_rst_fwft),
        .I2(E),
        .O(\gfwft_rst_done.fwft_rst_done_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(Q_reg),
        .I1(fwft_rst_done_q),
        .O(\gpregsm1.user_valid_reg ));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__0 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__0 
       (.I0(sckt_rd_rst_fwft),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_131
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_132
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_133
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_134
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_135
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_136
   (\Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_137
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ,
    out,
    s_aclk,
    fifo_wrst_done,
    fifo_rrst_done,
    in0,
    \Q_reg_reg[0]_0 ,
    \Q_reg_reg[0]_1 );
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  input out;
  input s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input [0:0]in0;
  input \Q_reg_reg[0]_0 ;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire out;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__0 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7070707F70707070)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__0 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(in0),
        .I3(Q_reg),
        .I4(\Q_reg_reg[0]_0 ),
        .I5(\Q_reg_reg[0]_1 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_arready_INST_0_i_2
       (.I0(in0),
        .I1(Q_reg),
        .I2(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_138
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__0 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_139
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_14
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_140
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_141
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_142
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_143
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_144
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_145
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    out,
    axi_c2c_phy_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input out;
  input axi_c2c_phy_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_146
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input out;
  input s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_147
   (AS,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_148
   (AS,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_15
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_16
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_17
   (\Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_18
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \grstd1.grst_full.grst_f.rst_d1_reg ,
    out,
    s_aclk,
    fifo_wrst_done,
    fifo_rrst_done,
    in0,
    \Q_reg_reg[0]_0 ,
    \Q_reg_reg[0]_1 );
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  output \grstd1.grst_full.grst_f.rst_d1_reg ;
  input out;
  input s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input [0:0]in0;
  input \Q_reg_reg[0]_0 ;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d1_reg ;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire out;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7070707F70707070)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__1 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(in0),
        .I3(Q_reg),
        .I4(\Q_reg_reg[0]_0 ),
        .I5(\Q_reg_reg[0]_1 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_wready_INST_0_i_2
       (.I0(in0),
        .I1(Q_reg),
        .I2(\Q_reg_reg[0]_0 ),
        .O(\grstd1.grst_full.grst_f.rst_d1_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_19
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_2
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_20
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_21
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_22
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_23
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_24
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_25
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_26
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    out,
    axi_c2c_phy_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input out;
  input axi_c2c_phy_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_27
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input out;
  input s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_28
   (AS,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_29
   (AS,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_3
   (out,
    s_axi_wready,
    wr_rst_busy_i2_out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_fb_i_reg,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    sckt_wr_rst_i_q,
    s_axi_wvalid,
    ram_full_fb_i_reg_0,
    comp1,
    ram_full_fb_i_reg_1,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg );
  output out;
  output s_axi_wready;
  output wr_rst_busy_i2_out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_full_fb_i_reg;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input sckt_wr_rst_i_q;
  input s_axi_wvalid;
  input ram_full_fb_i_reg_0;
  input comp1;
  input ram_full_fb_i_reg_1;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire comp1;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire ram_full_i_reg;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sckt_wr_rst_i_q;
  wire wr_rst_busy_i2_out;

  assign out = Q_reg;
  LUT5 #(
    .INIT(32'h00000002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__2 
       (.I0(s_axi_wvalid),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_fb_i_reg_0),
        .I3(ram_full_i_reg),
        .I4(wr_rst_busy_i2_out),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__2 
       (.I0(wr_rst_busy_i2_out),
        .I1(sckt_wr_rst_i_q),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_full_i_i_1__2
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(comp1),
        .I2(wr_rst_busy_i2_out),
        .I3(ram_full_fb_i_reg_1),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_wready_INST_0
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg),
        .I2(wr_rst_busy_i2_out),
        .O(s_axi_wready));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_wready_INST_0_i_1
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_0 ),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ),
        .O(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_31
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_32
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_33
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_34
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_35
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    out,
    axi_c2c_phy_clk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_36
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_37
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_38
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_39
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_4
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    out,
    s_aclk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_40
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_41
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_42
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    SR,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_fwft,
    E,
    fwft_rst_done_q);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  output [0:0]SR;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_fwft;
  input [0:0]E;
  input fwft_rst_done_q;

  wire [0:0]E;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire [0:0]SR;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire s_aclk;
  wire sckt_rd_rst_fwft;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \gfwft_rst_done.fwft_rst_done_i_1__2 
       (.I0(Q_reg),
        .I1(sckt_rd_rst_fwft),
        .I2(E),
        .O(\gfwft_rst_done.fwft_rst_done_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(Q_reg),
        .I1(fwft_rst_done_q),
        .O(SR));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__2 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__2 
       (.I0(sckt_rd_rst_fwft),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_43
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_44
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_45
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_46
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_47
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_48
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_49
   (ram_full_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ,
    D,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    out,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    rd_ch_data_valid,
    ram_full_fb_i_reg_0,
    prog_full_int,
    sckt_wr_rst_i_q,
    \Q_reg_reg[0]_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    \Q_reg_reg[0]_4 ,
    in0,
    fifo_rrst_done,
    fifo_wrst_done);
  output ram_full_fb_i_reg;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  output [0:0]D;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input out;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input rd_ch_data_valid;
  input ram_full_fb_i_reg_0;
  input prog_full_int;
  input sckt_wr_rst_i_q;
  input \Q_reg_reg[0]_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input \Q_reg_reg[0]_4 ;
  input [0:0]in0;
  input fifo_rrst_done;
  input fifo_wrst_done;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire \Q_reg_reg[0]_4 ;
  wire axi_c2c_phy_clk;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire out;
  wire prog_full_int;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire rd_ch_data_valid;
  wire sckt_wr_rst_i_q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__2 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1 
       (.I0(sckt_wr_rst_i_q),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2_n_0 ),
        .I1(\Q_reg_reg[0]_0 ),
        .I2(\Q_reg_reg[0]_1 ),
        .I3(\Q_reg_reg[0]_2 ),
        .I4(\Q_reg_reg[0]_3 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2 
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_4 ),
        .I2(in0),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777000F77770000)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__2 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_4 ),
        .I4(in0),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    ram_full_i_i_2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_i_reg),
        .I3(rd_ch_data_valid),
        .I4(ram_full_fb_i_reg_0),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tdm_data_out[2]_i_1 
       (.I0(prog_full_int),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_5
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_50
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    fifo_rrst_done,
    fifo_wrst_done);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input fifo_rrst_done;
  input fifo_wrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__2 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_51
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_52
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_53
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_54
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_55
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_56
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_57
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input out;
  input s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_58
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    out,
    axi_c2c_phy_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input out;
  input axi_c2c_phy_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_59
   (AS,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire rd_rst_active;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_6
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_60
   (AS,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_63
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_64
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_65
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_66
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    axi_c2c_phy_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input axi_c2c_phy_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_67
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_68
   (\Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_7
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_71
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_72
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_73
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_74
   (out,
    s_axi_awready,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    sckt_wr_rst_i_q,
    s_axi_awvalid,
    ram_full_fb_i_reg,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg );
  output out;
  output s_axi_awready;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input sckt_wr_rst_i_q;
  input s_axi_awvalid;
  input ram_full_fb_i_reg;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire sckt_wr_rst_i_q;

  assign out = Q_reg;
  LUT5 #(
    .INIT(32'h00000002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0 
       (.I0(s_axi_awvalid),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_fb_i_reg),
        .I3(ram_full_i_reg),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .I1(sckt_wr_rst_i_q),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_awready_INST_0
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .O(s_axi_awready));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_awready_INST_0_i_1
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_0 ),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_75
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    out,
    s_aclk);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_76
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_77
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_78
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_79
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_8
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_80
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_81
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_82
   (out,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \gfwft_rst_done.fwft_rst_done_reg ,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    ram_empty_fb_i_reg,
    fwft_rst_done_q,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_fwft,
    E);
  output out;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.user_valid_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  output \gfwft_rst_done.fwft_rst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input [0:0]ram_empty_fb_i_reg;
  input fwft_rst_done_q;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_fwft;
  input [0:0]E;

  wire [0:0]E;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire axi_c2c_phy_clk;
  wire fwft_rst_done_q;
  wire \gfwft_rst_done.fwft_rst_done_reg ;
  wire [0:0]\gpregsm1.user_valid_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_rst_active;
  wire sckt_rd_rst_fwft;
  wire tmp_ram_rd_en;

  assign out = Q_reg;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(Q_reg),
        .I1(ram_empty_fb_i_reg),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \gfwft_rst_done.fwft_rst_done_i_1 
       (.I0(Q_reg),
        .I1(sckt_rd_rst_fwft),
        .I2(E),
        .O(\gfwft_rst_done.fwft_rst_done_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(Q_reg),
        .I1(fwft_rst_done_q),
        .O(\gpregsm1.user_valid_reg ));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1 
       (.I0(sckt_rd_rst_fwft),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_83
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_84
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_85
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_86
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_87
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_88
   (\Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_89
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ,
    out,
    s_aclk,
    fifo_wrst_done,
    fifo_rrst_done,
    in0,
    \Q_reg_reg[0]_0 ,
    \Q_reg_reg[0]_1 );
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  input out;
  input s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input [0:0]in0;
  input \Q_reg_reg[0]_0 ;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire out;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7070707F70707070)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(in0),
        .I3(Q_reg),
        .I4(\Q_reg_reg[0]_0 ),
        .I5(\Q_reg_reg[0]_1 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_awready_INST_0_i_2
       (.I0(in0),
        .I1(Q_reg),
        .I2(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_9
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_90
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \Q_reg_reg[0]_0 ,
    s_aclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_91
   (out,
    in0,
    axi_c2c_phy_clk);
  output out;
  input [0:0]in0;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_92
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_93
   (\Q_reg_reg[0]_0 ,
    out,
    axi_c2c_phy_clk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_94
   (\Q_reg_reg[0]_0 ,
    out,
    s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_95
   (out,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_96
   (out,
    \Q_reg_reg[0]_0 ,
    s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_97
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    out,
    axi_c2c_phy_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input out;
  input axi_c2c_phy_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_98
   (\Q_reg_reg[0]_0 ,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input out;
  input s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff_99
   (AS,
    \Q_reg_reg[0]_0 ,
    axi_c2c_phy_clk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input \Q_reg_reg[0]_0 ;
  input axi_c2c_phy_clk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire [0:0]in0;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized0
   (D,
    Q,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [7:0]D;
  input [7:0]Q;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized0_102
   (D,
    Q,
    axi_c2c_phy_clk,
    out);
  output [7:0]D;
  input [7:0]Q;
  input axi_c2c_phy_clk;
  input out;

  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized0_160
   (D,
    Q,
    axi_c2c_phy_clk,
    out);
  output [7:0]D;
  input [7:0]Q;
  input axi_c2c_phy_clk;
  input out;

  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized1
   (D,
    Q,
    axi_c2c_phy_clk,
    AR);
  output [7:0]D;
  input [7:0]Q;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire axi_c2c_phy_clk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized10
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    D,
    axi_c2c_phy_clk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input [8:0]D;
  input axi_c2c_phy_clk;
  input \Q_reg_reg[0]_0 ;

  wire [8:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0 ;
  wire [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;

  assign out[0] = Q_reg[8];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[8]),
        .Q(Q_reg[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1__1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1__1 
       (.I0(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]),
        .I1(Q_reg[1]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(\gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0 ),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[8]),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1__1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(Q_reg[8]),
        .I4(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1__1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1__1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[6]),
        .I2(Q_reg[8]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[7]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized11
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[7] ,
    D,
    s_aclk,
    AR);
  output [0:0]out;
  output [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  input [8:0]D;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0 ;
  wire [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  wire s_aclk;

  assign out[0] = Q_reg[8];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(Q_reg[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1__1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .I1(Q_reg[1]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0 ),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_2 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[8]),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1__1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(Q_reg[8]),
        .I4(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1__1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1__1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[6]),
        .I2(Q_reg[8]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[7]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized12
   (D,
    Q,
    s_aclk,
    out);
  output [8:0]D;
  input [8:0]Q;
  input s_aclk;
  input out;

  wire [8:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire out;
  wire s_aclk;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized13
   (D,
    Q,
    axi_c2c_phy_clk,
    AR);
  output [8:0]D;
  input [8:0]Q;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire axi_c2c_phy_clk;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized14
   (D,
    \Q_reg_reg[8]_0 ,
    s_aclk,
    out);
  output [8:0]D;
  input [8:0]\Q_reg_reg[8]_0 ;
  input s_aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire [8:0]\Q_reg_reg[8]_0 ;
  wire out;
  wire s_aclk;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized15
   (D,
    \Q_reg_reg[8]_0 ,
    axi_c2c_phy_clk,
    AR);
  output [8:0]D;
  input [8:0]\Q_reg_reg[8]_0 ;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire [8:0]\Q_reg_reg[8]_0 ;
  wire axi_c2c_phy_clk;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized16
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[7] ,
    D,
    s_aclk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  input [8:0]D;
  input s_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [8:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \gnxpm_cdc.wr_pntr_bin[2]_i_2__0_n_0 ;
  wire [7:0]\gnxpm_cdc.wr_pntr_bin_reg[7] ;
  wire s_aclk;

  assign out[0] = Q_reg[8];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[8]),
        .Q(Q_reg[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1__2 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1__2 
       (.I0(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]),
        .I1(Q_reg[1]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__2 
       (.I0(Q_reg[8]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(\gnxpm_cdc.wr_pntr_bin[2]_i_2__0_n_0 ),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_2__0 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\gnxpm_cdc.wr_pntr_bin[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__2 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[8]),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1__2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(Q_reg[8]),
        .I4(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1__2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1__2 
       (.I0(Q_reg[7]),
        .I1(Q_reg[6]),
        .I2(Q_reg[8]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[7]_i_1__0 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized17
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[7] ,
    D,
    axi_c2c_phy_clk,
    AR);
  output [0:0]out;
  output [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  input [8:0]D;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire axi_c2c_phy_clk;
  wire \gnxpm_cdc.rd_pntr_bin[2]_i_2__0_n_0 ;
  wire [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;

  assign out[0] = Q_reg[8];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(Q_reg[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1__2 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .I1(Q_reg[1]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__2 
       (.I0(Q_reg[8]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin[2]_i_2__0_n_0 ),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_2__0 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\gnxpm_cdc.rd_pntr_bin[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__2 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[8]),
        .I4(Q_reg[6]),
        .I5(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1__2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(Q_reg[8]),
        .I4(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1__2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1__2 
       (.I0(Q_reg[7]),
        .I1(Q_reg[6]),
        .I2(Q_reg[8]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[7]_i_1__0 
       (.I0(Q_reg[7]),
        .I1(Q_reg[8]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized1_103
   (D,
    Q,
    s_aclk,
    AR);
  output [7:0]D;
  input [7:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire s_aclk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized1_161
   (D,
    Q,
    s_aclk,
    AR);
  output [7:0]D;
  input [7:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire s_aclk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized2
   (D,
    \Q_reg_reg[7]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [7:0]D;
  input [7:0]\Q_reg_reg[7]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [7:0]\Q_reg_reg[7]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[7]_0 [7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized2_104
   (D,
    \Q_reg_reg[7]_0 ,
    axi_c2c_phy_clk,
    out);
  output [7:0]D;
  input [7:0]\Q_reg_reg[7]_0 ;
  input axi_c2c_phy_clk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [7:0]\Q_reg_reg[7]_0 ;
  wire axi_c2c_phy_clk;
  wire out;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized2_162
   (D,
    \Q_reg_reg[7]_0 ,
    axi_c2c_phy_clk,
    out);
  output [7:0]D;
  input [7:0]\Q_reg_reg[7]_0 ;
  input axi_c2c_phy_clk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [7:0]\Q_reg_reg[7]_0 ;
  wire axi_c2c_phy_clk;
  wire out;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[7]_0 [7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized3
   (D,
    \Q_reg_reg[7]_0 ,
    axi_c2c_phy_clk,
    AR);
  output [7:0]D;
  input [7:0]\Q_reg_reg[7]_0 ;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [7:0]\Q_reg_reg[7]_0 ;
  wire axi_c2c_phy_clk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized3_105
   (D,
    \Q_reg_reg[7]_0 ,
    s_aclk,
    AR);
  output [7:0]D;
  input [7:0]\Q_reg_reg[7]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [7:0]\Q_reg_reg[7]_0 ;
  wire s_aclk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized3_163
   (D,
    \Q_reg_reg[7]_0 ,
    s_aclk,
    AR);
  output [7:0]D;
  input [7:0]\Q_reg_reg[7]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [7:0]\Q_reg_reg[7]_0 ;
  wire s_aclk;

  assign D[7:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[7]_0 [7]),
        .Q(Q_reg[7]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized4
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    D,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [0:0]out;
  output [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input [7:0]D;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1__3 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1__3 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__3 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__3 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1__3 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1__3 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1__3 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized4_106
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    D,
    axi_c2c_phy_clk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input [7:0]D;
  input axi_c2c_phy_clk;
  input \Q_reg_reg[0]_0 ;

  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized4_164
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[6] ,
    D,
    axi_c2c_phy_clk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;
  input [7:0]D;
  input axi_c2c_phy_clk;
  input \Q_reg_reg[0]_0 ;

  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire axi_c2c_phy_clk;
  wire [6:0]\gnxpm_cdc.wr_pntr_bin_reg[6] ;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized5
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[6] ,
    D,
    axi_c2c_phy_clk,
    AR);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  input [7:0]D;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire axi_c2c_phy_clk;
  wire [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1__3 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1__3 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__3 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__3 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1__3 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1__3 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1__3 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized5_107
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[6] ,
    D,
    s_aclk,
    AR);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  input [7:0]D;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  wire s_aclk;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized5_165
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[6] ,
    D,
    s_aclk,
    AR);
  output [0:0]out;
  output [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  input [7:0]D;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [7:0]Q_reg;
  wire [6:0]\gnxpm_cdc.rd_pntr_bin_reg[6] ;
  wire s_aclk;

  assign out[0] = Q_reg[7];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .I2(Q_reg[0]),
        .I3(Q_reg[1]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .I2(Q_reg[1]),
        .I3(Q_reg[2]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .I3(Q_reg[7]),
        .I4(Q_reg[5]),
        .I5(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[3]),
        .I2(Q_reg[4]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[5]),
        .I2(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1__0 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[6] [6]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized6
   (D,
    Q,
    axi_c2c_phy_clk,
    out);
  output [8:0]D;
  input [8:0]Q;
  input axi_c2c_phy_clk;
  input out;

  wire [8:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire axi_c2c_phy_clk;
  wire out;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized7
   (D,
    Q,
    s_aclk,
    AR);
  output [8:0]D;
  input [8:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire s_aclk;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized8
   (D,
    \Q_reg_reg[8]_0 ,
    axi_c2c_phy_clk,
    out);
  output [8:0]D;
  input [8:0]\Q_reg_reg[8]_0 ;
  input axi_c2c_phy_clk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire [8:0]\Q_reg_reg[8]_0 ;
  wire axi_c2c_phy_clk;
  wire out;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[8]_0 [8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module jtag_axi_axi_chip2chip_0_1_synchronizer_ff__parameterized9
   (D,
    \Q_reg_reg[8]_0 ,
    s_aclk,
    AR);
  output [8:0]D;
  input [8:0]\Q_reg_reg[8]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [8:0]Q_reg;
  wire [8:0]\Q_reg_reg[8]_0 ;
  wire s_aclk;

  assign D[8:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[8]_0 [8]),
        .Q(Q_reg[8]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_wr_bin_cntr
   (ram_full_i_reg,
    Q,
    s_axi_awvalid,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    RD_PNTR_WR,
    wr_rst_busy_i2_out,
    ram_full_fb_i_reg,
    SR,
    E,
    s_aclk);
  output ram_full_i_reg;
  output [7:0]Q;
  input s_axi_awvalid;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [7:0]RD_PNTR_WR;
  input wr_rst_busy_i2_out;
  input ram_full_fb_i_reg;
  input [0:0]SR;
  input [0:0]E;
  input s_aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire [0:0]SR;
  wire \gic0.gc0.count[7]_i_2__0_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire [7:0]p_14_out;
  wire [7:0]plusOp__4;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__1_n_0;
  wire ram_full_i_i_3__0_n_0;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_i_5__0_n_0;
  wire ram_full_i_i_6__0_n_0;
  wire ram_full_i_i_7__0_n_0;
  wire ram_full_i_i_8__0_n_0;
  wire ram_full_i_i_9__0_n_0;
  wire ram_full_i_reg;
  wire s_aclk;
  wire s_axi_awvalid;
  wire [7:0]wr_pntr_plus2;
  wire wr_rst_busy_i2_out;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1__1 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[3]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[6]_i_1__1 
       (.I0(\gic0.gc0.count[7]_i_2__0_n_0 ),
        .I1(wr_pntr_plus2[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(wr_pntr_plus2[6]),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[7]_i_1__1 
       (.I0(\gic0.gc0.count[7]_i_2__0_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[5]),
        .I3(wr_pntr_plus2[4]),
        .I4(wr_pntr_plus2[7]),
        .O(plusOp__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gic0.gc0.count[7]_i_2__0 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(\gic0.gc0.count[7]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[4]),
        .Q(p_14_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[5]),
        .Q(p_14_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[6]),
        .Q(p_14_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[7]),
        .Q(p_14_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[4]),
        .Q(wr_pntr_plus2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[5]),
        .Q(wr_pntr_plus2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[6]),
        .Q(wr_pntr_plus2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[7]),
        .Q(wr_pntr_plus2[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    ram_full_i_i_1__0
       (.I0(ram_full_i_i_2__1_n_0),
        .I1(s_axi_awvalid),
        .I2(out),
        .I3(ram_full_i_i_3__0_n_0),
        .I4(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I5(ram_full_i_i_4__0_n_0),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    ram_full_i_i_2__1
       (.I0(wr_pntr_plus2[5]),
        .I1(RD_PNTR_WR[5]),
        .I2(wr_pntr_plus2[4]),
        .I3(RD_PNTR_WR[4]),
        .I4(ram_full_i_i_5__0_n_0),
        .I5(wr_rst_busy_i2_out),
        .O(ram_full_i_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_3__0
       (.I0(RD_PNTR_WR[2]),
        .I1(wr_pntr_plus2[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(wr_pntr_plus2[3]),
        .I4(ram_full_i_i_6__0_n_0),
        .O(ram_full_i_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_full_i_i_4__0
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(p_14_out[6]),
        .I2(RD_PNTR_WR[6]),
        .I3(p_14_out[7]),
        .I4(RD_PNTR_WR[7]),
        .I5(ram_full_i_i_7__0_n_0),
        .O(ram_full_i_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_5__0
       (.I0(RD_PNTR_WR[7]),
        .I1(wr_pntr_plus2[7]),
        .I2(RD_PNTR_WR[6]),
        .I3(wr_pntr_plus2[6]),
        .I4(ram_full_fb_i_reg),
        .O(ram_full_i_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__0
       (.I0(wr_pntr_plus2[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(RD_PNTR_WR[0]),
        .O(ram_full_i_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_full_i_i_7__0
       (.I0(ram_full_i_i_8__0_n_0),
        .I1(p_14_out[5]),
        .I2(RD_PNTR_WR[5]),
        .I3(p_14_out[4]),
        .I4(RD_PNTR_WR[4]),
        .I5(ram_full_i_i_9__0_n_0),
        .O(ram_full_i_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_8__0
       (.I0(p_14_out[3]),
        .I1(RD_PNTR_WR[3]),
        .I2(p_14_out[2]),
        .I3(RD_PNTR_WR[2]),
        .O(ram_full_i_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_9__0
       (.I0(p_14_out[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(p_14_out[0]),
        .I3(RD_PNTR_WR[0]),
        .O(ram_full_i_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_wr_bin_cntr_156
   (ram_full_i_reg,
    Q,
    s_axi_arvalid,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[7] ,
    wr_rst_busy_i2_out,
    ram_full_fb_i_reg,
    SR,
    E,
    s_aclk);
  output ram_full_i_reg;
  output [7:0]Q;
  input s_axi_arvalid;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  input wr_rst_busy_i2_out;
  input ram_full_fb_i_reg;
  input [0:0]SR;
  input [0:0]E;
  input s_aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \gic0.gc0.count[7]_i_2__1_n_0 ;
  wire [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire [7:0]p_14_out;
  wire [7:0]plusOp__5;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2__2_n_0;
  wire ram_full_i_i_3__1_n_0;
  wire ram_full_i_i_4__1_n_0;
  wire ram_full_i_i_5__1_n_0;
  wire ram_full_i_i_6__1_n_0;
  wire ram_full_i_i_7__1_n_0;
  wire ram_full_i_i_8__1_n_0;
  wire ram_full_i_i_9__1_n_0;
  wire ram_full_i_reg;
  wire s_aclk;
  wire s_axi_arvalid;
  wire [7:0]wr_pntr_plus2;
  wire wr_rst_busy_i2_out;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__2 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__2 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__2 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1__2 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[3]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[6]_i_1__2 
       (.I0(\gic0.gc0.count[7]_i_2__1_n_0 ),
        .I1(wr_pntr_plus2[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(wr_pntr_plus2[6]),
        .O(plusOp__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[7]_i_1__2 
       (.I0(\gic0.gc0.count[7]_i_2__1_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[5]),
        .I3(wr_pntr_plus2[4]),
        .I4(wr_pntr_plus2[7]),
        .O(plusOp__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gic0.gc0.count[7]_i_2__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(\gic0.gc0.count[7]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[4]),
        .Q(p_14_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[5]),
        .Q(p_14_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[6]),
        .Q(p_14_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[7]),
        .Q(p_14_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[4]),
        .Q(wr_pntr_plus2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[5]),
        .Q(wr_pntr_plus2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[6]),
        .Q(wr_pntr_plus2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[7]),
        .Q(wr_pntr_plus2[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    ram_full_i_i_1__1
       (.I0(ram_full_i_i_2__2_n_0),
        .I1(s_axi_arvalid),
        .I2(out),
        .I3(ram_full_i_i_3__1_n_0),
        .I4(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I5(ram_full_i_i_4__1_n_0),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    ram_full_i_i_2__2
       (.I0(wr_pntr_plus2[5]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [5]),
        .I2(wr_pntr_plus2[4]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [4]),
        .I4(ram_full_i_i_5__1_n_0),
        .I5(wr_rst_busy_i2_out),
        .O(ram_full_i_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_3__1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .I1(wr_pntr_plus2[2]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [3]),
        .I3(wr_pntr_plus2[3]),
        .I4(ram_full_i_i_6__1_n_0),
        .O(ram_full_i_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_full_i_i_4__1
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(p_14_out[6]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [6]),
        .I3(p_14_out[7]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[7] [7]),
        .I5(ram_full_i_i_7__1_n_0),
        .O(ram_full_i_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_5__1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[7] [7]),
        .I1(wr_pntr_plus2[7]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [6]),
        .I3(wr_pntr_plus2[6]),
        .I4(ram_full_fb_i_reg),
        .O(ram_full_i_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__1
       (.I0(wr_pntr_plus2[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [1]),
        .I2(wr_pntr_plus2[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [0]),
        .O(ram_full_i_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_full_i_i_7__1
       (.I0(ram_full_i_i_8__1_n_0),
        .I1(p_14_out[5]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[7] [5]),
        .I3(p_14_out[4]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[7] [4]),
        .I5(ram_full_i_i_9__1_n_0),
        .O(ram_full_i_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_8__1
       (.I0(p_14_out[3]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [3]),
        .I2(p_14_out[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [2]),
        .O(ram_full_i_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_9__1
       (.I0(p_14_out[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[7] [1]),
        .I2(p_14_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[7] [0]),
        .O(ram_full_i_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_wr_bin_cntr__parameterized0
   (ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    ram_full_fb_i_reg_2,
    ram_full_fb_i_reg_3,
    ram_full_fb_i_reg_4,
    ram_full_fb_i_reg_5,
    ram_full_fb_i_reg_6,
    \gic0.gc0.count_d1_reg[8]_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    RD_PNTR_WR,
    SR,
    E,
    s_aclk);
  output ram_full_fb_i_reg;
  output ram_full_fb_i_reg_0;
  output ram_full_fb_i_reg_1;
  output ram_full_fb_i_reg_2;
  output ram_full_fb_i_reg_3;
  output ram_full_fb_i_reg_4;
  output ram_full_fb_i_reg_5;
  output ram_full_fb_i_reg_6;
  output [0:0]\gic0.gc0.count_d1_reg[8]_0 ;
  output [0:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [7:0]RD_PNTR_WR;
  input [0:0]SR;
  input [0:0]E;
  input s_aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire [0:0]SR;
  wire \gic0.gc0.count[8]_i_2__0_n_0 ;
  wire [0:0]\gic0.gc0.count_d1_reg[8]_0 ;
  wire [7:0]p_14_out;
  wire [8:0]plusOp__6;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire ram_full_fb_i_reg_2;
  wire ram_full_fb_i_reg_3;
  wire ram_full_fb_i_reg_4;
  wire ram_full_fb_i_reg_5;
  wire ram_full_fb_i_reg_6;
  wire s_aclk;
  wire [7:0]wr_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__3 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__3 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__3 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__3 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__3 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1__3 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[3]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__6[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[6]_i_1__3 
       (.I0(wr_pntr_plus2[5]),
        .I1(\gic0.gc0.count[8]_i_2__0_n_0 ),
        .I2(wr_pntr_plus2[6]),
        .O(plusOp__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[7]_i_1__3 
       (.I0(\gic0.gc0.count[8]_i_2__0_n_0 ),
        .I1(wr_pntr_plus2[5]),
        .I2(wr_pntr_plus2[6]),
        .I3(wr_pntr_plus2[7]),
        .O(plusOp__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[8]_i_1__0 
       (.I0(\gic0.gc0.count[8]_i_2__0_n_0 ),
        .I1(wr_pntr_plus2[7]),
        .I2(wr_pntr_plus2[6]),
        .I3(wr_pntr_plus2[5]),
        .I4(\gic0.gc0.count_d1_reg[8]_0 ),
        .O(plusOp__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gic0.gc0.count[8]_i_2__0 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .O(\gic0.gc0.count[8]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[4]),
        .Q(p_14_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[5]),
        .Q(p_14_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[6]),
        .Q(p_14_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[7]),
        .Q(p_14_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[8]_0 ),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(p_14_out[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[4]),
        .Q(wr_pntr_plus2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[5]),
        .Q(wr_pntr_plus2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[6]),
        .Q(wr_pntr_plus2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[7]),
        .Q(wr_pntr_plus2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[8]),
        .Q(\gic0.gc0.count_d1_reg[8]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(p_14_out[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(p_14_out[1]),
        .I3(RD_PNTR_WR[1]),
        .O(ram_full_fb_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(wr_pntr_plus2[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(RD_PNTR_WR[0]),
        .O(ram_full_fb_i_reg_6));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(p_14_out[3]),
        .I1(RD_PNTR_WR[3]),
        .I2(p_14_out[2]),
        .I3(RD_PNTR_WR[2]),
        .O(ram_full_fb_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(wr_pntr_plus2[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(RD_PNTR_WR[3]),
        .O(ram_full_fb_i_reg_5));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(p_14_out[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(p_14_out[5]),
        .I3(RD_PNTR_WR[5]),
        .O(ram_full_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(wr_pntr_plus2[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(RD_PNTR_WR[5]),
        .O(ram_full_fb_i_reg_4));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(p_14_out[7]),
        .I1(RD_PNTR_WR[7]),
        .I2(p_14_out[6]),
        .I3(RD_PNTR_WR[6]),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(wr_pntr_plus2[7]),
        .I1(RD_PNTR_WR[7]),
        .I2(wr_pntr_plus2[6]),
        .I3(RD_PNTR_WR[6]),
        .O(ram_full_fb_i_reg_3));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_wr_bin_cntr__parameterized1
   (Q,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    \gdiff.diff_pntr_pad_reg[9] ,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    RD_PNTR_WR,
    AR,
    E,
    axi_c2c_phy_clk);
  output [7:0]Q;
  output ram_full_fb_i_reg;
  output ram_full_fb_i_reg_0;
  output [0:0]\gdiff.diff_pntr_pad_reg[9] ;
  output [7:0]\gic0.gc0.count_d2_reg[7]_0 ;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [0:0]RD_PNTR_WR;
  input [0:0]AR;
  input [0:0]E;
  input axi_c2c_phy_clk;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire axi_c2c_phy_clk;
  wire [0:0]\gdiff.diff_pntr_pad_reg[9] ;
  wire \gic0.gc0.count[8]_i_2_n_0 ;
  wire [7:0]\gic0.gc0.count_d2_reg[7]_0 ;
  wire [8:8]p_14_out;
  wire [8:0]plusOp;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [8:8]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(Q[6]),
        .I1(\gic0.gc0.count[8]_i_2_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \gic0.gc0.count[8]_i_1 
       (.I0(wr_pntr_plus2),
        .I1(\gic0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gic0.gc0.count[8]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\gic0.gc0.count[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [0]),
        .S(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [1]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [3]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [4]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [7]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(wr_pntr_plus2),
        .Q(p_14_out),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(\gic0.gc0.count_d2_reg[7]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(p_14_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(AR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .S(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp[8]),
        .Q(wr_pntr_plus2),
        .R(AR));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(p_14_out),
        .I1(RD_PNTR_WR),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2),
        .I1(RD_PNTR_WR),
        .O(ram_full_fb_i_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1
       (.I0(p_14_out),
        .I1(RD_PNTR_WR),
        .O(\gdiff.diff_pntr_pad_reg[9] ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module jtag_axi_axi_chip2chip_0_1_wr_bin_cntr__parameterized2
   (Q,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    E,
    axi_c2c_phy_clk,
    AR);
  output [7:0]Q;
  output [7:0]\gic0.gc0.count_d2_reg[7]_0 ;
  output [7:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  input [0:0]E;
  input axi_c2c_phy_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi_c2c_phy_clk;
  wire \gic0.gc0.count[7]_i_2_n_0 ;
  wire [7:0]\gic0.gc0.count_d2_reg[7]_0 ;
  wire [7:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire [7:0]plusOp__0;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gic0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\gic0.gc0.count[7]_i_2_n_0 ),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gic0.gc0.count[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\gic0.gc0.count[7]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[7]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gic0.gc0.count[7]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\gic0.gc0.count_d2_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [5]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [6]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[7]_0 [7]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[7] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module jtag_axi_axi_chip2chip_0_1_wr_logic
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    s_axi_awvalid,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    RD_PNTR_WR,
    wr_rst_busy_i2_out,
    E);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [7:0]Q;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input s_axi_awvalid;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [7:0]RD_PNTR_WR;
  input wr_rst_busy_i2_out;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire s_aclk;
  wire s_axi_awvalid;
  wire wpntr_n_0;
  wire wr_rst_busy_i2_out;

  jtag_axi_axi_chip2chip_0_1_wr_status_flags_as \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .out(out),
        .ram_full_i_reg_0(wpntr_n_0),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .ram_full_fb_i_reg(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ram_full_i_reg(wpntr_n_0),
        .s_aclk(s_aclk),
        .s_axi_awvalid(s_axi_awvalid),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module jtag_axi_axi_chip2chip_0_1_wr_logic_116
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    s_axi_arvalid,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[7] ,
    wr_rst_busy_i2_out,
    E);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [7:0]Q;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input s_axi_arvalid;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  input wr_rst_busy_i2_out;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]\gnxpm_cdc.rd_pntr_bin_reg[7] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire s_aclk;
  wire s_axi_arvalid;
  wire wpntr_n_0;
  wire wr_rst_busy_i2_out;

  jtag_axi_axi_chip2chip_0_1_wr_status_flags_as_155 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .out(out),
        .ram_full_i_reg_0(wpntr_n_0),
        .s_aclk(s_aclk));
  jtag_axi_axi_chip2chip_0_1_wr_bin_cntr_156 wpntr
       (.E(E),
        .Q(Q),
        .SR(SR),
        .\gnxpm_cdc.rd_pntr_bin_reg[7] (\gnxpm_cdc.rd_pntr_bin_reg[7] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .ram_full_fb_i_reg(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .ram_full_i_reg(wpntr_n_0),
        .s_aclk(s_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module jtag_axi_axi_chip2chip_0_1_wr_logic__parameterized0
   (comp1,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    \gic0.gc0.count_d1_reg[8] ,
    ram_full_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \gnxpm_cdc.rd_pntr_bin_reg[8] ,
    \gnxpm_cdc.rd_pntr_bin_reg[8]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    RD_PNTR_WR,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_axi_wvalid,
    E);
  output comp1;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]Q;
  output [0:0]\gic0.gc0.count_d1_reg[8] ;
  output ram_full_fb_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[8]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input [7:0]RD_PNTR_WR;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_axi_wvalid;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]RD_PNTR_WR;
  wire [0:0]SR;
  wire comp1;
  wire [0:0]\gic0.gc0.count_d1_reg[8] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[8]_0 ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire ram_full_fb_i_reg;
  wire s_aclk;
  wire s_axi_wvalid;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_2;
  wire wpntr_n_3;
  wire wpntr_n_4;
  wire wpntr_n_5;
  wire wpntr_n_6;
  wire wpntr_n_7;

  jtag_axi_axi_chip2chip_0_1_wr_status_flags_as__parameterized0 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .SR(SR),
        .comp1(comp1),
        .\gic0.gc0.count_d1_reg[0] (wpntr_n_3),
        .\gic0.gc0.count_d1_reg[3] (wpntr_n_2),
        .\gic0.gc0.count_d1_reg[4] (wpntr_n_1),
        .\gic0.gc0.count_d1_reg[7] (wpntr_n_0),
        .\gic0.gc0.count_reg[1] (wpntr_n_7),
        .\gic0.gc0.count_reg[2] (wpntr_n_6),
        .\gic0.gc0.count_reg[4] (wpntr_n_5),
        .\gic0.gc0.count_reg[7] (wpntr_n_4),
        .\gnxpm_cdc.rd_pntr_bin_reg[8] (\gnxpm_cdc.rd_pntr_bin_reg[8] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[8]_0 (\gnxpm_cdc.rd_pntr_bin_reg[8]_0 ),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .s_aclk(s_aclk),
        .s_axi_wvalid(s_axi_wvalid));
  jtag_axi_axi_chip2chip_0_1_wr_bin_cntr__parameterized0 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .SR(SR),
        .\gic0.gc0.count_d1_reg[8]_0 (\gic0.gc0.count_d1_reg[8] ),
        .ram_full_fb_i_reg(wpntr_n_0),
        .ram_full_fb_i_reg_0(wpntr_n_1),
        .ram_full_fb_i_reg_1(wpntr_n_2),
        .ram_full_fb_i_reg_2(wpntr_n_3),
        .ram_full_fb_i_reg_3(wpntr_n_4),
        .ram_full_fb_i_reg_4(wpntr_n_5),
        .ram_full_fb_i_reg_5(wpntr_n_6),
        .ram_full_fb_i_reg_6(wpntr_n_7),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module jtag_axi_axi_chip2chip_0_1_wr_logic__parameterized1
   (out,
    \gic0.gc0.count_reg[0] ,
    E,
    Q,
    prog_full_int,
    \gic0.gc0.count_d1_reg[7] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    v1_reg,
    v1_reg_0,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    AR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    S,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    rd_ch_data_valid,
    wr_rst_busy_i2_out,
    RD_PNTR_WR,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg );
  output out;
  output \gic0.gc0.count_reg[0] ;
  output [0:0]E;
  output [7:0]Q;
  output prog_full_int;
  output [7:0]\gic0.gc0.count_d1_reg[7] ;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]AR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [3:0]S;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input rd_ch_data_valid;
  input wr_rst_busy_i2_out;
  input [0:0]RD_PNTR_WR;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;

  wire [0:0]AR;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire [3:0]S;
  wire axi_c2c_phy_clk;
  wire [7:0]\gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_reg[0] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire out;
  wire prog_full_int;
  wire rd_ch_data_valid;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire wpntr_n_10;
  wire wpntr_n_8;
  wire wpntr_n_9;
  wire wr_rst_busy_i2_out;

  jtag_axi_axi_chip2chip_0_1_wr_pf_as__parameterized1 \gwas.gpf.wrpf 
       (.E(E),
        .Q(Q),
        .S(S),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gic0.gc0.count_d1_reg[8] (wpntr_n_10),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .prog_full_int(prog_full_int),
        .ram_full_fb_i_reg(\gic0.gc0.count_reg[0] ));
  jtag_axi_axi_chip2chip_0_1_wr_status_flags_as__parameterized1 \gwas.wsts 
       (.AR(AR),
        .E(E),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gic0.gc0.count_d1_reg[8] (wpntr_n_8),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .\gic0.gc0.count_reg[8] (wpntr_n_9),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .out(out),
        .rd_ch_data_valid(rd_ch_data_valid),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  jtag_axi_axi_chip2chip_0_1_wr_bin_cntr__parameterized1 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(\gic0.gc0.count_d1_reg[7] ),
        .RD_PNTR_WR(RD_PNTR_WR),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gdiff.diff_pntr_pad_reg[9] (wpntr_n_10),
        .\gic0.gc0.count_d2_reg[7]_0 (Q),
        .ram_full_fb_i_reg(wpntr_n_8),
        .ram_full_fb_i_reg_0(wpntr_n_9));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module jtag_axi_axi_chip2chip_0_1_wr_logic__parameterized2
   (\gic0.gc0.count_d1_reg[7] ,
    out,
    Q,
    prog_full_int,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gnxpm_cdc.wr_pntr_gc_reg[7] ,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    S,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    br_ch_data_valid,
    \gnxpm_cdc.rd_pntr_bin_reg[3]_0 ,
    \gnxpm_cdc.rd_pntr_bin_reg[1] ,
    AR);
  output \gic0.gc0.count_d1_reg[7] ;
  output out;
  output [7:0]Q;
  output prog_full_int;
  output [7:0]\gic0.gc0.count_d1_reg[7]_0 ;
  output [7:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [3:0]S;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input br_ch_data_valid;
  input \gnxpm_cdc.rd_pntr_bin_reg[3]_0 ;
  input \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [7:0]Q;
  wire [3:0]S;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire [7:0]\gic0.gc0.count_d1_reg[7]_0 ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3]_0 ;
  wire [7:0]\gnxpm_cdc.wr_pntr_gc_reg[7] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire p_18_out;
  wire prog_full_int;

  jtag_axi_axi_chip2chip_0_1_wr_pf_as \gwas.gpf.wrpf 
       (.AR(AR),
        .E(p_18_out),
        .Q(Q[6:0]),
        .S(S),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .prog_full_int(prog_full_int));
  jtag_axi_axi_chip2chip_0_1_wr_status_flags_as__parameterized2 \gwas.wsts 
       (.E(p_18_out),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .br_ch_data_valid(br_ch_data_valid),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[1] (\gnxpm_cdc.rd_pntr_bin_reg[1] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3]_0 ),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out));
  jtag_axi_axi_chip2chip_0_1_wr_bin_cntr__parameterized2 wpntr
       (.AR(AR),
        .E(p_18_out),
        .Q(\gic0.gc0.count_d1_reg[7]_0 ),
        .axi_c2c_phy_clk(axi_c2c_phy_clk),
        .\gic0.gc0.count_d2_reg[7]_0 (Q),
        .\gnxpm_cdc.wr_pntr_gc_reg[7] (\gnxpm_cdc.wr_pntr_gc_reg[7] ));
endmodule

(* ORIG_REF_NAME = "wr_pf_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_pf_as
   (prog_full_int,
    E,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    S,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    out,
    AR);
  output prog_full_int;
  input [0:0]E;
  input [6:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [3:0]S;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input out;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [6:0]Q;
  wire [3:0]S;
  wire axi_c2c_phy_clk;
  wire [7:1]diff_pntr;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \gpf1.prog_full_i_i_1__0_n_0 ;
  wire \gpf1.prog_full_i_i_2__0_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire prog_full_int;
  wire [0:0]NLW_plusOp_carry_O_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__0_CO_UNCONNECTED;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry_n_6),
        .Q(diff_pntr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry_n_5),
        .Q(diff_pntr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry_n_4),
        .Q(diff_pntr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry__0_n_7),
        .Q(diff_pntr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry__0_n_6),
        .Q(diff_pntr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry__0_n_5),
        .Q(diff_pntr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(plusOp_carry__0_n_4),
        .Q(diff_pntr[7]));
  LUT5 #(
    .INIT(32'h0F0B000B)) 
    \gpf1.prog_full_i_i_1__0 
       (.I0(diff_pntr[7]),
        .I1(\gpf1.prog_full_i_i_2__0_n_0 ),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(out),
        .I4(prog_full_int),
        .O(\gpf1.prog_full_i_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gpf1.prog_full_i_i_2__0 
       (.I0(diff_pntr[1]),
        .I1(diff_pntr[6]),
        .I2(diff_pntr[2]),
        .I3(diff_pntr[4]),
        .I4(diff_pntr[5]),
        .I5(diff_pntr[3]),
        .O(\gpf1.prog_full_i_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpf1.prog_full_i_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\gpf1.prog_full_i_i_1__0_n_0 ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(prog_full_int));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(E),
        .DI(Q[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,NLW_plusOp_carry_O_UNCONNECTED[0]}),
        .S(\gnxpm_cdc.rd_pntr_bin_reg[3] ));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[3],plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(S));
endmodule

(* ORIG_REF_NAME = "wr_pf_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_pf_as__parameterized1
   (prog_full_int,
    E,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    S,
    \gic0.gc0.count_d1_reg[8] ,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg );
  output prog_full_int;
  input [0:0]E;
  input [7:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [3:0]S;
  input [0:0]\gic0.gc0.count_d1_reg[8] ;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_fb_i_reg;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire axi_c2c_phy_clk;
  wire [8:1]diff_pntr;
  wire [0:0]\gic0.gc0.count_d1_reg[8] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \gpf1.prog_full_i_i_1_n_0 ;
  wire \gpf1.prog_full_i_i_2_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire prog_full_int;
  wire ram_full_fb_i_reg;
  wire [0:0]NLW_plusOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[2] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry_n_6),
        .Q(diff_pntr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[3] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry_n_5),
        .Q(diff_pntr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[4] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry_n_4),
        .Q(diff_pntr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[5] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry__0_n_7),
        .Q(diff_pntr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[6] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry__0_n_6),
        .Q(diff_pntr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[7] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry__0_n_5),
        .Q(diff_pntr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[8] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry__0_n_4),
        .Q(diff_pntr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[9] 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ),
        .D(plusOp_carry__1_n_7),
        .Q(diff_pntr[8]));
  LUT6 #(
    .INIT(64'h00FF00E0000000E0)) 
    \gpf1.prog_full_i_i_1 
       (.I0(\gpf1.prog_full_i_i_2_n_0 ),
        .I1(diff_pntr[7]),
        .I2(diff_pntr[8]),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(ram_full_fb_i_reg),
        .I5(prog_full_int),
        .O(\gpf1.prog_full_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gpf1.prog_full_i_i_2 
       (.I0(diff_pntr[5]),
        .I1(diff_pntr[3]),
        .I2(diff_pntr[1]),
        .I3(diff_pntr[6]),
        .I4(diff_pntr[2]),
        .I5(diff_pntr[4]),
        .O(\gpf1.prog_full_i_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpf1.prog_full_i_reg 
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(\gpf1.prog_full_i_i_1_n_0 ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(prog_full_int));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(E),
        .DI(Q[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,NLW_plusOp_carry_O_UNCONNECTED[0]}),
        .S(\gnxpm_cdc.rd_pntr_bin_reg[3] ));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(S));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,\gic0.gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_status_flags_as
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_i_reg_0,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input ram_full_i_reg_0;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire s_aclk;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_status_flags_as_155
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_i_reg_0,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input ram_full_i_reg_0;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire s_aclk;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_status_flags_as__parameterized0
   (comp1,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_fb_i_reg_0,
    \gic0.gc0.count_d1_reg[0] ,
    \gic0.gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d1_reg[7] ,
    \gnxpm_cdc.rd_pntr_bin_reg[8] ,
    \gic0.gc0.count_reg[1] ,
    \gic0.gc0.count_reg[2] ,
    \gic0.gc0.count_reg[4] ,
    \gic0.gc0.count_reg[7] ,
    \gnxpm_cdc.rd_pntr_bin_reg[8]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_axi_wvalid);
  output comp1;
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_full_fb_i_reg_0;
  input \gic0.gc0.count_d1_reg[0] ;
  input \gic0.gc0.count_d1_reg[3] ;
  input \gic0.gc0.count_d1_reg[4] ;
  input \gic0.gc0.count_d1_reg[7] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  input \gic0.gc0.count_reg[1] ;
  input \gic0.gc0.count_reg[2] ;
  input \gic0.gc0.count_reg[4] ;
  input \gic0.gc0.count_reg[7] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[8]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_axi_wvalid;

  wire [0:0]SR;
  wire comp1;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire \gic0.gc0.count_d1_reg[4] ;
  wire \gic0.gc0.count_d1_reg[7] ;
  wire \gic0.gc0.count_reg[1] ;
  wire \gic0.gc0.count_reg[2] ;
  wire \gic0.gc0.count_reg[4] ;
  wire \gic0.gc0.count_reg[7] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[8] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[8]_0 ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_wvalid;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  jtag_axi_axi_chip2chip_0_1_compare__parameterized2 c1
       (.comp1(comp1),
        .\gic0.gc0.count_d1_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d1_reg[4] (\gic0.gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d1_reg[7] (\gic0.gc0.count_d1_reg[7] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[8] (\gnxpm_cdc.rd_pntr_bin_reg[8] ));
  jtag_axi_axi_chip2chip_0_1_compare__parameterized3 c2
       (.\gic0.gc0.count_reg[1] (\gic0.gc0.count_reg[1] ),
        .\gic0.gc0.count_reg[2] (\gic0.gc0.count_reg[2] ),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .\gic0.gc0.count_reg[7] (\gic0.gc0.count_reg[7] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[8] (\gnxpm_cdc.rd_pntr_bin_reg[8]_0 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .out(ram_full_i),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_0(ram_full_fb_i),
        .s_axi_wvalid(s_axi_wvalid));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_status_flags_as__parameterized1
   (out,
    \gic0.gc0.count_reg[0] ,
    E,
    v1_reg,
    \gic0.gc0.count_d1_reg[8] ,
    v1_reg_0,
    \gic0.gc0.count_reg[8] ,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    AR,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    rd_ch_data_valid,
    wr_rst_busy_i2_out);
  output out;
  output \gic0.gc0.count_reg[0] ;
  output [0:0]E;
  input [3:0]v1_reg;
  input \gic0.gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_0;
  input \gic0.gc0.count_reg[8] ;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]AR;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input rd_ch_data_valid;
  input wr_rst_busy_i2_out;

  wire [0:0]AR;
  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire c2_n_0;
  wire comp1;
  wire \gic0.gc0.count_d1_reg[8] ;
  wire \gic0.gc0.count_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_ch_data_valid;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire wr_rst_busy_i2_out;

  assign \gic0.gc0.count_reg[0]  = ram_full_fb_i;
  assign out = ram_full_i;
  LUT5 #(
    .INIT(32'h00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(ram_full_fb_i),
        .I1(rd_ch_data_valid),
        .I2(ram_full_i),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .I4(wr_rst_busy_i2_out),
        .O(E));
  jtag_axi_axi_chip2chip_0_1_compare__parameterized6 c1
       (.comp1(comp1),
        .\gic0.gc0.count_d1_reg[8] (\gic0.gc0.count_d1_reg[8] ),
        .v1_reg(v1_reg));
  jtag_axi_axi_chip2chip_0_1_compare__parameterized7 c2
       (.comp1(comp1),
        .\gic0.gc0.count_reg[8] (\gic0.gc0.count_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_full_fb_i),
        .S(AR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module jtag_axi_axi_chip2chip_0_1_wr_status_flags_as__parameterized2
   (\gic0.gc0.count_d1_reg[7] ,
    out,
    E,
    axi_c2c_phy_clk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    br_ch_data_valid,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[1] );
  output \gic0.gc0.count_d1_reg[7] ;
  output out;
  output [0:0]E;
  input axi_c2c_phy_clk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input br_ch_data_valid;
  input \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[1] ;

  wire [0:0]E;
  wire axi_c2c_phy_clk;
  wire br_ch_data_valid;
  wire \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_i_1__3_n_0;

  assign \gic0.gc0.count_d1_reg[7]  = ram_full_i;
  assign out = ram_full_fb_i;
  LUT4 #(
    .INIT(16'h0004)) 
    \gic0.gc0.count_d1[7]_i_1 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(br_ch_data_valid),
        .I2(ram_full_fb_i),
        .I3(ram_full_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(ram_full_i_i_1__3_n_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_fb_i));
  LUT6 #(
    .INIT(64'h0000001000FF00FF)) 
    ram_full_i_i_1__3
       (.I0(ram_full_i),
        .I1(ram_full_fb_i),
        .I2(br_ch_data_valid),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .I5(\gnxpm_cdc.rd_pntr_bin_reg[1] ),
        .O(ram_full_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(axi_c2c_phy_clk),
        .CE(1'b1),
        .D(ram_full_i_i_1__3_n_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
