Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.2.446
Wed Jun 24 13:26:44 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -n PLL1 -lang verilog -synth lse -arch xo2c00 -type pll -fin 20 -fclkop 400 -fclkop_tol 0.0 -fclkos 266 -fclkos_tol 1.0 -fclkos2 266 -fclkos2_tol 1.0 -fclkos3 114 -fclkos3_tol 1.0 -trimp 0 -phasep 0 -trimp_r -trims 0 -phases 90 -trims_r -phases2 0 -phases3 0 -phase_cntl STATIC -fb_mode 1 -lock -sticky 
    Circuit name     : PLL1
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI
	Outputs      : CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK
    I/O buffer       : not inserted
    EDIF output      : PLL1.edn
    Verilog output   : PLL1.v
    Verilog template : PLL1_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : PLL1.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: PLL1.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


