
Projet_Torero_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d73c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  0800d920  0800d920  0000e920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de80  0800de80  0000f1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800de80  0800de80  0000ee80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de88  0800de88  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de88  0800de88  0000ee88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800de8c  0800de8c  0000ee8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800de90  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e7c  200001d4  0800e064  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001050  0800e064  00010050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e216  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000426a  00000000  00000000  0002d41a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b10  00000000  00000000  00031688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014f5  00000000  00000000  00033198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023768  00000000  00000000  0003468d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002102d  00000000  00000000  00057df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7da8  00000000  00000000  00078e22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160bca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088dc  00000000  00000000  00160c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009f  00000000  00000000  001694ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d904 	.word	0x0800d904

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800d904 	.word	0x0800d904

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08c      	sub	sp, #48	@ 0x30
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f008 ff2d 	bl	8009eac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b32      	ldr	r3, [pc, #200]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001054:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001058:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800105a:	4b30      	ldr	r3, [pc, #192]	@ (800111c <MX_ADC1_Init+0xe8>)
 800105c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001060:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b2e      	ldr	r3, [pc, #184]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001068:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <MX_ADC1_Init+0xe8>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001074:	4b29      	ldr	r3, [pc, #164]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b28      	ldr	r3, [pc, #160]	@ (800111c <MX_ADC1_Init+0xe8>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	4b26      	ldr	r3, [pc, #152]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001088:	2200      	movs	r2, #0
 800108a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b23      	ldr	r3, [pc, #140]	@ (800111c <MX_ADC1_Init+0xe8>)
 800108e:	2201      	movs	r2, #1
 8001090:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b22      	ldr	r3, [pc, #136]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	4817      	ldr	r0, [pc, #92]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010be:	f002 f80f 	bl	80030e0 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010c8:	f000 f9ee 	bl	80014a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d4:	4619      	mov	r1, r3
 80010d6:	4811      	ldr	r0, [pc, #68]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010d8:	f002 fd9c 	bl	8003c14 <HAL_ADCEx_MultiModeConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010e2:	f000 f9e1 	bl	80014a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_ADC1_Init+0xec>)
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ea:	2306      	movs	r3, #6
 80010ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f2:	237f      	movs	r3, #127	@ 0x7f
 80010f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010f6:	2304      	movs	r3, #4
 80010f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001104:	f002 f970 	bl	80033e8 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800110e:	f000 f9cb 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3730      	adds	r7, #48	@ 0x30
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200001f0 	.word	0x200001f0
 8001120:	32601000 	.word	0x32601000

08001124 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b09a      	sub	sp, #104	@ 0x68
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	2244      	movs	r2, #68	@ 0x44
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f008 feb1 	bl	8009eac <memset>
  if(adcHandle->Instance==ADC1)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001152:	d133      	bne.n	80011bc <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001158:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800115a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800115e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	4618      	mov	r0, r3
 8001166:	f004 f8f3 	bl	8005350 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001170:	f000 f99a 	bl	80014a8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001174:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <HAL_ADC_MspInit+0xa0>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a12      	ldr	r2, [pc, #72]	@ (80011c4 <HAL_ADC_MspInit+0xa0>)
 800117a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <HAL_ADC_MspInit+0xa0>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118c:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <HAL_ADC_MspInit+0xa0>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a0c      	ldr	r2, [pc, #48]	@ (80011c4 <HAL_ADC_MspInit+0xa0>)
 8001192:	f043 0302 	orr.w	r3, r3, #2
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001198:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_ADC_MspInit+0xa0>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ADC1_IN15_AN_CB_G_Pin|ADC1_IN12_AN_CB_D_Pin;
 80011a4:	2303      	movs	r3, #3
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011b4:	4619      	mov	r1, r3
 80011b6:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 80011b8:	f003 f952 	bl	8004460 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011bc:	bf00      	nop
 80011be:	3768      	adds	r7, #104	@ 0x68
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000
 80011c8:	48000400 	.word	0x48000400

080011cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011d2:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_DMA_Init+0x50>)
 80011d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011d6:	4a11      	ldr	r2, [pc, #68]	@ (800121c <MX_DMA_Init+0x50>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_DMA_Init+0x50>)
 80011e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ea:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_DMA_Init+0x50>)
 80011ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011ee:	4a0b      	ldr	r2, [pc, #44]	@ (800121c <MX_DMA_Init+0x50>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_DMA_Init+0x50>)
 80011f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2105      	movs	r1, #5
 8001206:	200b      	movs	r0, #11
 8001208:	f002 fe83 	bl	8003f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800120c:	200b      	movs	r0, #11
 800120e:	f002 fe9a 	bl	8003f46 <HAL_NVIC_EnableIRQ>

}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000

08001220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	@ 0x28
 8001224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
 8001234:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	4b50      	ldr	r3, [pc, #320]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a4f      	ldr	r2, [pc, #316]	@ (8001378 <MX_GPIO_Init+0x158>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b4d      	ldr	r3, [pc, #308]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800124e:	4b4a      	ldr	r3, [pc, #296]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a49      	ldr	r2, [pc, #292]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001254:	f043 0320 	orr.w	r3, r3, #32
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b47      	ldr	r3, [pc, #284]	@ (8001378 <MX_GPIO_Init+0x158>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0320 	and.w	r3, r3, #32
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001266:	4b44      	ldr	r3, [pc, #272]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a43      	ldr	r2, [pc, #268]	@ (8001378 <MX_GPIO_Init+0x158>)
 800126c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b41      	ldr	r3, [pc, #260]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	4b3e      	ldr	r3, [pc, #248]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4a3d      	ldr	r2, [pc, #244]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4b3b      	ldr	r3, [pc, #236]	@ (8001378 <MX_GPIO_Init+0x158>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	4b38      	ldr	r3, [pc, #224]	@ (8001378 <MX_GPIO_Init+0x158>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	4a37      	ldr	r2, [pc, #220]	@ (8001378 <MX_GPIO_Init+0x158>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a2:	4b35      	ldr	r3, [pc, #212]	@ (8001378 <MX_GPIO_Init+0x158>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, INT2_ACC_Pin|LED_SE_Pin|LED_SW_Pin|Status_LED_Pin
 80012ae:	2200      	movs	r2, #0
 80012b0:	f642 4150 	movw	r1, #11344	@ 0x2c50
 80012b4:	4831      	ldr	r0, [pc, #196]	@ (800137c <MX_GPIO_Init+0x15c>)
 80012b6:	f003 fa55 	bl	8004764 <HAL_GPIO_WritePin>
                          |Status_LED_debbug_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ACC_GPIO_Port, CS_ACC_Pin, GPIO_PIN_SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2120      	movs	r1, #32
 80012be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012c2:	f003 fa4f 	bl	8004764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_NE_Pin|INT1_ACC_Pin|DEV_EN_LIDAR_Pin, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	f248 4180 	movw	r1, #33920	@ 0x8480
 80012cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d0:	f003 fa48 	bl	8004764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M_EN_LIDAR_Pin|LED_NW_Pin|LED_W_Pin|LED_N_Pin
 80012d4:	2200      	movs	r2, #0
 80012d6:	f241 01f4 	movw	r1, #4340	@ 0x10f4
 80012da:	4829      	ldr	r0, [pc, #164]	@ (8001380 <MX_GPIO_Init+0x160>)
 80012dc:	f003 fa42 	bl	8004764 <HAL_GPIO_WritePin>
                          |LED_E_Pin|LED_S_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = INT2_ACC_Pin|LED_SE_Pin|LED_SW_Pin|Status_LED_Pin
 80012e0:	f642 4350 	movw	r3, #11344	@ 0x2c50
 80012e4:	617b      	str	r3, [r7, #20]
                          |Status_LED_debbug_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4820      	ldr	r0, [pc, #128]	@ (800137c <MX_GPIO_Init+0x15c>)
 80012fa:	f003 f8b1 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80012fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4619      	mov	r1, r3
 8001312:	481c      	ldr	r0, [pc, #112]	@ (8001384 <MX_GPIO_Init+0x164>)
 8001314:	f003 f8a4 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_ACC_Pin|LED_NE_Pin|INT1_ACC_Pin|DEV_EN_LIDAR_Pin;
 8001318:	f248 43a0 	movw	r3, #33952	@ 0x84a0
 800131c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131e:	2301      	movs	r3, #1
 8001320:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001334:	f003 f894 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = M_EN_LIDAR_Pin|LED_NW_Pin|LED_W_Pin|LED_N_Pin
 8001338:	f241 03f4 	movw	r3, #4340	@ 0x10f4
 800133c:	617b      	str	r3, [r7, #20]
                          |LED_E_Pin|LED_S_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133e:	2301      	movs	r3, #1
 8001340:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001346:	2300      	movs	r3, #0
 8001348:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	480b      	ldr	r0, [pc, #44]	@ (8001380 <MX_GPIO_Init+0x160>)
 8001352:	f003 f885 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT_Flash_Pin;
 8001356:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800135a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135c:	2300      	movs	r3, #0
 800135e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT_Flash_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	4805      	ldr	r0, [pc, #20]	@ (8001380 <MX_GPIO_Init+0x160>)
 800136c:	f003 f878 	bl	8004460 <HAL_GPIO_Init>

}
 8001370:	bf00      	nop
 8001372:	3728      	adds	r7, #40	@ 0x28
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40021000 	.word	0x40021000
 800137c:	48000800 	.word	0x48000800
 8001380:	48000400 	.word	0x48000400
 8001384:	48001800 	.word	0x48001800

08001388 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr){
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8001390:	1d39      	adds	r1, r7, #4
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	2201      	movs	r2, #1
 8001398:	4803      	ldr	r0, [pc, #12]	@ (80013a8 <__io_putchar+0x20>)
 800139a:	f006 f927 	bl	80075ec <HAL_UART_Transmit>
	return chr;
 800139e:	687b      	ldr	r3, [r7, #4]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000cc0 	.word	0x20000cc0

080013ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b0:	f001 fc2d 	bl	8002c0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b4:	f000 f83a 	bl	800142c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b8:	f7ff ff32 	bl	8001220 <MX_GPIO_Init>
  MX_DMA_Init();
 80013bc:	f7ff ff06 	bl	80011cc <MX_DMA_Init>
  MX_ADC1_Init();
 80013c0:	f7ff fe38 	bl	8001034 <MX_ADC1_Init>
  MX_SPI2_Init();
 80013c4:	f000 f876 	bl	80014b4 <MX_SPI2_Init>
  MX_TIM1_Init();
 80013c8:	f000 fb60 	bl	8001a8c <MX_TIM1_Init>
  MX_TIM2_Init();
 80013cc:	f000 fbfe 	bl	8001bcc <MX_TIM2_Init>
  MX_TIM3_Init();
 80013d0:	f000 fc60 	bl	8001c94 <MX_TIM3_Init>
  MX_TIM4_Init();
 80013d4:	f000 fcb4 	bl	8001d40 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80013d8:	f000 fe74 	bl	80020c4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80013dc:	f000 febe 	bl	800215c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Start_Motors();
 80013e0:	f000 fe5a 	bl	8002098 <Start_Motors>
  ADXL343_Init();
 80013e4:	f000 f9dc 	bl	80017a0 <ADXL343_Init>

  LIDAR_Init(&hlidar);
 80013e8:	480f      	ldr	r0, [pc, #60]	@ (8001428 <main+0x7c>)
 80013ea:	f000 ffc9 	bl	8002380 <LIDAR_Init>
  HAL_Delay(500);
 80013ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013f2:	f001 fc7d 	bl	8002cf0 <HAL_Delay>
  LIDAR_Stop(&hlidar);
 80013f6:	480c      	ldr	r0, [pc, #48]	@ (8001428 <main+0x7c>)
 80013f8:	f001 f803 	bl	8002402 <LIDAR_Stop>
  HAL_Delay(500);
 80013fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001400:	f001 fc76 	bl	8002cf0 <HAL_Delay>
  LIDAR_Get_Health_Status(&hlidar);
 8001404:	4808      	ldr	r0, [pc, #32]	@ (8001428 <main+0x7c>)
 8001406:	f001 f8cf 	bl	80025a8 <LIDAR_Get_Health_Status>
  //print_buffer("Health", hlidar->health_buff, HEALTH_BUFF_SIZE_LIDAR, HEALTH_BUFF_SIZE_LIDAR);
  HAL_Delay(500);
 800140a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800140e:	f001 fc6f 	bl	8002cf0 <HAL_Delay>
  LIDAR_Get_Info(&hlidar);
 8001412:	4805      	ldr	r0, [pc, #20]	@ (8001428 <main+0x7c>)
 8001414:	f001 f812 	bl	800243c <LIDAR_Get_Info>
  //print_buffer("Info", hlidar->info_buff, INFO_BUFF_SIZE_LIDAR, INFO_BUFF_SIZE_LIDAR);
  LIDAR_Start(&hlidar);
 8001418:	4803      	ldr	r0, [pc, #12]	@ (8001428 <main+0x7c>)
 800141a:	f000 ffcd 	bl	80023b8 <LIDAR_Start>
  while(1){
	  LIDAR_get_point(&hlidar);
 800141e:	4802      	ldr	r0, [pc, #8]	@ (8001428 <main+0x7c>)
 8001420:	f001 fa5a 	bl	80028d8 <LIDAR_get_point>
 8001424:	e7fb      	b.n	800141e <main+0x72>
 8001426:	bf00      	nop
 8001428:	2000025c 	.word	0x2000025c

0800142c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b094      	sub	sp, #80	@ 0x50
 8001430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001432:	f107 0318 	add.w	r3, r7, #24
 8001436:	2238      	movs	r2, #56	@ 0x38
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f008 fd36 	bl	8009eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800144e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001452:	f003 f99f 	bl	8004794 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001456:	2301      	movs	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800145a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800145e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001460:	2300      	movs	r3, #0
 8001462:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001464:	f107 0318 	add.w	r3, r7, #24
 8001468:	4618      	mov	r0, r3
 800146a:	f003 fa47 	bl	80048fc <HAL_RCC_OscConfig>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <SystemClock_Config+0x4c>
  {
    Error_Handler();
 8001474:	f000 f818 	bl	80014a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001478:	230f      	movs	r3, #15
 800147a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800147c:	2302      	movs	r3, #2
 800147e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001480:	2300      	movs	r3, #0
 8001482:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f003 fd45 	bl	8004f20 <HAL_RCC_ClockConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800149c:	f000 f804 	bl	80014a8 <Error_Handler>
  }
}
 80014a0:	bf00      	nop
 80014a2:	3750      	adds	r7, #80	@ 0x50
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ac:	b672      	cpsid	i
}
 80014ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <Error_Handler+0x8>

080014b4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014ba:	4a1c      	ldr	r2, [pc, #112]	@ (800152c <MX_SPI2_Init+0x78>)
 80014bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014be:	4b1a      	ldr	r3, [pc, #104]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014c6:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014cc:	4b16      	ldr	r3, [pc, #88]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014ce:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80014d2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014d4:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014d6:	2202      	movs	r2, #2
 80014d8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014da:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014dc:	2201      	movs	r2, #1
 80014de:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014ea:	2218      	movs	r2, #24
 80014ec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <MX_SPI2_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <MX_SPI2_Init+0x74>)
 8001502:	2207      	movs	r2, #7
 8001504:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001506:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <MX_SPI2_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <MX_SPI2_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_SPI2_Init+0x74>)
 8001514:	f004 f90c 	bl	8005730 <HAL_SPI_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800151e:	f7ff ffc3 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000b28 	.word	0x20000b28
 800152c:	40003800 	.word	0x40003800

08001530 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	@ 0x28
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a17      	ldr	r2, [pc, #92]	@ (80015ac <HAL_SPI_MspInit+0x7c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d128      	bne.n	80015a4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001552:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <HAL_SPI_MspInit+0x80>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001556:	4a16      	ldr	r2, [pc, #88]	@ (80015b0 <HAL_SPI_MspInit+0x80>)
 8001558:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800155c:	6593      	str	r3, [r2, #88]	@ 0x58
 800155e:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <HAL_SPI_MspInit+0x80>)
 8001560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001562:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <HAL_SPI_MspInit+0x80>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156e:	4a10      	ldr	r2, [pc, #64]	@ (80015b0 <HAL_SPI_MspInit+0x80>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001576:	4b0e      	ldr	r3, [pc, #56]	@ (80015b0 <HAL_SPI_MspInit+0x80>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_TO_SCLK_ACC_Pin|SPI2_MISO_TO_SDO_ACC_Pin|SPI2_MOSI_TO_SDI_ACC_Pin;
 8001582:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001594:	2305      	movs	r3, #5
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <HAL_SPI_MspInit+0x84>)
 80015a0:	f002 ff5e 	bl	8004460 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015a4:	bf00      	nop
 80015a6:	3728      	adds	r7, #40	@ 0x28
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40003800 	.word	0x40003800
 80015b0:	40021000 	.word	0x40021000
 80015b4:	48000400 	.word	0x48000400

080015b8 <SPI_Write>:
  /* USER CODE END SPI2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void SPI_Write(uint8_t reg, uint8_t value) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	460a      	mov	r2, r1
 80015c2:	71fb      	strb	r3, [r7, #7]
 80015c4:	4613      	mov	r3, r2
 80015c6:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = reg | 0x40;
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 80015d2:	79bb      	ldrb	r3, [r7, #6]
 80015d4:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2120      	movs	r1, #32
 80015da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015de:	f003 f8c1 	bl	8004764 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, data, 2, HAL_MAX_DELAY);
 80015e2:	f107 010c 	add.w	r1, r7, #12
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	2202      	movs	r2, #2
 80015ec:	4806      	ldr	r0, [pc, #24]	@ (8001608 <SPI_Write+0x50>)
 80015ee:	f004 f94a 	bl	8005886 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	2120      	movs	r1, #32
 80015f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015fa:	f003 f8b3 	bl	8004764 <HAL_GPIO_WritePin>
}
 80015fe:	bf00      	nop
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000b28 	.word	0x20000b28

0800160c <SPI_Read>:

uint8_t SPI_Read(uint8_t reg) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data = reg | 0x80;
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800161c:	b2db      	uxtb	r3, r3
 800161e:	73fb      	strb	r3, [r7, #15]
    uint8_t rx_data = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 8001624:	2200      	movs	r2, #0
 8001626:	2120      	movs	r1, #32
 8001628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800162c:	f003 f89a 	bl	8004764 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &tx_data, 1, HAL_MAX_DELAY);
 8001630:	f107 010f 	add.w	r1, r7, #15
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
 8001638:	2201      	movs	r2, #1
 800163a:	480b      	ldr	r0, [pc, #44]	@ (8001668 <SPI_Read+0x5c>)
 800163c:	f004 f923 	bl	8005886 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, &rx_data, 1, HAL_MAX_DELAY);
 8001640:	f107 010e 	add.w	r1, r7, #14
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	2201      	movs	r2, #1
 800164a:	4807      	ldr	r0, [pc, #28]	@ (8001668 <SPI_Read+0x5c>)
 800164c:	f004 fa90 	bl	8005b70 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 8001650:	2201      	movs	r2, #1
 8001652:	2120      	movs	r1, #32
 8001654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001658:	f003 f884 	bl	8004764 <HAL_GPIO_WritePin>

    return rx_data;
 800165c:	7bbb      	ldrb	r3, [r7, #14]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000b28 	.word	0x20000b28

0800166c <Read_Acceleration>:

void Read_Acceleration(void) {
 800166c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001670:	b0a6      	sub	sp, #152	@ 0x98
 8001672:	af04      	add	r7, sp, #16
    uint8_t buffer[6];
    uint8_t reg = 0x32 | 0xC0;  // Commande de lecture multiple à partir de DATAX0
 8001674:	23f2      	movs	r3, #242	@ 0xf2
 8001676:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	2120      	movs	r1, #32
 800167e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001682:	f003 f86f 	bl	8004764 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
 8001686:	f107 0167 	add.w	r1, r7, #103	@ 0x67
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
 800168e:	2201      	movs	r2, #1
 8001690:	483f      	ldr	r0, [pc, #252]	@ (8001790 <Read_Acceleration+0x124>)
 8001692:	f004 f8f8 	bl	8005886 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, buffer, 6, HAL_MAX_DELAY);
 8001696:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 800169a:	f04f 33ff 	mov.w	r3, #4294967295
 800169e:	2206      	movs	r2, #6
 80016a0:	483b      	ldr	r0, [pc, #236]	@ (8001790 <Read_Acceleration+0x124>)
 80016a2:	f004 fa65 	bl	8005b70 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	2120      	movs	r1, #32
 80016aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ae:	f003 f859 	bl	8004764 <HAL_GPIO_WritePin>

    // Combinaison des octets pour obtenir des valeurs 16 bits signées
    int16_t x = (int16_t)((buffer[1] << 8) | buffer[0]);
 80016b2:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 80016be:	b21b      	sxth	r3, r3
 80016c0:	4313      	orrs	r3, r2
 80016c2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    int16_t y = (int16_t)((buffer[3] << 8) | buffer[2]);
 80016c6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	b21a      	sxth	r2, r3
 80016ce:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	4313      	orrs	r3, r2
 80016d6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    int16_t z = (int16_t)((buffer[5] << 8) | buffer[4]);
 80016da:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80016de:	021b      	lsls	r3, r3, #8
 80016e0:	b21a      	sxth	r2, r3
 80016e2:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82

    // Conversion en g (±2g, Full Resolution ou Fixed 10-bit)
    float scale = 3.9 / 1000.0;  // Sensibilité pour ±2g en g/LSB
 80016ee:	4b29      	ldr	r3, [pc, #164]	@ (8001794 <Read_Acceleration+0x128>)
 80016f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    float ax = x * scale;
 80016f2:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016fe:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001706:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float ay = y * scale;
 800170a:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 800170e:	ee07 3a90 	vmov	s15, r3
 8001712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001716:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 800171a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171e:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float az = z * scale;
 8001722:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8001726:	ee07 3a90 	vmov	s15, r3
 800172a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172e:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001736:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

    // Transmission des résultats via UART
    char msg[100];
    sprintf(msg, "Ax: %.3f g, Ay: %.3f g, Az: %.3f g\r\n", ax, ay, az);
 800173a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800173c:	f7fe ff2c 	bl	8000598 <__aeabi_f2d>
 8001740:	4680      	mov	r8, r0
 8001742:	4689      	mov	r9, r1
 8001744:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001746:	f7fe ff27 	bl	8000598 <__aeabi_f2d>
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001750:	f7fe ff22 	bl	8000598 <__aeabi_f2d>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4638      	mov	r0, r7
 800175a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800175e:	e9cd 4500 	strd	r4, r5, [sp]
 8001762:	4642      	mov	r2, r8
 8001764:	464b      	mov	r3, r9
 8001766:	490c      	ldr	r1, [pc, #48]	@ (8001798 <Read_Acceleration+0x12c>)
 8001768:	f008 faa8 	bl	8009cbc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800176c:	463b      	mov	r3, r7
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fda6 	bl	80002c0 <strlen>
 8001774:	4603      	mov	r3, r0
 8001776:	b29a      	uxth	r2, r3
 8001778:	4639      	mov	r1, r7
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	4807      	ldr	r0, [pc, #28]	@ (800179c <Read_Acceleration+0x130>)
 8001780:	f005 ff34 	bl	80075ec <HAL_UART_Transmit>
}
 8001784:	bf00      	nop
 8001786:	3788      	adds	r7, #136	@ 0x88
 8001788:	46bd      	mov	sp, r7
 800178a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800178e:	bf00      	nop
 8001790:	20000b28 	.word	0x20000b28
 8001794:	3b7f9724 	.word	0x3b7f9724
 8001798:	0800d920 	.word	0x0800d920
 800179c:	20000cc0 	.word	0x20000cc0

080017a0 <ADXL343_Init>:

void ADXL343_Init(void) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
    uint8_t devid = SPI_Read(0x00);  // Lire le registre DEVID (0x00)
 80017a6:	2000      	movs	r0, #0
 80017a8:	f7ff ff30 	bl	800160c <SPI_Read>
 80017ac:	4603      	mov	r3, r0
 80017ae:	73fb      	strb	r3, [r7, #15]

    if (devid == 0xE5) {
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	2be5      	cmp	r3, #229	@ 0xe5
 80017b4:	d11f      	bne.n	80017f6 <ADXL343_Init+0x56>
        // Le composant est détecté, procéder à l'initialisation
        SPI_Write(0x2C, 0x04);  // Configurer la bande passante à 1.56 Hz
 80017b6:	2104      	movs	r1, #4
 80017b8:	202c      	movs	r0, #44	@ 0x2c
 80017ba:	f7ff fefd 	bl	80015b8 <SPI_Write>
        SPI_Write(0x2E, 0x80);  // Activer DATA_READY
 80017be:	2180      	movs	r1, #128	@ 0x80
 80017c0:	202e      	movs	r0, #46	@ 0x2e
 80017c2:	f7ff fef9 	bl	80015b8 <SPI_Write>
        SPI_Write(0x31, 0x08);  // DATA_FORMAT : FULL_RES = 1, RANGE = ±2g
 80017c6:	2108      	movs	r1, #8
 80017c8:	2031      	movs	r0, #49	@ 0x31
 80017ca:	f7ff fef5 	bl	80015b8 <SPI_Write>
        SPI_Write(0x2D, 0x08);  // Activer le mode mesure
 80017ce:	2108      	movs	r1, #8
 80017d0:	202d      	movs	r0, #45	@ 0x2d
 80017d2:	f7ff fef1 	bl	80015b8 <SPI_Write>
        Read_Acceleration();    // Lire les données pour effacer l'interruption
 80017d6:	f7ff ff49 	bl	800166c <Read_Acceleration>

        char *msg = "ADXL343 detecte et initialise !\r\n";
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <ADXL343_Init+0x78>)
 80017dc:	607b      	str	r3, [r7, #4]
        HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7fe fd6e 	bl	80002c0 <strlen>
 80017e4:	4603      	mov	r3, r0
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	f04f 33ff 	mov.w	r3, #4294967295
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	480b      	ldr	r0, [pc, #44]	@ (800181c <ADXL343_Init+0x7c>)
 80017f0:	f005 fefc 	bl	80075ec <HAL_UART_Transmit>
    } else {
        char *error_msg = "Erreur : ADXL343 non detecte !\r\n";
        HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
    }
}
 80017f4:	e00c      	b.n	8001810 <ADXL343_Init+0x70>
        char *error_msg = "Erreur : ADXL343 non detecte !\r\n";
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <ADXL343_Init+0x80>)
 80017f8:	60bb      	str	r3, [r7, #8]
        HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
 80017fa:	68b8      	ldr	r0, [r7, #8]
 80017fc:	f7fe fd60 	bl	80002c0 <strlen>
 8001800:	4603      	mov	r3, r0
 8001802:	b29a      	uxth	r2, r3
 8001804:	f04f 33ff 	mov.w	r3, #4294967295
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	4804      	ldr	r0, [pc, #16]	@ (800181c <ADXL343_Init+0x7c>)
 800180c:	f005 feee 	bl	80075ec <HAL_UART_Transmit>
}
 8001810:	bf00      	nop
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	0800d948 	.word	0x0800d948
 800181c:	20000cc0 	.word	0x20000cc0
 8001820:	0800d96c 	.word	0x0800d96c

08001824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182a:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_MspInit+0x50>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182e:	4a11      	ldr	r2, [pc, #68]	@ (8001874 <HAL_MspInit+0x50>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6613      	str	r3, [r2, #96]	@ 0x60
 8001836:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <HAL_MspInit+0x50>)
 8001838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <HAL_MspInit+0x50>)
 8001844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001846:	4a0b      	ldr	r2, [pc, #44]	@ (8001874 <HAL_MspInit+0x50>)
 8001848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800184c:	6593      	str	r3, [r2, #88]	@ 0x58
 800184e:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <HAL_MspInit+0x50>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	210f      	movs	r1, #15
 800185e:	f06f 0001 	mvn.w	r0, #1
 8001862:	f002 fb56 	bl	8003f12 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001866:	f003 f839 	bl	80048dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40021000 	.word	0x40021000

08001878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800187c:	bf00      	nop
 800187e:	e7fd      	b.n	800187c <NMI_Handler+0x4>

08001880 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001884:	bf00      	nop
 8001886:	e7fd      	b.n	8001884 <HardFault_Handler+0x4>

08001888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <MemManage_Handler+0x4>

08001890 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <BusFault_Handler+0x4>

08001898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <UsageFault_Handler+0x4>

080018a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b2:	f001 f9ff 	bl	8002cb4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80018b6:	f007 f9b5 	bl	8008c24 <xTaskGetSchedulerState>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d001      	beq.n	80018c4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80018c0:	f007 fa1a 	bl	8008cf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018c4:	bf00      	nop
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80018cc:	4802      	ldr	r0, [pc, #8]	@ (80018d8 <DMA1_Channel1_IRQHandler+0x10>)
 80018ce:	f002 fc78 	bl	80041c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000de8 	.word	0x20000de8

080018dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return 1;
 80018e0:	2301      	movs	r3, #1
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_kill>:

int _kill(int pid, int sig)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018f6:	f008 fb2b 	bl	8009f50 <__errno>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2216      	movs	r2, #22
 80018fe:	601a      	str	r2, [r3, #0]
  return -1;
 8001900:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_exit>:

void _exit (int status)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001914:	f04f 31ff 	mov.w	r1, #4294967295
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ffe7 	bl	80018ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800191e:	bf00      	nop
 8001920:	e7fd      	b.n	800191e <_exit+0x12>

08001922 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b086      	sub	sp, #24
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	e00a      	b.n	800194a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001934:	f3af 8000 	nop.w
 8001938:	4601      	mov	r1, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1c5a      	adds	r2, r3, #1
 800193e:	60ba      	str	r2, [r7, #8]
 8001940:	b2ca      	uxtb	r2, r1
 8001942:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3301      	adds	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	429a      	cmp	r2, r3
 8001950:	dbf0      	blt.n	8001934 <_read+0x12>
  }

  return len;
 8001952:	687b      	ldr	r3, [r7, #4]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	e009      	b.n	8001982 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	60ba      	str	r2, [r7, #8]
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fd06 	bl	8001388 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	3301      	adds	r3, #1
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	429a      	cmp	r2, r3
 8001988:	dbf1      	blt.n	800196e <_write+0x12>
  }
  return len;
 800198a:	687b      	ldr	r3, [r7, #4]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <_close>:

int _close(int file)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800199c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019bc:	605a      	str	r2, [r3, #4]
  return 0;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <_isatty>:

int _isatty(int file)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019d4:	2301      	movs	r3, #1
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b085      	sub	sp, #20
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	60f8      	str	r0, [r7, #12]
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a04:	4a14      	ldr	r2, [pc, #80]	@ (8001a58 <_sbrk+0x5c>)
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <_sbrk+0x60>)
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a10:	4b13      	ldr	r3, [pc, #76]	@ (8001a60 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d102      	bne.n	8001a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a18:	4b11      	ldr	r3, [pc, #68]	@ (8001a60 <_sbrk+0x64>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	@ (8001a64 <_sbrk+0x68>)
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d207      	bcs.n	8001a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a2c:	f008 fa90 	bl	8009f50 <__errno>
 8001a30:	4603      	mov	r3, r0
 8001a32:	220c      	movs	r2, #12
 8001a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e009      	b.n	8001a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a3c:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a42:	4b07      	ldr	r3, [pc, #28]	@ (8001a60 <_sbrk+0x64>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a05      	ldr	r2, [pc, #20]	@ (8001a60 <_sbrk+0x64>)
 8001a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20008000 	.word	0x20008000
 8001a5c:	00000400 	.word	0x00000400
 8001a60:	20000b8c 	.word	0x20000b8c
 8001a64:	20001050 	.word	0x20001050

08001a68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <SystemInit+0x20>)
 8001a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a72:	4a05      	ldr	r2, [pc, #20]	@ (8001a88 <SystemInit+0x20>)
 8001a74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b098      	sub	sp, #96	@ 0x60
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
 8001aac:	611a      	str	r2, [r3, #16]
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	2234      	movs	r2, #52	@ 0x34
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f008 f9f7 	bl	8009eac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001abe:	4b41      	ldr	r3, [pc, #260]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ac0:	4a41      	ldr	r2, [pc, #260]	@ (8001bc8 <MX_TIM1_Init+0x13c>)
 8001ac2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ac4:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ad0:	4b3c      	ldr	r3, [pc, #240]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ad2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ad6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad8:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ade:	4b39      	ldr	r3, [pc, #228]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae4:	4b37      	ldr	r3, [pc, #220]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001aea:	4836      	ldr	r0, [pc, #216]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001aec:	f004 fd56 	bl	800659c <HAL_TIM_PWM_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001af6:	f7ff fcd7 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afa:	2300      	movs	r3, #0
 8001afc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b06:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	482d      	ldr	r0, [pc, #180]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001b0e:	f005 fc0f 	bl	8007330 <HAL_TIMEx_MasterConfigSynchronization>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001b18:	f7ff fcc6 	bl	80014a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b1c:	2360      	movs	r3, #96	@ 0x60
 8001b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b24:	2300      	movs	r3, #0
 8001b26:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b30:	2300      	movs	r3, #0
 8001b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b34:	2300      	movs	r3, #0
 8001b36:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b38:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4820      	ldr	r0, [pc, #128]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001b42:	f004 ff29 	bl	8006998 <HAL_TIM_PWM_ConfigChannel>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b4c:	f7ff fcac 	bl	80014a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b50:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b54:	2204      	movs	r2, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	481a      	ldr	r0, [pc, #104]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001b5a:	f004 ff1d 	bl	8006998 <HAL_TIM_PWM_ConfigChannel>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001b64:	f7ff fca0 	bl	80014a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b80:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b86:	2300      	movs	r3, #0
 8001b88:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4807      	ldr	r0, [pc, #28]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ba6:	f005 fc45 	bl	8007434 <HAL_TIMEx_ConfigBreakDeadTime>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001bb0:	f7ff fc7a 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bb4:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001bb6:	f000 f9ed 	bl	8001f94 <HAL_TIM_MspPostInit>

}
 8001bba:	bf00      	nop
 8001bbc:	3760      	adds	r7, #96	@ 0x60
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000b90 	.word	0x20000b90
 8001bc8:	40012c00 	.word	0x40012c00

08001bcc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	@ 0x28
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd2:	f107 031c 	add.w	r3, r7, #28
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bde:	463b      	mov	r3, r7
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]
 8001bec:	615a      	str	r2, [r3, #20]
 8001bee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bf0:	4b27      	ldr	r3, [pc, #156]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001bf2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bf6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bf8:	4b25      	ldr	r3, [pc, #148]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfe:	4b24      	ldr	r3, [pc, #144]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c04:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c06:	f04f 32ff 	mov.w	r2, #4294967295
 8001c0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0c:	4b20      	ldr	r3, [pc, #128]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c12:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c18:	481d      	ldr	r0, [pc, #116]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c1a:	f004 fcbf 	bl	800659c <HAL_TIM_PWM_Init>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001c24:	f7ff fc40 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	4816      	ldr	r0, [pc, #88]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c38:	f005 fb7a 	bl	8007330 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001c42:	f7ff fc31 	bl	80014a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c46:	2360      	movs	r3, #96	@ 0x60
 8001c48:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c56:	463b      	mov	r3, r7
 8001c58:	2200      	movs	r2, #0
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	480c      	ldr	r0, [pc, #48]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c5e:	f004 fe9b 	bl	8006998 <HAL_TIM_PWM_ConfigChannel>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001c68:	f7ff fc1e 	bl	80014a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c6c:	463b      	mov	r3, r7
 8001c6e:	2204      	movs	r2, #4
 8001c70:	4619      	mov	r1, r3
 8001c72:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c74:	f004 fe90 	bl	8006998 <HAL_TIM_PWM_ConfigChannel>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001c7e:	f7ff fc13 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c82:	4803      	ldr	r0, [pc, #12]	@ (8001c90 <MX_TIM2_Init+0xc4>)
 8001c84:	f000 f986 	bl	8001f94 <HAL_TIM_MspPostInit>

}
 8001c88:	bf00      	nop
 8001c8a:	3728      	adds	r7, #40	@ 0x28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000bdc 	.word	0x20000bdc

08001c94 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08c      	sub	sp, #48	@ 0x30
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c9a:	f107 030c 	add.w	r3, r7, #12
 8001c9e:	2224      	movs	r2, #36	@ 0x24
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f008 f902 	bl	8009eac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca8:	463b      	mov	r3, r7
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cb2:	4b21      	ldr	r3, [pc, #132]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001cb4:	4a21      	ldr	r2, [pc, #132]	@ (8001d3c <MX_TIM3_Init+0xa8>)
 8001cb6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001cc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001cfc:	f107 030c 	add.w	r3, r7, #12
 8001d00:	4619      	mov	r1, r3
 8001d02:	480d      	ldr	r0, [pc, #52]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001d04:	f004 fda2 	bl	800684c <HAL_TIM_Encoder_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001d0e:	f7ff fbcb 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d12:	2300      	movs	r3, #0
 8001d14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d1a:	463b      	mov	r3, r7
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4806      	ldr	r0, [pc, #24]	@ (8001d38 <MX_TIM3_Init+0xa4>)
 8001d20:	f005 fb06 	bl	8007330 <HAL_TIMEx_MasterConfigSynchronization>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001d2a:	f7ff fbbd 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d2e:	bf00      	nop
 8001d30:	3730      	adds	r7, #48	@ 0x30
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000c28 	.word	0x20000c28
 8001d3c:	40000400 	.word	0x40000400

08001d40 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b094      	sub	sp, #80	@ 0x50
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d46:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d4a:	2224      	movs	r2, #36	@ 0x24
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f008 f8ac 	bl	8009eac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d54:	f107 0320 	add.w	r3, r7, #32
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
 8001d6c:	611a      	str	r2, [r3, #16]
 8001d6e:	615a      	str	r2, [r3, #20]
 8001d70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d72:	4b30      	ldr	r3, [pc, #192]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d74:	4a30      	ldr	r2, [pc, #192]	@ (8001e38 <MX_TIM4_Init+0xf8>)
 8001d76:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d78:	4b2e      	ldr	r3, [pc, #184]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d84:	4b2b      	ldr	r3, [pc, #172]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d8a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8c:	4b29      	ldr	r3, [pc, #164]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d92:	4b28      	ldr	r3, [pc, #160]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d98:	4826      	ldr	r0, [pc, #152]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001d9a:	f004 fbff 	bl	800659c <HAL_TIM_PWM_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001da4:	f7ff fb80 	bl	80014a8 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001da8:	2301      	movs	r3, #1
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dac:	2300      	movs	r3, #0
 8001dae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001db0:	2301      	movs	r3, #1
 8001db2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001db4:	2300      	movs	r3, #0
 8001db6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC1Filter = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.IC2Filter = 0;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001dcc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4818      	ldr	r0, [pc, #96]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001dd4:	f004 fd3a 	bl	800684c <HAL_TIM_Encoder_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8001dde:	f7ff fb63 	bl	80014a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de2:	2300      	movs	r3, #0
 8001de4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001dea:	f107 0320 	add.w	r3, r7, #32
 8001dee:	4619      	mov	r1, r3
 8001df0:	4810      	ldr	r0, [pc, #64]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001df2:	f005 fa9d 	bl	8007330 <HAL_TIMEx_MasterConfigSynchronization>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8001dfc:	f7ff fb54 	bl	80014a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e00:	2360      	movs	r3, #96	@ 0x60
 8001e02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	220c      	movs	r2, #12
 8001e14:	4619      	mov	r1, r3
 8001e16:	4807      	ldr	r0, [pc, #28]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001e18:	f004 fdbe 	bl	8006998 <HAL_TIM_PWM_ConfigChannel>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8001e22:	f7ff fb41 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e26:	4803      	ldr	r0, [pc, #12]	@ (8001e34 <MX_TIM4_Init+0xf4>)
 8001e28:	f000 f8b4 	bl	8001f94 <HAL_TIM_MspPostInit>

}
 8001e2c:	bf00      	nop
 8001e2e:	3750      	adds	r7, #80	@ 0x50
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000c74 	.word	0x20000c74
 8001e38:	40000800 	.word	0x40000800

08001e3c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08c      	sub	sp, #48	@ 0x30
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a2a      	ldr	r2, [pc, #168]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xc8>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d10c      	bne.n	8001e78 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e62:	4a29      	ldr	r2, [pc, #164]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e68:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e6a:	4b27      	ldr	r3, [pc, #156]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e72:	61bb      	str	r3, [r7, #24]
 8001e74:	69bb      	ldr	r3, [r7, #24]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e76:	e040      	b.n	8001efa <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM2)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e80:	d10c      	bne.n	8001e9c <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e82:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e86:	4a20      	ldr	r2, [pc, #128]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
}
 8001e9a:	e02e      	b.n	8001efa <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM4)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8001f0c <HAL_TIM_PWM_MspInit+0xd0>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d129      	bne.n	8001efa <HAL_TIM_PWM_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ea6:	4b18      	ldr	r3, [pc, #96]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eaa:	4a17      	ldr	r2, [pc, #92]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eb2:	4b15      	ldr	r3, [pc, #84]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb6:	f003 0304 	and.w	r3, r3, #4
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	4b12      	ldr	r3, [pc, #72]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec2:	4a11      	ldr	r2, [pc, #68]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eca:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ed6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001ee8:	230a      	movs	r3, #10
 8001eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eec:	f107 031c 	add.w	r3, r7, #28
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ef6:	f002 fab3 	bl	8004460 <HAL_GPIO_Init>
}
 8001efa:	bf00      	nop
 8001efc:	3730      	adds	r7, #48	@ 0x30
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40012c00 	.word	0x40012c00
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	40000800 	.word	0x40000800

08001f10 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	@ 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a17      	ldr	r2, [pc, #92]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d128      	bne.n	8001f84 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f32:	4b17      	ldr	r3, [pc, #92]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	4a16      	ldr	r2, [pc, #88]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3e:	4b14      	ldr	r3, [pc, #80]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4e:	4a10      	ldr	r2, [pc, #64]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f56:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001f62:	2350      	movs	r3, #80	@ 0x50
 8001f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	2302      	movs	r3, #2
 8001f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f72:	2302      	movs	r3, #2
 8001f74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f76:	f107 0314 	add.w	r3, r7, #20
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f80:	f002 fa6e 	bl	8004460 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001f84:	bf00      	nop
 8001f86:	3728      	adds	r7, #40	@ 0x28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40000400 	.word	0x40000400
 8001f90:	40021000 	.word	0x40021000

08001f94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a35      	ldr	r2, [pc, #212]	@ (8002088 <HAL_TIM_MspPostInit+0xf4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d11e      	bne.n	8001ff4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb6:	4b35      	ldr	r3, [pc, #212]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fba:	4a34      	ldr	r2, [pc, #208]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fc2:	4b32      	ldr	r3, [pc, #200]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001fe0:	2306      	movs	r3, #6
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fee:	f002 fa37 	bl	8004460 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ff2:	e044      	b.n	800207e <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM2)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ffc:	d11d      	bne.n	800203a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	4b23      	ldr	r3, [pc, #140]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8002000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002002:	4a22      	ldr	r2, [pc, #136]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800200a:	4b20      	ldr	r3, [pc, #128]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 800200c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002016:	2303      	movs	r3, #3
 8002018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002026:	2301      	movs	r3, #1
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4619      	mov	r1, r3
 8002030:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002034:	f002 fa14 	bl	8004460 <HAL_GPIO_Init>
}
 8002038:	e021      	b.n	800207e <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM4)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a14      	ldr	r2, [pc, #80]	@ (8002090 <HAL_TIM_MspPostInit+0xfc>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d11c      	bne.n	800207e <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002044:	4b11      	ldr	r3, [pc, #68]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8002046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002048:	4a10      	ldr	r2, [pc, #64]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 800204a:	f043 0302 	orr.w	r3, r3, #2
 800204e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002050:	4b0e      	ldr	r3, [pc, #56]	@ (800208c <HAL_TIM_MspPostInit+0xf8>)
 8002052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM4_CH4_M_SCTR_LIDAR_Pin;
 800205c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002062:	2302      	movs	r3, #2
 8002064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206a:	2300      	movs	r3, #0
 800206c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800206e:	2302      	movs	r3, #2
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TIM4_CH4_M_SCTR_LIDAR_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	4806      	ldr	r0, [pc, #24]	@ (8002094 <HAL_TIM_MspPostInit+0x100>)
 800207a:	f002 f9f1 	bl	8004460 <HAL_GPIO_Init>
}
 800207e:	bf00      	nop
 8002080:	3728      	adds	r7, #40	@ 0x28
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40012c00 	.word	0x40012c00
 800208c:	40021000 	.word	0x40021000
 8002090:	40000800 	.word	0x40000800
 8002094:	48000400 	.word	0x48000400

08002098 <Start_Motors>:
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
    TIM1->CCR1 = 0;
    TIM1->CCR2 = 0;
}

void Start_Motors(void) {
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800209c:	2100      	movs	r1, #0
 800209e:	4807      	ldr	r0, [pc, #28]	@ (80020bc <Start_Motors+0x24>)
 80020a0:	f004 fad4 	bl	800664c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80020a4:	2104      	movs	r1, #4
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <Start_Motors+0x24>)
 80020a8:	f004 fad0 	bl	800664c <HAL_TIM_PWM_Start>
    TIM1->CCR1 = 0;
 80020ac:	4b04      	ldr	r3, [pc, #16]	@ (80020c0 <Start_Motors+0x28>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 80020b2:	4b03      	ldr	r3, [pc, #12]	@ (80020c0 <Start_Motors+0x28>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000b90 	.word	0x20000b90
 80020c0:	40012c00 	.word	0x40012c00

080020c4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020c8:	4b22      	ldr	r3, [pc, #136]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020ca:	4a23      	ldr	r2, [pc, #140]	@ (8002158 <MX_USART2_UART_Init+0x94>)
 80020cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020ce:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020d8:	2200      	movs	r2, #0
 80020da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020de:	2200      	movs	r2, #0
 80020e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020ea:	220c      	movs	r2, #12
 80020ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ee:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f4:	4b17      	ldr	r3, [pc, #92]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020fa:	4b16      	ldr	r3, [pc, #88]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002100:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 8002102:	2200      	movs	r2, #0
 8002104:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002106:	4b13      	ldr	r3, [pc, #76]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 8002108:	2200      	movs	r2, #0
 800210a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800210c:	4811      	ldr	r0, [pc, #68]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 800210e:	f005 fa1d 	bl	800754c <HAL_UART_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002118:	f7ff f9c6 	bl	80014a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800211c:	2100      	movs	r1, #0
 800211e:	480d      	ldr	r0, [pc, #52]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 8002120:	f006 fb31 	bl	8008786 <HAL_UARTEx_SetTxFifoThreshold>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800212a:	f7ff f9bd 	bl	80014a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800212e:	2100      	movs	r1, #0
 8002130:	4808      	ldr	r0, [pc, #32]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 8002132:	f006 fb66 	bl	8008802 <HAL_UARTEx_SetRxFifoThreshold>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800213c:	f7ff f9b4 	bl	80014a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002140:	4804      	ldr	r0, [pc, #16]	@ (8002154 <MX_USART2_UART_Init+0x90>)
 8002142:	f006 fae7 	bl	8008714 <HAL_UARTEx_DisableFifoMode>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800214c:	f7ff f9ac 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002150:	bf00      	nop
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20000cc0 	.word	0x20000cc0
 8002158:	40004400 	.word	0x40004400

0800215c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002160:	4b22      	ldr	r3, [pc, #136]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002162:	4a23      	ldr	r2, [pc, #140]	@ (80021f0 <MX_USART3_UART_Init+0x94>)
 8002164:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002168:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800216c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800216e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002174:	4b1d      	ldr	r3, [pc, #116]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800217a:	4b1c      	ldr	r3, [pc, #112]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002180:	4b1a      	ldr	r3, [pc, #104]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002182:	220c      	movs	r2, #12
 8002184:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002186:	4b19      	ldr	r3, [pc, #100]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800218c:	4b17      	ldr	r3, [pc, #92]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 800218e:	2200      	movs	r2, #0
 8002190:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002192:	4b16      	ldr	r3, [pc, #88]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 8002194:	2200      	movs	r2, #0
 8002196:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002198:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 800219a:	2200      	movs	r2, #0
 800219c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800219e:	4b13      	ldr	r3, [pc, #76]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021a4:	4811      	ldr	r0, [pc, #68]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 80021a6:	f005 f9d1 	bl	800754c <HAL_UART_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80021b0:	f7ff f97a 	bl	80014a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021b4:	2100      	movs	r1, #0
 80021b6:	480d      	ldr	r0, [pc, #52]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 80021b8:	f006 fae5 	bl	8008786 <HAL_UARTEx_SetTxFifoThreshold>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80021c2:	f7ff f971 	bl	80014a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021c6:	2100      	movs	r1, #0
 80021c8:	4808      	ldr	r0, [pc, #32]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 80021ca:	f006 fb1a 	bl	8008802 <HAL_UARTEx_SetRxFifoThreshold>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80021d4:	f7ff f968 	bl	80014a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80021d8:	4804      	ldr	r0, [pc, #16]	@ (80021ec <MX_USART3_UART_Init+0x90>)
 80021da:	f006 fa9b 	bl	8008714 <HAL_UARTEx_DisableFifoMode>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80021e4:	f7ff f960 	bl	80014a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000d54 	.word	0x20000d54
 80021f0:	40004800 	.word	0x40004800

080021f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b09c      	sub	sp, #112	@ 0x70
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800220c:	f107 0318 	add.w	r3, r7, #24
 8002210:	2244      	movs	r2, #68	@ 0x44
 8002212:	2100      	movs	r1, #0
 8002214:	4618      	mov	r0, r3
 8002216:	f007 fe49 	bl	8009eac <memset>
  if(uartHandle->Instance==USART2)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a52      	ldr	r2, [pc, #328]	@ (8002368 <HAL_UART_MspInit+0x174>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d137      	bne.n	8002294 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002224:	2302      	movs	r3, #2
 8002226:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002228:	2300      	movs	r3, #0
 800222a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800222c:	f107 0318 	add.w	r3, r7, #24
 8002230:	4618      	mov	r0, r3
 8002232:	f003 f88d 	bl	8005350 <HAL_RCCEx_PeriphCLKConfig>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800223c:	f7ff f934 	bl	80014a8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002240:	4b4a      	ldr	r3, [pc, #296]	@ (800236c <HAL_UART_MspInit+0x178>)
 8002242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002244:	4a49      	ldr	r2, [pc, #292]	@ (800236c <HAL_UART_MspInit+0x178>)
 8002246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800224a:	6593      	str	r3, [r2, #88]	@ 0x58
 800224c:	4b47      	ldr	r3, [pc, #284]	@ (800236c <HAL_UART_MspInit+0x178>)
 800224e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002258:	4b44      	ldr	r3, [pc, #272]	@ (800236c <HAL_UART_MspInit+0x178>)
 800225a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225c:	4a43      	ldr	r2, [pc, #268]	@ (800236c <HAL_UART_MspInit+0x178>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002264:	4b41      	ldr	r3, [pc, #260]	@ (800236c <HAL_UART_MspInit+0x178>)
 8002266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002270:	230c      	movs	r3, #12
 8002272:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227c:	2300      	movs	r3, #0
 800227e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002280:	2307      	movs	r3, #7
 8002282:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002284:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002288:	4619      	mov	r1, r3
 800228a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800228e:	f002 f8e7 	bl	8004460 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002292:	e065      	b.n	8002360 <HAL_UART_MspInit+0x16c>
  else if(uartHandle->Instance==USART3)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a35      	ldr	r2, [pc, #212]	@ (8002370 <HAL_UART_MspInit+0x17c>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d160      	bne.n	8002360 <HAL_UART_MspInit+0x16c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800229e:	2304      	movs	r3, #4
 80022a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022a2:	2300      	movs	r3, #0
 80022a4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022a6:	f107 0318 	add.w	r3, r7, #24
 80022aa:	4618      	mov	r0, r3
 80022ac:	f003 f850 	bl	8005350 <HAL_RCCEx_PeriphCLKConfig>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80022b6:	f7ff f8f7 	bl	80014a8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022ba:	4b2c      	ldr	r3, [pc, #176]	@ (800236c <HAL_UART_MspInit+0x178>)
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	4a2b      	ldr	r2, [pc, #172]	@ (800236c <HAL_UART_MspInit+0x178>)
 80022c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80022c6:	4b29      	ldr	r3, [pc, #164]	@ (800236c <HAL_UART_MspInit+0x178>)
 80022c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d2:	4b26      	ldr	r3, [pc, #152]	@ (800236c <HAL_UART_MspInit+0x178>)
 80022d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d6:	4a25      	ldr	r2, [pc, #148]	@ (800236c <HAL_UART_MspInit+0x178>)
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022de:	4b23      	ldr	r3, [pc, #140]	@ (800236c <HAL_UART_MspInit+0x178>)
 80022e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART3_TX_LIDAR_Pin|USART3_RX_LIDAR_Pin;
 80022ea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f0:	2302      	movs	r3, #2
 80022f2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2300      	movs	r3, #0
 80022fa:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022fc:	2307      	movs	r3, #7
 80022fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002300:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002304:	4619      	mov	r1, r3
 8002306:	481b      	ldr	r0, [pc, #108]	@ (8002374 <HAL_UART_MspInit+0x180>)
 8002308:	f002 f8aa 	bl	8004460 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 800230c:	4b1a      	ldr	r3, [pc, #104]	@ (8002378 <HAL_UART_MspInit+0x184>)
 800230e:	4a1b      	ldr	r2, [pc, #108]	@ (800237c <HAL_UART_MspInit+0x188>)
 8002310:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002312:	4b19      	ldr	r3, [pc, #100]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002314:	221c      	movs	r2, #28
 8002316:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002318:	4b17      	ldr	r3, [pc, #92]	@ (8002378 <HAL_UART_MspInit+0x184>)
 800231a:	2200      	movs	r2, #0
 800231c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800231e:	4b16      	ldr	r3, [pc, #88]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002320:	2200      	movs	r2, #0
 8002322:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002324:	4b14      	ldr	r3, [pc, #80]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002326:	2280      	movs	r2, #128	@ 0x80
 8002328:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800232a:	4b13      	ldr	r3, [pc, #76]	@ (8002378 <HAL_UART_MspInit+0x184>)
 800232c:	2200      	movs	r2, #0
 800232e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002330:	4b11      	ldr	r3, [pc, #68]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002332:	2200      	movs	r2, #0
 8002334:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002336:	4b10      	ldr	r3, [pc, #64]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002338:	2220      	movs	r2, #32
 800233a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800233c:	4b0e      	ldr	r3, [pc, #56]	@ (8002378 <HAL_UART_MspInit+0x184>)
 800233e:	2200      	movs	r2, #0
 8002340:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002342:	480d      	ldr	r0, [pc, #52]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002344:	f001 fe1a 	bl	8003f7c <HAL_DMA_Init>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_UART_MspInit+0x15e>
      Error_Handler();
 800234e:	f7ff f8ab 	bl	80014a8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a08      	ldr	r2, [pc, #32]	@ (8002378 <HAL_UART_MspInit+0x184>)
 8002356:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800235a:	4a07      	ldr	r2, [pc, #28]	@ (8002378 <HAL_UART_MspInit+0x184>)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002360:	bf00      	nop
 8002362:	3770      	adds	r7, #112	@ 0x70
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40004400 	.word	0x40004400
 800236c:	40021000 	.word	0x40021000
 8002370:	40004800 	.word	0x40004800
 8002374:	48000400 	.word	0x48000400
 8002378:	20000de8 	.word	0x20000de8
 800237c:	40020008 	.word	0x40020008

08002380 <LIDAR_Init>:

/*
 * @brief Initialization of the lidar
 * @param
 */
void LIDAR_Init(LIDAR_HandleTypeDef_t * hlidar){
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	hlidar->huart = &huart3;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a09      	ldr	r2, [pc, #36]	@ (80023b0 <LIDAR_Init+0x30>)
 800238c:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, DEV_EN_LIDAR_Pin, GPIO_PIN_SET);
 800238e:	2201      	movs	r2, #1
 8002390:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002394:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002398:	f002 f9e4 	bl	8004764 <HAL_GPIO_WritePin>
	// Enable M_EN lidar
	HAL_GPIO_WritePin(M_EN_LIDAR_GPIO_Port, M_EN_LIDAR_Pin, GPIO_PIN_SET);
 800239c:	2201      	movs	r2, #1
 800239e:	2104      	movs	r1, #4
 80023a0:	4804      	ldr	r0, [pc, #16]	@ (80023b4 <LIDAR_Init+0x34>)
 80023a2:	f002 f9df 	bl	8004764 <HAL_GPIO_WritePin>

}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000d54 	.word	0x20000d54
 80023b4:	48000400 	.word	0x48000400

080023b8 <LIDAR_Start>:

/*
 * @brief
 * @param
 */
HAL_StatusTypeDef LIDAR_Start(LIDAR_HandleTypeDef_t * hlidar){
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	uint8_t lidar_command[2] = {START_CMD_LIDAR, SCAN_CMD_LIDAR};
 80023c0:	f246 03a5 	movw	r3, #24741	@ 0x60a5
 80023c4:	81bb      	strh	r3, [r7, #12]
	HAL_StatusTypeDef status = HAL_UART_Transmit(hlidar->huart, lidar_command, 2, 2000);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
 80023ca:	f107 010c 	add.w	r1, r7, #12
 80023ce:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80023d2:	2202      	movs	r2, #2
 80023d4:	f005 f90a 	bl	80075ec <HAL_UART_Transmit>
 80023d8:	4603      	mov	r3, r0
 80023da:	73fb      	strb	r3, [r7, #15]
	if(status == HAL_OK){
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10a      	bne.n	80023f8 <LIDAR_Start+0x40>
		HAL_UART_Receive_DMA(hlidar->huart, hlidar->data_buff, DATA_BUFF_SIZE_LIDAR);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	3329      	adds	r3, #41	@ 0x29
 80023ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023ee:	4619      	mov	r1, r3
 80023f0:	f005 fa52 	bl	8007898 <HAL_UART_Receive_DMA>
		return status;
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
 80023f6:	e000      	b.n	80023fa <LIDAR_Start+0x42>
	}
	else{
		return status;
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
	}
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <LIDAR_Stop>:

/*
 * @brief
 * @param
 */
HAL_StatusTypeDef LIDAR_Stop(LIDAR_HandleTypeDef_t * hlidar){
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
	uint8_t lidar_command[2] = {START_CMD_LIDAR, STOP_CMD_LIDAR};
 800240a:	f246 53a5 	movw	r3, #26021	@ 0x65a5
 800240e:	81bb      	strh	r3, [r7, #12]
	HAL_StatusTypeDef status = HAL_UART_Transmit(hlidar->huart, lidar_command, 2, 2000);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	f107 010c 	add.w	r1, r7, #12
 8002418:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800241c:	2202      	movs	r2, #2
 800241e:	f005 f8e5 	bl	80075ec <HAL_UART_Transmit>
 8002422:	4603      	mov	r3, r0
 8002424:	73fb      	strb	r3, [r7, #15]
	if(status == HAL_OK){
 8002426:	7bfb      	ldrb	r3, [r7, #15]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <LIDAR_Stop+0x2e>
		return status;
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	e000      	b.n	8002432 <LIDAR_Stop+0x30>
	}
	else{
		return status;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
	}
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <LIDAR_Get_Info>:

/*
 * @brief
 * @param
 */
HAL_StatusTypeDef LIDAR_Get_Info(LIDAR_HandleTypeDef_t * hlidar){
 800243c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800243e:	b09f      	sub	sp, #124	@ 0x7c
 8002440:	af10      	add	r7, sp, #64	@ 0x40
 8002442:	6278      	str	r0, [r7, #36]	@ 0x24
	uint8_t lidar_command[2] = {START_CMD_LIDAR, GET_INFO_CMD_LIDAR};
 8002444:	f249 03a5 	movw	r3, #37029	@ 0x90a5
 8002448:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	LIDAR_DeviceInfo_t * device_info;
	HAL_StatusTypeDef status = HAL_UART_Transmit(hlidar->huart, lidar_command, 2, 2000);
 800244a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002452:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002456:	2202      	movs	r2, #2
 8002458:	f005 f8c8 	bl	80075ec <HAL_UART_Transmit>
 800245c:	4603      	mov	r3, r0
 800245e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if(status == HAL_OK){
 8002462:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002466:	2b00      	cmp	r3, #0
 8002468:	f040 8093 	bne.w	8002592 <LIDAR_Get_Info+0x156>
		HAL_UART_Receive(hlidar->huart, hlidar->info_buff, INFO_BUFF_SIZE_LIDAR, 2000);
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	1d19      	adds	r1, r3, #4
 8002474:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002478:	221b      	movs	r2, #27
 800247a:	f005 f945 	bl	8007708 <HAL_UART_Receive>
		device_info->start_sign = (hlidar->info_buff[0]<<8)|hlidar->info_buff[1];
 800247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002480:	791b      	ldrb	r3, [r3, #4]
 8002482:	021b      	lsls	r3, r3, #8
 8002484:	b21a      	sxth	r2, r3
 8002486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002488:	795b      	ldrb	r3, [r3, #5]
 800248a:	b21b      	sxth	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	b29a      	uxth	r2, r3
 8002492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002494:	801a      	strh	r2, [r3, #0]
		device_info->lenght = (hlidar->info_buff[2])|(hlidar->info_buff[3]<<8)|(hlidar->info_buff[4]<<16);
 8002496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002498:	799b      	ldrb	r3, [r3, #6]
 800249a:	461a      	mov	r2, r3
 800249c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249e:	79db      	ldrb	r3, [r3, #7]
 80024a0:	021b      	lsls	r3, r3, #8
 80024a2:	431a      	orrs	r2, r3
 80024a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a6:	7a1b      	ldrb	r3, [r3, #8]
 80024a8:	041b      	lsls	r3, r3, #16
 80024aa:	4313      	orrs	r3, r2
 80024ac:	461a      	mov	r2, r3
 80024ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b0:	605a      	str	r2, [r3, #4]
		device_info->mode = hlidar->info_buff[5];
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	7a5a      	ldrb	r2, [r3, #9]
 80024b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b8:	721a      	strb	r2, [r3, #8]
		device_info->type_code = hlidar->info_buff[6];
 80024ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024bc:	7a9a      	ldrb	r2, [r3, #10]
 80024be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c0:	725a      	strb	r2, [r3, #9]
		device_info->model = hlidar->info_buff[7];
 80024c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c4:	7ada      	ldrb	r2, [r3, #11]
 80024c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c8:	729a      	strb	r2, [r3, #10]
		snprintf(device_info->firmware_version,6,"%d.%d",hlidar->info_buff[8],hlidar->info_buff[9]);
 80024ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024cc:	f103 000b 	add.w	r0, r3, #11
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	7b1b      	ldrb	r3, [r3, #12]
 80024d4:	461a      	mov	r2, r3
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	7b5b      	ldrb	r3, [r3, #13]
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	4613      	mov	r3, r2
 80024de:	4a30      	ldr	r2, [pc, #192]	@ (80025a0 <LIDAR_Get_Info+0x164>)
 80024e0:	2106      	movs	r1, #6
 80024e2:	f007 fbb7 	bl	8009c54 <sniprintf>
		device_info->hardware_version  = hlidar->info_buff[10];
 80024e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e8:	7b9a      	ldrb	r2, [r3, #14]
 80024ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ec:	745a      	strb	r2, [r3, #17]
		snprintf(device_info->serial_number,17,"%x%x%x%x%x%x%x%x%x%x%x%x%x%x%x%x",hlidar->info_buff[11],hlidar->info_buff[12],hlidar->info_buff[13],hlidar->info_buff[14],hlidar->info_buff[15],hlidar->info_buff[16],hlidar->info_buff[17],hlidar->info_buff[18],hlidar->info_buff[19],hlidar->info_buff[20],hlidar->info_buff[21],hlidar->info_buff[22],hlidar->info_buff[23],hlidar->info_buff[24],hlidar->info_buff[25],hlidar->info_buff[26]);
 80024ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f0:	f103 0012 	add.w	r0, r3, #18
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	7bdb      	ldrb	r3, [r3, #15]
 80024f8:	469c      	mov	ip, r3
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	7c1b      	ldrb	r3, [r3, #16]
 80024fe:	461d      	mov	r5, r3
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	7c5b      	ldrb	r3, [r3, #17]
 8002504:	461e      	mov	r6, r3
 8002506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002508:	7c9b      	ldrb	r3, [r3, #18]
 800250a:	623b      	str	r3, [r7, #32]
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	7cdb      	ldrb	r3, [r3, #19]
 8002510:	61fb      	str	r3, [r7, #28]
 8002512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002514:	7d1b      	ldrb	r3, [r3, #20]
 8002516:	61bb      	str	r3, [r7, #24]
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	7d5b      	ldrb	r3, [r3, #21]
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	7d9b      	ldrb	r3, [r3, #22]
 8002522:	613b      	str	r3, [r7, #16]
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	7ddb      	ldrb	r3, [r3, #23]
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	7e1b      	ldrb	r3, [r3, #24]
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	7e5b      	ldrb	r3, [r3, #25]
 8002534:	607b      	str	r3, [r7, #4]
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	7e9b      	ldrb	r3, [r3, #26]
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253e:	7edb      	ldrb	r3, [r3, #27]
 8002540:	461c      	mov	r4, r3
 8002542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002544:	7f1b      	ldrb	r3, [r3, #28]
 8002546:	4619      	mov	r1, r3
 8002548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254a:	7f5b      	ldrb	r3, [r3, #29]
 800254c:	461a      	mov	r2, r3
 800254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002550:	7f9b      	ldrb	r3, [r3, #30]
 8002552:	930e      	str	r3, [sp, #56]	@ 0x38
 8002554:	920d      	str	r2, [sp, #52]	@ 0x34
 8002556:	910c      	str	r1, [sp, #48]	@ 0x30
 8002558:	940b      	str	r4, [sp, #44]	@ 0x2c
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	920a      	str	r2, [sp, #40]	@ 0x28
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	9209      	str	r2, [sp, #36]	@ 0x24
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	9208      	str	r2, [sp, #32]
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	9207      	str	r2, [sp, #28]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	9206      	str	r2, [sp, #24]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	9205      	str	r2, [sp, #20]
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	9204      	str	r2, [sp, #16]
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	9203      	str	r2, [sp, #12]
 800257a:	6a3b      	ldr	r3, [r7, #32]
 800257c:	9302      	str	r3, [sp, #8]
 800257e:	9601      	str	r6, [sp, #4]
 8002580:	9500      	str	r5, [sp, #0]
 8002582:	4663      	mov	r3, ip
 8002584:	4a07      	ldr	r2, [pc, #28]	@ (80025a4 <LIDAR_Get_Info+0x168>)
 8002586:	2111      	movs	r1, #17
 8002588:	f007 fb64 	bl	8009c54 <sniprintf>

		return status;
 800258c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002590:	e001      	b.n	8002596 <LIDAR_Get_Info+0x15a>
	}
	else{
		return status;
 8002592:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
	}
}
 8002596:	4618      	mov	r0, r3
 8002598:	373c      	adds	r7, #60	@ 0x3c
 800259a:	46bd      	mov	sp, r7
 800259c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800259e:	bf00      	nop
 80025a0:	0800d990 	.word	0x0800d990
 80025a4:	0800d998 	.word	0x0800d998

080025a8 <LIDAR_Get_Health_Status>:

/*
 * @brief
 * @param
 */
HAL_StatusTypeDef LIDAR_Get_Health_Status(LIDAR_HandleTypeDef_t * hlidar){
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	uint8_t lidar_command[2] = {START_CMD_LIDAR, GET_HEALTH_CMD_LIDAR};
 80025b0:	f249 13a5 	movw	r3, #37285	@ 0x91a5
 80025b4:	81bb      	strh	r3, [r7, #12]
	LIDAR_HealthStatus_t * health_status;
	HAL_StatusTypeDef status = HAL_UART_Transmit(hlidar->huart, lidar_command, 2, 2000);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6818      	ldr	r0, [r3, #0]
 80025ba:	f107 010c 	add.w	r1, r7, #12
 80025be:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80025c2:	2202      	movs	r2, #2
 80025c4:	f005 f812 	bl	80075ec <HAL_UART_Transmit>
 80025c8:	4603      	mov	r3, r0
 80025ca:	75fb      	strb	r3, [r7, #23]
	if(status == HAL_OK){
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d146      	bne.n	8002660 <LIDAR_Get_Health_Status+0xb8>
		HAL_UART_Receive(hlidar->huart, hlidar->health_buff, HEALTH_BUFF_SIZE_LIDAR, 2000);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6818      	ldr	r0, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f103 011f 	add.w	r1, r3, #31
 80025dc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80025e0:	220a      	movs	r2, #10
 80025e2:	f005 f891 	bl	8007708 <HAL_UART_Receive>
		health_status->start_sign = (hlidar->health_buff[0]<<8)|hlidar->health_buff[1];
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	7fdb      	ldrb	r3, [r3, #31]
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	b21a      	sxth	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025f4:	b21b      	sxth	r3, r3
 80025f6:	4313      	orrs	r3, r2
 80025f8:	b21b      	sxth	r3, r3
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	801a      	strh	r2, [r3, #0]
		health_status->lenght = (hlidar->health_buff[2])|(hlidar->health_buff[3]<<8)|(hlidar->health_buff[4]<<16);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002606:	461a      	mov	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002618:	041b      	lsls	r3, r3, #16
 800261a:	4313      	orrs	r3, r2
 800261c:	461a      	mov	r2, r3
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	605a      	str	r2, [r3, #4]
		health_status->mode = hlidar->health_buff[5];
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	721a      	strb	r2, [r3, #8]
		health_status->type_code = hlidar->health_buff[6];
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	725a      	strb	r2, [r3, #9]
		health_status->status_code = hlidar->health_buff[7];
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	729a      	strb	r2, [r3, #10]
		health_status->error_code = hlidar->health_buff[8]|(hlidar->health_buff[9]<<8);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8002646:	b21a      	sxth	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800264e:	021b      	lsls	r3, r3, #8
 8002650:	b21b      	sxth	r3, r3
 8002652:	4313      	orrs	r3, r2
 8002654:	b21b      	sxth	r3, r3
 8002656:	b29a      	uxth	r2, r3
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	819a      	strh	r2, [r3, #12]

		return status;
 800265c:	7dfb      	ldrb	r3, [r7, #23]
 800265e:	e000      	b.n	8002662 <LIDAR_Get_Health_Status+0xba>
	}
	else{
		return status;
 8002660:	7dfb      	ldrb	r3, [r7, #23]
	}
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	0000      	movs	r0, r0
 800266c:	0000      	movs	r0, r0
	...

08002670 <LIDAR_process_frame>:

/*
 * @brief
 * @param
 */
void LIDAR_process_frame(LIDAR_HandleTypeDef_t * hlidar) {
 8002670:	b5b0      	push	{r4, r5, r7, lr}
 8002672:	b08c      	sub	sp, #48	@ 0x30
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
    uint16_t Si;
    float Di;
    float Ai;
    float AngleFSA = (hlidar->process_frame->FSA >> 1) / 64.0; // Angle initial (en degrés)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800267e:	889b      	ldrh	r3, [r3, #4]
 8002680:	085b      	lsrs	r3, r3, #1
 8002682:	b29b      	uxth	r3, r3
 8002684:	4618      	mov	r0, r3
 8002686:	f7fd ff75 	bl	8000574 <__aeabi_i2d>
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	4b8e      	ldr	r3, [pc, #568]	@ (80028c8 <LIDAR_process_frame+0x258>)
 8002690:	f7fe f904 	bl	800089c <__aeabi_ddiv>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	f7fe facc 	bl	8000c38 <__aeabi_d2f>
 80026a0:	4603      	mov	r3, r0
 80026a2:	627b      	str	r3, [r7, #36]	@ 0x24
    float AngleLSA = (hlidar->process_frame->LSA >> 1) / 64.0; // Angle final (en degrés)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80026aa:	88db      	ldrh	r3, [r3, #6]
 80026ac:	085b      	lsrs	r3, r3, #1
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7fd ff5f 	bl	8000574 <__aeabi_i2d>
 80026b6:	f04f 0200 	mov.w	r2, #0
 80026ba:	4b83      	ldr	r3, [pc, #524]	@ (80028c8 <LIDAR_process_frame+0x258>)
 80026bc:	f7fe f8ee 	bl	800089c <__aeabi_ddiv>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	4610      	mov	r0, r2
 80026c6:	4619      	mov	r1, r3
 80026c8:	f7fe fab6 	bl	8000c38 <__aeabi_d2f>
 80026cc:	4603      	mov	r3, r0
 80026ce:	623b      	str	r3, [r7, #32]
    float diffAngle = AngleLSA - AngleFSA; // Différence d'angle (en degrés)
 80026d0:	ed97 7a08 	vldr	s14, [r7, #32]
 80026d4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80026d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026dc:	edc7 7a07 	vstr	s15, [r7, #28]
    int LSN = hlidar->process_frame->LSN;     // Nombre d'échantillons dans le paquet
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80026e6:	78db      	ldrb	r3, [r3, #3]
 80026e8:	61bb      	str	r3, [r7, #24]
    int index;

    for (int i = 0; i < hlidar->process_frame->index / 2; i++) {
 80026ea:	2300      	movs	r3, #0
 80026ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026ee:	e0cc      	b.n	800288a <LIDAR_process_frame+0x21a>
        // Extraction des données de distance
        Si = hlidar->process_frame->frame_buff[2 * i] | (hlidar->process_frame->frame_buff[2 * i + 1] << 8);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f8d3 2414 	ldr.w	r2, [r3, #1044]	@ 0x414
 80026f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	f893 33f3 	ldrb.w	r3, [r3, #1011]	@ 0x3f3
 8002700:	b21a      	sxth	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f8d3 1414 	ldr.w	r1, [r3, #1044]	@ 0x414
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	3301      	adds	r3, #1
 800270e:	440b      	add	r3, r1
 8002710:	f893 33f3 	ldrb.w	r3, [r3, #1011]	@ 0x3f3
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	b21b      	sxth	r3, r3
 8002718:	4313      	orrs	r3, r2
 800271a:	b21b      	sxth	r3, r3
 800271c:	82fb      	strh	r3, [r7, #22]
        Di = Si / 4.0; // Distance en mm
 800271e:	8afb      	ldrh	r3, [r7, #22]
 8002720:	4618      	mov	r0, r3
 8002722:	f7fd ff27 	bl	8000574 <__aeabi_i2d>
 8002726:	f04f 0200 	mov.w	r2, #0
 800272a:	4b68      	ldr	r3, [pc, #416]	@ (80028cc <LIDAR_process_frame+0x25c>)
 800272c:	f7fe f8b6 	bl	800089c <__aeabi_ddiv>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	4610      	mov	r0, r2
 8002736:	4619      	mov	r1, r3
 8002738:	f7fe fa7e 	bl	8000c38 <__aeabi_d2f>
 800273c:	4603      	mov	r3, r0
 800273e:	613b      	str	r3, [r7, #16]

        // Calcul de l'angle sans correction
        Ai = (diffAngle / (LSN - 1)) * i + AngleFSA;
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	3b01      	subs	r3, #1
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800274c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002750:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002756:	ee07 3a90 	vmov	s15, r3
 800275a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800275e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002762:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800276a:	edc7 7a03 	vstr	s15, [r7, #12]

        // Correction de l'angle
        float AngCorrect = 0.0;
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (Di != 0) {
 8002774:	edd7 7a04 	vldr	s15, [r7, #16]
 8002778:	eef5 7a40 	vcmp.f32	s15, #0.0
 800277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002780:	d03d      	beq.n	80027fe <LIDAR_process_frame+0x18e>
            AngCorrect = atan(21.8 * (155.3 - Di) / (155.3 * Di)) * (180.0 / 3.141592653589793); // Conversion en degrés
 8002782:	6938      	ldr	r0, [r7, #16]
 8002784:	f7fd ff08 	bl	8000598 <__aeabi_f2d>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	a148      	add	r1, pc, #288	@ (adr r1, 80028b0 <LIDAR_process_frame+0x240>)
 800278e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002792:	f7fd fda1 	bl	80002d8 <__aeabi_dsub>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	4610      	mov	r0, r2
 800279c:	4619      	mov	r1, r3
 800279e:	a346      	add	r3, pc, #280	@ (adr r3, 80028b8 <LIDAR_process_frame+0x248>)
 80027a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a4:	f7fd ff50 	bl	8000648 <__aeabi_dmul>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4614      	mov	r4, r2
 80027ae:	461d      	mov	r5, r3
 80027b0:	6938      	ldr	r0, [r7, #16]
 80027b2:	f7fd fef1 	bl	8000598 <__aeabi_f2d>
 80027b6:	a33e      	add	r3, pc, #248	@ (adr r3, 80028b0 <LIDAR_process_frame+0x240>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	f7fd ff44 	bl	8000648 <__aeabi_dmul>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4620      	mov	r0, r4
 80027c6:	4629      	mov	r1, r5
 80027c8:	f7fe f868 	bl	800089c <__aeabi_ddiv>
 80027cc:	4602      	mov	r2, r0
 80027ce:	460b      	mov	r3, r1
 80027d0:	ec43 2b17 	vmov	d7, r2, r3
 80027d4:	eeb0 0a47 	vmov.f32	s0, s14
 80027d8:	eef0 0a67 	vmov.f32	s1, s15
 80027dc:	f00a feac 	bl	800d538 <atan>
 80027e0:	ec51 0b10 	vmov	r0, r1, d0
 80027e4:	a336      	add	r3, pc, #216	@ (adr r3, 80028c0 <LIDAR_process_frame+0x250>)
 80027e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ea:	f7fd ff2d 	bl	8000648 <__aeabi_dmul>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4610      	mov	r0, r2
 80027f4:	4619      	mov	r1, r3
 80027f6:	f7fe fa1f 	bl	8000c38 <__aeabi_d2f>
 80027fa:	4603      	mov	r3, r0
 80027fc:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        Ai += AngCorrect;
 80027fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8002802:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002806:	ee77 7a27 	vadd.f32	s15, s14, s15
 800280a:	edc7 7a03 	vstr	s15, [r7, #12]

        // Index du point dans le buffer circulaire
        index = (int)round(Ai);
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f7fd fec2 	bl	8000598 <__aeabi_f2d>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	ec43 2b10 	vmov	d0, r2, r3
 800281c:	f00b f82c 	bl	800d878 <round>
 8002820:	ec53 2b10 	vmov	r2, r3, d0
 8002824:	4610      	mov	r0, r2
 8002826:	4619      	mov	r1, r3
 8002828:	f7fe f9be 	bl	8000ba8 <__aeabi_d2iz>
 800282c:	4603      	mov	r3, r0
 800282e:	60bb      	str	r3, [r7, #8]

        // Filtrage des points trop proches ou trop loin
        if (Di > 1500 || Di < 40) {
 8002830:	edd7 7a04 	vldr	s15, [r7, #16]
 8002834:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80028d0 <LIDAR_process_frame+0x260>
 8002838:	eef4 7ac7 	vcmpe.f32	s15, s14
 800283c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002840:	dc08      	bgt.n	8002854 <LIDAR_process_frame+0x1e4>
 8002842:	edd7 7a04 	vldr	s15, [r7, #16]
 8002846:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80028d4 <LIDAR_process_frame+0x264>
 800284a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800284e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002852:	d509      	bpl.n	8002868 <LIDAR_process_frame+0x1f8>
            hlidar->process_frame->point_buff[index] = 0;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	f502 728a 	add.w	r2, r2, #276	@ 0x114
 8002860:	2100      	movs	r1, #0
 8002862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002866:	e00d      	b.n	8002884 <LIDAR_process_frame+0x214>
        } else {
            hlidar->process_frame->point_buff[index] = (int)Di;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800286e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002872:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002876:	ee17 1a90 	vmov	r1, s15
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	f502 728a 	add.w	r2, r2, #276	@ 0x114
 8002880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < hlidar->process_frame->index / 2; i++) {
 8002884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002886:	3301      	adds	r3, #1
 8002888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002890:	7a9b      	ldrb	r3, [r3, #10]
 8002892:	085b      	lsrs	r3, r3, #1
 8002894:	b2db      	uxtb	r3, r3
 8002896:	461a      	mov	r2, r3
 8002898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800289a:	4293      	cmp	r3, r2
 800289c:	f6ff af28 	blt.w	80026f0 <LIDAR_process_frame+0x80>
        }
    }
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop
 80028a4:	3730      	adds	r7, #48	@ 0x30
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bdb0      	pop	{r4, r5, r7, pc}
 80028aa:	bf00      	nop
 80028ac:	f3af 8000 	nop.w
 80028b0:	9999999a 	.word	0x9999999a
 80028b4:	40636999 	.word	0x40636999
 80028b8:	cccccccd 	.word	0xcccccccd
 80028bc:	4035cccc 	.word	0x4035cccc
 80028c0:	1a63c1f8 	.word	0x1a63c1f8
 80028c4:	404ca5dc 	.word	0x404ca5dc
 80028c8:	40500000 	.word	0x40500000
 80028cc:	40100000 	.word	0x40100000
 80028d0:	44bb8000 	.word	0x44bb8000
 80028d4:	42200000 	.word	0x42200000

080028d8 <LIDAR_get_point>:

/*
 * @brief
 * @param
 */
void LIDAR_get_point(LIDAR_HandleTypeDef_t *hlidar) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
    uint16_t frame_start = 0, frame_end = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	81fb      	strh	r3, [r7, #14]
 80028e4:	2300      	movs	r3, #0
 80028e6:	81bb      	strh	r3, [r7, #12]

    for (int i = 0; i < DATA_BUFF_SIZE_LIDAR; i++) {
 80028e8:	2300      	movs	r3, #0
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	e152      	b.n	8002b94 <LIDAR_get_point+0x2bc>
        // Réponse à la commande SCAN pour détecter le début des trames
        if (i == 0) {
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d145      	bne.n	8002980 <LIDAR_get_point+0xa8>
            if ((hlidar->data_buff[i] == 0xA5) &&
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	4413      	add	r3, r2
 80028fa:	3329      	adds	r3, #41	@ 0x29
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2ba5      	cmp	r3, #165	@ 0xa5
 8002900:	d13e      	bne.n	8002980 <LIDAR_get_point+0xa8>
                (hlidar->data_buff[i + 1] == 0x5A) &&
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	3301      	adds	r3, #1
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
            if ((hlidar->data_buff[i] == 0xA5) &&
 800290e:	2b5a      	cmp	r3, #90	@ 0x5a
 8002910:	d136      	bne.n	8002980 <LIDAR_get_point+0xa8>
                (hlidar->data_buff[i + 2] == 0x05) &&
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	3302      	adds	r3, #2
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	4413      	add	r3, r2
 800291a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
                (hlidar->data_buff[i + 1] == 0x5A) &&
 800291e:	2b05      	cmp	r3, #5
 8002920:	d12e      	bne.n	8002980 <LIDAR_get_point+0xa8>
                (hlidar->data_buff[i + 3] == 0x00) &&
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	3303      	adds	r3, #3
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
                (hlidar->data_buff[i + 2] == 0x05) &&
 800292e:	2b00      	cmp	r3, #0
 8002930:	d126      	bne.n	8002980 <LIDAR_get_point+0xa8>
                (hlidar->data_buff[i + 4] == 0x00) &&
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	3304      	adds	r3, #4
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	4413      	add	r3, r2
 800293a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
                (hlidar->data_buff[i + 3] == 0x00) &&
 800293e:	2b00      	cmp	r3, #0
 8002940:	d11e      	bne.n	8002980 <LIDAR_get_point+0xa8>
                (hlidar->data_buff[i + 5] == 0x40) &&
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	3305      	adds	r3, #5
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	4413      	add	r3, r2
 800294a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
                (hlidar->data_buff[i + 4] == 0x00) &&
 800294e:	2b40      	cmp	r3, #64	@ 0x40
 8002950:	d116      	bne.n	8002980 <LIDAR_get_point+0xa8>
                (hlidar->data_buff[i + 6] == 0x81)) {
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3306      	adds	r3, #6
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
                (hlidar->data_buff[i + 5] == 0x40) &&
 800295e:	2b81      	cmp	r3, #129	@ 0x81
 8002960:	d10e      	bne.n	8002980 <LIDAR_get_point+0xa8>
                printf("Scan Command Reply\r\n");
 8002962:	4895      	ldr	r0, [pc, #596]	@ (8002bb8 <LIDAR_get_point+0x2e0>)
 8002964:	f007 f96e 	bl	8009c44 <puts>
                hlidar->process_frame->index = 0;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800296e:	2200      	movs	r2, #0
 8002970:	729a      	strb	r2, [r3, #10]
                i = 6;
 8002972:	2306      	movs	r3, #6
 8002974:	60bb      	str	r3, [r7, #8]
                frame_start = 7;
 8002976:	2307      	movs	r3, #7
 8002978:	81fb      	strh	r3, [r7, #14]
                frame_end = frame_start + 4;
 800297a:	89fb      	ldrh	r3, [r7, #14]
 800297c:	3304      	adds	r3, #4
 800297e:	81bb      	strh	r3, [r7, #12]
            }
        }

        // Extraction des données des trames
        if (i == frame_start) {
 8002980:	89fb      	ldrh	r3, [r7, #14]
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	429a      	cmp	r2, r3
 8002986:	d109      	bne.n	800299c <LIDAR_get_point+0xc4>
            hlidar->process_frame->PH = hlidar->data_buff[i];
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	4413      	add	r3, r2
 800298e:	3329      	adds	r3, #41	@ 0x29
 8002990:	781a      	ldrb	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	e0f8      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 1) {
 800299c:	89fb      	ldrh	r3, [r7, #14]
 800299e:	3301      	adds	r3, #1
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d113      	bne.n	80029ce <LIDAR_get_point+0xf6>
            hlidar->process_frame->PH |= (hlidar->data_buff[i] << 8);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	b21a      	sxth	r2, r3
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	440b      	add	r3, r1
 80029b6:	3329      	adds	r3, #41	@ 0x29
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	021b      	lsls	r3, r3, #8
 80029bc:	b21b      	sxth	r3, r3
 80029be:	4313      	orrs	r3, r2
 80029c0:	b21a      	sxth	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80029c8:	b292      	uxth	r2, r2
 80029ca:	801a      	strh	r2, [r3, #0]
 80029cc:	e0df      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 2) {
 80029ce:	89fb      	ldrh	r3, [r7, #14]
 80029d0:	3302      	adds	r3, #2
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d109      	bne.n	80029ec <LIDAR_get_point+0x114>
            hlidar->process_frame->CT = hlidar->data_buff[i];
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	68ba      	ldr	r2, [r7, #8]
 80029e2:	440a      	add	r2, r1
 80029e4:	3229      	adds	r2, #41	@ 0x29
 80029e6:	7812      	ldrb	r2, [r2, #0]
 80029e8:	709a      	strb	r2, [r3, #2]
 80029ea:	e0d0      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 3) {
 80029ec:	89fb      	ldrh	r3, [r7, #14]
 80029ee:	3303      	adds	r3, #3
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d115      	bne.n	8002a22 <LIDAR_get_point+0x14a>
            frame_end = frame_start + 9 + 2 * hlidar->data_buff[i];
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	4413      	add	r3, r2
 80029fc:	3329      	adds	r3, #41	@ 0x29
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	89fb      	ldrh	r3, [r7, #14]
 8002a06:	4413      	add	r3, r2
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	3309      	adds	r3, #9
 8002a0c:	81bb      	strh	r3, [r7, #12]
            hlidar->process_frame->LSN = hlidar->data_buff[i];
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002a14:	6879      	ldr	r1, [r7, #4]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	440a      	add	r2, r1
 8002a1a:	3229      	adds	r2, #41	@ 0x29
 8002a1c:	7812      	ldrb	r2, [r2, #0]
 8002a1e:	70da      	strb	r2, [r3, #3]
 8002a20:	e0b5      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 4) {
 8002a22:	89fb      	ldrh	r3, [r7, #14]
 8002a24:	3304      	adds	r3, #4
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d109      	bne.n	8002a40 <LIDAR_get_point+0x168>
            hlidar->process_frame->FSA = hlidar->data_buff[i];
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	4413      	add	r3, r2
 8002a32:	3329      	adds	r3, #41	@ 0x29
 8002a34:	781a      	ldrb	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002a3c:	809a      	strh	r2, [r3, #4]
 8002a3e:	e0a6      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 5) {
 8002a40:	89fb      	ldrh	r3, [r7, #14]
 8002a42:	3305      	adds	r3, #5
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d113      	bne.n	8002a72 <LIDAR_get_point+0x19a>
            hlidar->process_frame->FSA |= (hlidar->data_buff[i] << 8);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002a50:	889b      	ldrh	r3, [r3, #4]
 8002a52:	b21a      	sxth	r2, r3
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	440b      	add	r3, r1
 8002a5a:	3329      	adds	r3, #41	@ 0x29
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	021b      	lsls	r3, r3, #8
 8002a60:	b21b      	sxth	r3, r3
 8002a62:	4313      	orrs	r3, r2
 8002a64:	b21a      	sxth	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002a6c:	b292      	uxth	r2, r2
 8002a6e:	809a      	strh	r2, [r3, #4]
 8002a70:	e08d      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 6) {
 8002a72:	89fb      	ldrh	r3, [r7, #14]
 8002a74:	3306      	adds	r3, #6
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d109      	bne.n	8002a90 <LIDAR_get_point+0x1b8>
            hlidar->process_frame->LSA = hlidar->data_buff[i];
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	3329      	adds	r3, #41	@ 0x29
 8002a84:	781a      	ldrb	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002a8c:	80da      	strh	r2, [r3, #6]
 8002a8e:	e07e      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 7) {
 8002a90:	89fb      	ldrh	r3, [r7, #14]
 8002a92:	3307      	adds	r3, #7
 8002a94:	68ba      	ldr	r2, [r7, #8]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d113      	bne.n	8002ac2 <LIDAR_get_point+0x1ea>
            hlidar->process_frame->LSA |= (hlidar->data_buff[i] << 8);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002aa0:	88db      	ldrh	r3, [r3, #6]
 8002aa2:	b21a      	sxth	r2, r3
 8002aa4:	6879      	ldr	r1, [r7, #4]
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	440b      	add	r3, r1
 8002aaa:	3329      	adds	r3, #41	@ 0x29
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	021b      	lsls	r3, r3, #8
 8002ab0:	b21b      	sxth	r3, r3
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	b21a      	sxth	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002abc:	b292      	uxth	r2, r2
 8002abe:	80da      	strh	r2, [r3, #6]
 8002ac0:	e065      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 8) {
 8002ac2:	89fb      	ldrh	r3, [r7, #14]
 8002ac4:	3308      	adds	r3, #8
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d109      	bne.n	8002ae0 <LIDAR_get_point+0x208>
            hlidar->process_frame->CS = hlidar->data_buff[i];
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	3329      	adds	r3, #41	@ 0x29
 8002ad4:	781a      	ldrb	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002adc:	811a      	strh	r2, [r3, #8]
 8002ade:	e056      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_start + 9) {
 8002ae0:	89fb      	ldrh	r3, [r7, #14]
 8002ae2:	3309      	adds	r3, #9
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d113      	bne.n	8002b12 <LIDAR_get_point+0x23a>
            hlidar->process_frame->CS |= (hlidar->data_buff[i] << 8);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002af0:	891b      	ldrh	r3, [r3, #8]
 8002af2:	b21a      	sxth	r2, r3
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	440b      	add	r3, r1
 8002afa:	3329      	adds	r3, #41	@ 0x29
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	021b      	lsls	r3, r3, #8
 8002b00:	b21b      	sxth	r3, r3
 8002b02:	4313      	orrs	r3, r2
 8002b04:	b21a      	sxth	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002b0c:	b292      	uxth	r2, r2
 8002b0e:	811a      	strh	r2, [r3, #8]
 8002b10:	e03d      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else if (i == frame_end) {
 8002b12:	89bb      	ldrh	r3, [r7, #12]
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d126      	bne.n	8002b68 <LIDAR_get_point+0x290>
            hlidar->process_frame->frame_buff[hlidar->process_frame->index++] = hlidar->data_buff[i];
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f8d3 1414 	ldr.w	r1, [r3, #1044]	@ 0x414
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002b26:	7a9a      	ldrb	r2, [r3, #10]
 8002b28:	1c50      	adds	r0, r2, #1
 8002b2a:	b2c0      	uxtb	r0, r0
 8002b2c:	7298      	strb	r0, [r3, #10]
 8002b2e:	4610      	mov	r0, r2
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	4413      	add	r3, r2
 8002b36:	3329      	adds	r3, #41	@ 0x29
 8002b38:	781a      	ldrb	r2, [r3, #0]
 8002b3a:	180b      	adds	r3, r1, r0
 8002b3c:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

            if (frame_end - frame_start > 11) {
 8002b40:	89ba      	ldrh	r2, [r7, #12]
 8002b42:	89fb      	ldrh	r3, [r7, #14]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b0b      	cmp	r3, #11
 8002b48:	dd02      	ble.n	8002b50 <LIDAR_get_point+0x278>
                // Traitement de la trame pour extraire les points
                LIDAR_process_frame(hlidar);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff fd90 	bl	8002670 <LIDAR_process_frame>
            }

            hlidar->process_frame->index = 0;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002b56:	2200      	movs	r2, #0
 8002b58:	729a      	strb	r2, [r3, #10]
            frame_start = frame_end + 1;
 8002b5a:	89bb      	ldrh	r3, [r7, #12]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	81fb      	strh	r3, [r7, #14]
            frame_end = frame_start + 5;
 8002b60:	89fb      	ldrh	r3, [r7, #14]
 8002b62:	3305      	adds	r3, #5
 8002b64:	81bb      	strh	r3, [r7, #12]
 8002b66:	e012      	b.n	8002b8e <LIDAR_get_point+0x2b6>
        }
        else {
            hlidar->process_frame->frame_buff[hlidar->process_frame->index++] = hlidar->data_buff[i];
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f8d3 1414 	ldr.w	r1, [r3, #1044]	@ 0x414
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8002b74:	7a9a      	ldrb	r2, [r3, #10]
 8002b76:	1c50      	adds	r0, r2, #1
 8002b78:	b2c0      	uxtb	r0, r0
 8002b7a:	7298      	strb	r0, [r3, #10]
 8002b7c:	4610      	mov	r0, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	4413      	add	r3, r2
 8002b84:	3329      	adds	r3, #41	@ 0x29
 8002b86:	781a      	ldrb	r2, [r3, #0]
 8002b88:	180b      	adds	r3, r1, r0
 8002b8a:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
    for (int i = 0; i < DATA_BUFF_SIZE_LIDAR; i++) {
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	3301      	adds	r3, #1
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b9a:	f6ff aea8 	blt.w	80028ee <LIDAR_get_point+0x16>
        }
    }

    // Gérer les indices circulaires pour les buffers
    frame_start = frame_start - DATA_BUFF_SIZE_LIDAR;
 8002b9e:	89fb      	ldrh	r3, [r7, #14]
 8002ba0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002ba4:	81fb      	strh	r3, [r7, #14]
    frame_end = frame_end - DATA_BUFF_SIZE_LIDAR;
 8002ba6:	89bb      	ldrh	r3, [r7, #12]
 8002ba8:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002bac:	81bb      	strh	r3, [r7, #12]
}
 8002bae:	bf00      	nop
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	0800d9bc 	.word	0x0800d9bc

08002bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bbc:	480d      	ldr	r0, [pc, #52]	@ (8002bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bbe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bc0:	f7fe ff52 	bl	8001a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bc4:	480c      	ldr	r0, [pc, #48]	@ (8002bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002bc6:	490d      	ldr	r1, [pc, #52]	@ (8002bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c00 <LoopForever+0xe>)
  movs r3, #0
 8002bca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002bcc:	e002      	b.n	8002bd4 <LoopCopyDataInit>

08002bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bd2:	3304      	adds	r3, #4

08002bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd8:	d3f9      	bcc.n	8002bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bda:	4a0a      	ldr	r2, [pc, #40]	@ (8002c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bdc:	4c0a      	ldr	r4, [pc, #40]	@ (8002c08 <LoopForever+0x16>)
  movs r3, #0
 8002bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002be0:	e001      	b.n	8002be6 <LoopFillZerobss>

08002be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be4:	3204      	adds	r2, #4

08002be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be8:	d3fb      	bcc.n	8002be2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002bea:	f007 f9b7 	bl	8009f5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bee:	f7fe fbdd 	bl	80013ac <main>

08002bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8002bf2:	e7fe      	b.n	8002bf2 <LoopForever>
  ldr   r0, =_estack
 8002bf4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bfc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002c00:	0800de90 	.word	0x0800de90
  ldr r2, =_sbss
 8002c04:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002c08:	20001050 	.word	0x20001050

08002c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c0c:	e7fe      	b.n	8002c0c <ADC1_2_IRQHandler>

08002c0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c14:	2300      	movs	r3, #0
 8002c16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f001 f96f 	bl	8003efc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c1e:	200f      	movs	r0, #15
 8002c20:	f000 f80e 	bl	8002c40 <HAL_InitTick>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	71fb      	strb	r3, [r7, #7]
 8002c2e:	e001      	b.n	8002c34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c30:	f7fe fdf8 	bl	8001824 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c34:	79fb      	ldrb	r3, [r7, #7]

}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c4c:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <HAL_InitTick+0x68>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d022      	beq.n	8002c9a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c54:	4b15      	ldr	r3, [pc, #84]	@ (8002cac <HAL_InitTick+0x6c>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <HAL_InitTick+0x68>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c60:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f001 f97a 	bl	8003f62 <HAL_SYSTICK_Config>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10f      	bne.n	8002c94 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b0f      	cmp	r3, #15
 8002c78:	d809      	bhi.n	8002c8e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c82:	f001 f946 	bl	8003f12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c86:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb0 <HAL_InitTick+0x70>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6013      	str	r3, [r2, #0]
 8002c8c:	e007      	b.n	8002c9e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	73fb      	strb	r3, [r7, #15]
 8002c92:	e004      	b.n	8002c9e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	e001      	b.n	8002c9e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20000008 	.word	0x20000008
 8002cac:	20000000 	.word	0x20000000
 8002cb0:	20000004 	.word	0x20000004

08002cb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <HAL_IncTick+0x1c>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	4b05      	ldr	r3, [pc, #20]	@ (8002cd4 <HAL_IncTick+0x20>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	4a03      	ldr	r2, [pc, #12]	@ (8002cd0 <HAL_IncTick+0x1c>)
 8002cc4:	6013      	str	r3, [r2, #0]
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	20000e48 	.word	0x20000e48
 8002cd4:	20000008 	.word	0x20000008

08002cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return uwTick;
 8002cdc:	4b03      	ldr	r3, [pc, #12]	@ (8002cec <HAL_GetTick+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000e48 	.word	0x20000e48

08002cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cf8:	f7ff ffee 	bl	8002cd8 <HAL_GetTick>
 8002cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d08:	d004      	beq.n	8002d14 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d0a:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <HAL_Delay+0x40>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4413      	add	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d14:	bf00      	nop
 8002d16:	f7ff ffdf 	bl	8002cd8 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d8f7      	bhi.n	8002d16 <HAL_Delay+0x26>
  {
  }
}
 8002d26:	bf00      	nop
 8002d28:	bf00      	nop
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20000008 	.word	0x20000008

08002d34 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	609a      	str	r2, [r3, #8]
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	609a      	str	r2, [r3, #8]
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
 8002da8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	3360      	adds	r3, #96	@ 0x60
 8002dae:	461a      	mov	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	4413      	add	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <LL_ADC_SetOffset+0x44>)
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002dd4:	bf00      	nop
 8002dd6:	371c      	adds	r7, #28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	03fff000 	.word	0x03fff000

08002de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3360      	adds	r3, #96	@ 0x60
 8002df2:	461a      	mov	r2, r3
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	4413      	add	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b087      	sub	sp, #28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	3360      	adds	r3, #96	@ 0x60
 8002e20:	461a      	mov	r2, r3
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	431a      	orrs	r2, r3
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b087      	sub	sp, #28
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	3360      	adds	r3, #96	@ 0x60
 8002e56:	461a      	mov	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002e70:	bf00      	nop
 8002e72:	371c      	adds	r7, #28
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	3360      	adds	r3, #96	@ 0x60
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002ea6:	bf00      	nop
 8002ea8:	371c      	adds	r7, #28
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
 8002eba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	615a      	str	r2, [r3, #20]
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b087      	sub	sp, #28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	3330      	adds	r3, #48	@ 0x30
 8002ee8:	461a      	mov	r2, r3
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	0a1b      	lsrs	r3, r3, #8
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	4413      	add	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f003 031f 	and.w	r3, r3, #31
 8002f02:	211f      	movs	r1, #31
 8002f04:	fa01 f303 	lsl.w	r3, r1, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	401a      	ands	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	0e9b      	lsrs	r3, r3, #26
 8002f10:	f003 011f 	and.w	r1, r3, #31
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f003 031f 	and.w	r3, r3, #31
 8002f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f24:	bf00      	nop
 8002f26:	371c      	adds	r7, #28
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b087      	sub	sp, #28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	3314      	adds	r3, #20
 8002f40:	461a      	mov	r2, r3
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	0e5b      	lsrs	r3, r3, #25
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	4413      	add	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	0d1b      	lsrs	r3, r3, #20
 8002f58:	f003 031f 	and.w	r3, r3, #31
 8002f5c:	2107      	movs	r1, #7
 8002f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f62:	43db      	mvns	r3, r3
 8002f64:	401a      	ands	r2, r3
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	0d1b      	lsrs	r3, r3, #20
 8002f6a:	f003 031f 	and.w	r3, r3, #31
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	fa01 f303 	lsl.w	r3, r1, r3
 8002f74:	431a      	orrs	r2, r3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002f7a:	bf00      	nop
 8002f7c:	371c      	adds	r7, #28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f003 0318 	and.w	r3, r3, #24
 8002faa:	4908      	ldr	r1, [pc, #32]	@ (8002fcc <LL_ADC_SetChannelSingleDiff+0x44>)
 8002fac:	40d9      	lsrs	r1, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	400b      	ands	r3, r1
 8002fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002fbe:	bf00      	nop
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	0007ffff 	.word	0x0007ffff

08002fd0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002fe0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6093      	str	r3, [r2, #8]
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003004:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003008:	d101      	bne.n	800300e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800302c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003030:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003054:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003058:	d101      	bne.n	800305e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <LL_ADC_IsEnabled+0x18>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <LL_ADC_IsEnabled+0x1a>
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d101      	bne.n	80030aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f003 0308 	and.w	r3, r3, #8
 80030c8:	2b08      	cmp	r3, #8
 80030ca:	d101      	bne.n	80030d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
	...

080030e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b089      	sub	sp, #36	@ 0x24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e167      	b.n	80033ca <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	2b00      	cmp	r3, #0
 8003106:	d109      	bne.n	800311c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7fe f80b 	bl	8001124 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff ff67 	bl	8002ff4 <LL_ADC_IsDeepPowerDownEnabled>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d004      	beq.n	8003136 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff ff4d 	bl	8002fd0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff ff82 	bl	8003044 <LL_ADC_IsInternalRegulatorEnabled>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d115      	bne.n	8003172 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff ff66 	bl	800301c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003150:	4ba0      	ldr	r3, [pc, #640]	@ (80033d4 <HAL_ADC_Init+0x2f4>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	099b      	lsrs	r3, r3, #6
 8003156:	4aa0      	ldr	r2, [pc, #640]	@ (80033d8 <HAL_ADC_Init+0x2f8>)
 8003158:	fba2 2303 	umull	r2, r3, r2, r3
 800315c:	099b      	lsrs	r3, r3, #6
 800315e:	3301      	adds	r3, #1
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003164:	e002      	b.n	800316c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	3b01      	subs	r3, #1
 800316a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1f9      	bne.n	8003166 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff64 	bl	8003044 <LL_ADC_IsInternalRegulatorEnabled>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10d      	bne.n	800319e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003186:	f043 0210 	orr.w	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003192:	f043 0201 	orr.w	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ff75 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 80031a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f040 8100 	bne.w	80033b8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f040 80fc 	bne.w	80033b8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80031c8:	f043 0202 	orr.w	r2, r3, #2
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff ff49 	bl	800306c <LL_ADC_IsEnabled>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d111      	bne.n	8003204 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80031e4:	f7ff ff42 	bl	800306c <LL_ADC_IsEnabled>
 80031e8:	4604      	mov	r4, r0
 80031ea:	487c      	ldr	r0, [pc, #496]	@ (80033dc <HAL_ADC_Init+0x2fc>)
 80031ec:	f7ff ff3e 	bl	800306c <LL_ADC_IsEnabled>
 80031f0:	4603      	mov	r3, r0
 80031f2:	4323      	orrs	r3, r4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d105      	bne.n	8003204 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4619      	mov	r1, r3
 80031fe:	4878      	ldr	r0, [pc, #480]	@ (80033e0 <HAL_ADC_Init+0x300>)
 8003200:	f7ff fd98 	bl	8002d34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	7f5b      	ldrb	r3, [r3, #29]
 8003208:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800320e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003214:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800321a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003222:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003224:	4313      	orrs	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800322e:	2b01      	cmp	r3, #1
 8003230:	d106      	bne.n	8003240 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003236:	3b01      	subs	r3, #1
 8003238:	045b      	lsls	r3, r3, #17
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	4313      	orrs	r3, r2
 800323e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003244:	2b00      	cmp	r3, #0
 8003246:	d009      	beq.n	800325c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003254:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4313      	orrs	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	4b60      	ldr	r3, [pc, #384]	@ (80033e4 <HAL_ADC_Init+0x304>)
 8003264:	4013      	ands	r3, r2
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6812      	ldr	r2, [r2, #0]
 800326a:	69b9      	ldr	r1, [r7, #24]
 800326c:	430b      	orrs	r3, r1
 800326e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff ff14 	bl	80030b8 <LL_ADC_INJ_IsConversionOngoing>
 8003290:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d16d      	bne.n	8003374 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d16a      	bne.n	8003374 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80032a2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032aa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80032ac:	4313      	orrs	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032ba:	f023 0302 	bic.w	r3, r3, #2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	69b9      	ldr	r1, [r7, #24]
 80032c4:	430b      	orrs	r3, r1
 80032c6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d017      	beq.n	8003300 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	691a      	ldr	r2, [r3, #16]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80032de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80032e8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80032ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6911      	ldr	r1, [r2, #16]
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	430b      	orrs	r3, r1
 80032fa:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80032fe:	e013      	b.n	8003328 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800330e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	6812      	ldr	r2, [r2, #0]
 800331c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003320:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003324:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800332e:	2b01      	cmp	r3, #1
 8003330:	d118      	bne.n	8003364 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800333c:	f023 0304 	bic.w	r3, r3, #4
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003348:	4311      	orrs	r1, r2
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800334e:	4311      	orrs	r1, r2
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003354:	430a      	orrs	r2, r1
 8003356:	431a      	orrs	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 0201 	orr.w	r2, r2, #1
 8003360:	611a      	str	r2, [r3, #16]
 8003362:	e007      	b.n	8003374 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	691a      	ldr	r2, [r3, #16]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0201 	bic.w	r2, r2, #1
 8003372:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d10c      	bne.n	8003396 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	f023 010f 	bic.w	r1, r3, #15
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	1e5a      	subs	r2, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	631a      	str	r2, [r3, #48]	@ 0x30
 8003394:	e007      	b.n	80033a6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 020f 	bic.w	r2, r2, #15
 80033a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033aa:	f023 0303 	bic.w	r3, r3, #3
 80033ae:	f043 0201 	orr.w	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033b6:	e007      	b.n	80033c8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033bc:	f043 0210 	orr.w	r2, r3, #16
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80033c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3724      	adds	r7, #36	@ 0x24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd90      	pop	{r4, r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000000 	.word	0x20000000
 80033d8:	053e2d63 	.word	0x053e2d63
 80033dc:	50000100 	.word	0x50000100
 80033e0:	50000300 	.word	0x50000300
 80033e4:	fff04007 	.word	0xfff04007

080033e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b0b6      	sub	sp, #216	@ 0xd8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_ADC_ConfigChannel+0x22>
 8003406:	2302      	movs	r3, #2
 8003408:	e3c8      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x7b4>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff fe3b 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	f040 83ad 	bne.w	8003b7e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6818      	ldr	r0, [r3, #0]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	461a      	mov	r2, r3
 8003432:	f7ff fd51 	bl	8002ed8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4618      	mov	r0, r3
 800343c:	f7ff fe29 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 8003440:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff fe35 	bl	80030b8 <LL_ADC_INJ_IsConversionOngoing>
 800344e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003452:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003456:	2b00      	cmp	r3, #0
 8003458:	f040 81d9 	bne.w	800380e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800345c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003460:	2b00      	cmp	r3, #0
 8003462:	f040 81d4 	bne.w	800380e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800346e:	d10f      	bne.n	8003490 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2200      	movs	r2, #0
 800347a:	4619      	mov	r1, r3
 800347c:	f7ff fd58 	bl	8002f30 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff fd12 	bl	8002eb2 <LL_ADC_SetSamplingTimeCommonConfig>
 800348e:	e00e      	b.n	80034ae <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6818      	ldr	r0, [r3, #0]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	6819      	ldr	r1, [r3, #0]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	461a      	mov	r2, r3
 800349e:	f7ff fd47 	bl	8002f30 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2100      	movs	r1, #0
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff fd02 	bl	8002eb2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	08db      	lsrs	r3, r3, #3
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d022      	beq.n	8003516 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6818      	ldr	r0, [r3, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	6919      	ldr	r1, [r3, #16]
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80034e0:	f7ff fc5c 	bl	8002d9c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6818      	ldr	r0, [r3, #0]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	6919      	ldr	r1, [r3, #16]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	461a      	mov	r2, r3
 80034f2:	f7ff fca8 	bl	8002e46 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6818      	ldr	r0, [r3, #0]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003502:	2b01      	cmp	r3, #1
 8003504:	d102      	bne.n	800350c <HAL_ADC_ConfigChannel+0x124>
 8003506:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800350a:	e000      	b.n	800350e <HAL_ADC_ConfigChannel+0x126>
 800350c:	2300      	movs	r3, #0
 800350e:	461a      	mov	r2, r3
 8003510:	f7ff fcb4 	bl	8002e7c <LL_ADC_SetOffsetSaturation>
 8003514:	e17b      	b.n	800380e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2100      	movs	r1, #0
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fc61 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003522:	4603      	mov	r3, r0
 8003524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10a      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x15a>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2100      	movs	r1, #0
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fc56 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003538:	4603      	mov	r3, r0
 800353a:	0e9b      	lsrs	r3, r3, #26
 800353c:	f003 021f 	and.w	r2, r3, #31
 8003540:	e01e      	b.n	8003580 <HAL_ADC_ConfigChannel+0x198>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff fc4b 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 800354e:	4603      	mov	r3, r0
 8003550:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003554:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003558:	fa93 f3a3 	rbit	r3, r3
 800355c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003560:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003564:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003568:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003570:	2320      	movs	r3, #32
 8003572:	e004      	b.n	800357e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003574:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003578:	fab3 f383 	clz	r3, r3
 800357c:	b2db      	uxtb	r3, r3
 800357e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003588:	2b00      	cmp	r3, #0
 800358a:	d105      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x1b0>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	0e9b      	lsrs	r3, r3, #26
 8003592:	f003 031f 	and.w	r3, r3, #31
 8003596:	e018      	b.n	80035ca <HAL_ADC_ConfigChannel+0x1e2>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80035a4:	fa93 f3a3 	rbit	r3, r3
 80035a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80035ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80035b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d101      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80035bc:	2320      	movs	r3, #32
 80035be:	e004      	b.n	80035ca <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80035c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80035c4:	fab3 f383 	clz	r3, r3
 80035c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d106      	bne.n	80035dc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2200      	movs	r2, #0
 80035d4:	2100      	movs	r1, #0
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff fc1a 	bl	8002e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2101      	movs	r1, #1
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fbfe 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 80035e8:	4603      	mov	r3, r0
 80035ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10a      	bne.n	8003608 <HAL_ADC_ConfigChannel+0x220>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2101      	movs	r1, #1
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fbf3 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 80035fe:	4603      	mov	r3, r0
 8003600:	0e9b      	lsrs	r3, r3, #26
 8003602:	f003 021f 	and.w	r2, r3, #31
 8003606:	e01e      	b.n	8003646 <HAL_ADC_ConfigChannel+0x25e>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2101      	movs	r1, #1
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff fbe8 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003614:	4603      	mov	r3, r0
 8003616:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800361e:	fa93 f3a3 	rbit	r3, r3
 8003622:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003626:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800362a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800362e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003636:	2320      	movs	r3, #32
 8003638:	e004      	b.n	8003644 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800363a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800363e:	fab3 f383 	clz	r3, r3
 8003642:	b2db      	uxtb	r3, r3
 8003644:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800364e:	2b00      	cmp	r3, #0
 8003650:	d105      	bne.n	800365e <HAL_ADC_ConfigChannel+0x276>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	0e9b      	lsrs	r3, r3, #26
 8003658:	f003 031f 	and.w	r3, r3, #31
 800365c:	e018      	b.n	8003690 <HAL_ADC_ConfigChannel+0x2a8>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003666:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800366a:	fa93 f3a3 	rbit	r3, r3
 800366e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003676:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800367a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003682:	2320      	movs	r3, #32
 8003684:	e004      	b.n	8003690 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003686:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800368a:	fab3 f383 	clz	r3, r3
 800368e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003690:	429a      	cmp	r2, r3
 8003692:	d106      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2200      	movs	r2, #0
 800369a:	2101      	movs	r1, #1
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff fbb7 	bl	8002e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2102      	movs	r1, #2
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff fb9b 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 80036ae:	4603      	mov	r3, r0
 80036b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10a      	bne.n	80036ce <HAL_ADC_ConfigChannel+0x2e6>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2102      	movs	r1, #2
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff fb90 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 80036c4:	4603      	mov	r3, r0
 80036c6:	0e9b      	lsrs	r3, r3, #26
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	e01e      	b.n	800370c <HAL_ADC_ConfigChannel+0x324>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2102      	movs	r1, #2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff fb85 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 80036da:	4603      	mov	r3, r0
 80036dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036e4:	fa93 f3a3 	rbit	r3, r3
 80036e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80036ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80036f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80036fc:	2320      	movs	r3, #32
 80036fe:	e004      	b.n	800370a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003700:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003704:	fab3 f383 	clz	r3, r3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003714:	2b00      	cmp	r3, #0
 8003716:	d105      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x33c>
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	0e9b      	lsrs	r3, r3, #26
 800371e:	f003 031f 	and.w	r3, r3, #31
 8003722:	e016      	b.n	8003752 <HAL_ADC_ConfigChannel+0x36a>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003730:	fa93 f3a3 	rbit	r3, r3
 8003734:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003736:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003738:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800373c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003744:	2320      	movs	r3, #32
 8003746:	e004      	b.n	8003752 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003748:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800374c:	fab3 f383 	clz	r3, r3
 8003750:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003752:	429a      	cmp	r2, r3
 8003754:	d106      	bne.n	8003764 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2200      	movs	r2, #0
 800375c:	2102      	movs	r1, #2
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff fb56 	bl	8002e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2103      	movs	r1, #3
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff fb3a 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003770:	4603      	mov	r3, r0
 8003772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10a      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x3a8>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2103      	movs	r1, #3
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fb2f 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003786:	4603      	mov	r3, r0
 8003788:	0e9b      	lsrs	r3, r3, #26
 800378a:	f003 021f 	and.w	r2, r3, #31
 800378e:	e017      	b.n	80037c0 <HAL_ADC_ConfigChannel+0x3d8>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2103      	movs	r1, #3
 8003796:	4618      	mov	r0, r3
 8003798:	f7ff fb24 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 800379c:	4603      	mov	r3, r0
 800379e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037a2:	fa93 f3a3 	rbit	r3, r3
 80037a6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80037a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037aa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80037ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80037b2:	2320      	movs	r3, #32
 80037b4:	e003      	b.n	80037be <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80037b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037b8:	fab3 f383 	clz	r3, r3
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x3f0>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	0e9b      	lsrs	r3, r3, #26
 80037d2:	f003 031f 	and.w	r3, r3, #31
 80037d6:	e011      	b.n	80037fc <HAL_ADC_ConfigChannel+0x414>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80037e0:	fa93 f3a3 	rbit	r3, r3
 80037e4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80037e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80037ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80037f0:	2320      	movs	r3, #32
 80037f2:	e003      	b.n	80037fc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80037f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037f6:	fab3 f383 	clz	r3, r3
 80037fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d106      	bne.n	800380e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2200      	movs	r2, #0
 8003806:	2103      	movs	r1, #3
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff fb01 	bl	8002e10 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f7ff fc2a 	bl	800306c <LL_ADC_IsEnabled>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	f040 8140 	bne.w	8003aa0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6818      	ldr	r0, [r3, #0]
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	6819      	ldr	r1, [r3, #0]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	461a      	mov	r2, r3
 800382e:	f7ff fbab 	bl	8002f88 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	4a8f      	ldr	r2, [pc, #572]	@ (8003a74 <HAL_ADC_ConfigChannel+0x68c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	f040 8131 	bne.w	8003aa0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10b      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x47e>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	0e9b      	lsrs	r3, r3, #26
 8003854:	3301      	adds	r3, #1
 8003856:	f003 031f 	and.w	r3, r3, #31
 800385a:	2b09      	cmp	r3, #9
 800385c:	bf94      	ite	ls
 800385e:	2301      	movls	r3, #1
 8003860:	2300      	movhi	r3, #0
 8003862:	b2db      	uxtb	r3, r3
 8003864:	e019      	b.n	800389a <HAL_ADC_ConfigChannel+0x4b2>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800386e:	fa93 f3a3 	rbit	r3, r3
 8003872:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003874:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003876:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003878:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800387e:	2320      	movs	r3, #32
 8003880:	e003      	b.n	800388a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003882:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003884:	fab3 f383 	clz	r3, r3
 8003888:	b2db      	uxtb	r3, r3
 800388a:	3301      	adds	r3, #1
 800388c:	f003 031f 	and.w	r3, r3, #31
 8003890:	2b09      	cmp	r3, #9
 8003892:	bf94      	ite	ls
 8003894:	2301      	movls	r3, #1
 8003896:	2300      	movhi	r3, #0
 8003898:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800389a:	2b00      	cmp	r3, #0
 800389c:	d079      	beq.n	8003992 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d107      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x4d2>
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	0e9b      	lsrs	r3, r3, #26
 80038b0:	3301      	adds	r3, #1
 80038b2:	069b      	lsls	r3, r3, #26
 80038b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038b8:	e015      	b.n	80038e6 <HAL_ADC_ConfigChannel+0x4fe>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038c2:	fa93 f3a3 	rbit	r3, r3
 80038c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80038c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038ca:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80038cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80038d2:	2320      	movs	r3, #32
 80038d4:	e003      	b.n	80038de <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80038d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038d8:	fab3 f383 	clz	r3, r3
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	3301      	adds	r3, #1
 80038e0:	069b      	lsls	r3, r3, #26
 80038e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d109      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x51e>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	0e9b      	lsrs	r3, r3, #26
 80038f8:	3301      	adds	r3, #1
 80038fa:	f003 031f 	and.w	r3, r3, #31
 80038fe:	2101      	movs	r1, #1
 8003900:	fa01 f303 	lsl.w	r3, r1, r3
 8003904:	e017      	b.n	8003936 <HAL_ADC_ConfigChannel+0x54e>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800390e:	fa93 f3a3 	rbit	r3, r3
 8003912:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003916:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003918:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800391e:	2320      	movs	r3, #32
 8003920:	e003      	b.n	800392a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003924:	fab3 f383 	clz	r3, r3
 8003928:	b2db      	uxtb	r3, r3
 800392a:	3301      	adds	r3, #1
 800392c:	f003 031f 	and.w	r3, r3, #31
 8003930:	2101      	movs	r1, #1
 8003932:	fa01 f303 	lsl.w	r3, r1, r3
 8003936:	ea42 0103 	orr.w	r1, r2, r3
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10a      	bne.n	800395c <HAL_ADC_ConfigChannel+0x574>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	0e9b      	lsrs	r3, r3, #26
 800394c:	3301      	adds	r3, #1
 800394e:	f003 021f 	and.w	r2, r3, #31
 8003952:	4613      	mov	r3, r2
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	4413      	add	r3, r2
 8003958:	051b      	lsls	r3, r3, #20
 800395a:	e018      	b.n	800398e <HAL_ADC_ConfigChannel+0x5a6>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003964:	fa93 f3a3 	rbit	r3, r3
 8003968:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800396a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800396c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800396e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003974:	2320      	movs	r3, #32
 8003976:	e003      	b.n	8003980 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800397a:	fab3 f383 	clz	r3, r3
 800397e:	b2db      	uxtb	r3, r3
 8003980:	3301      	adds	r3, #1
 8003982:	f003 021f 	and.w	r2, r3, #31
 8003986:	4613      	mov	r3, r2
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4413      	add	r3, r2
 800398c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800398e:	430b      	orrs	r3, r1
 8003990:	e081      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800399a:	2b00      	cmp	r3, #0
 800399c:	d107      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x5c6>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	0e9b      	lsrs	r3, r3, #26
 80039a4:	3301      	adds	r3, #1
 80039a6:	069b      	lsls	r3, r3, #26
 80039a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039ac:	e015      	b.n	80039da <HAL_ADC_ConfigChannel+0x5f2>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b6:	fa93 f3a3 	rbit	r3, r3
 80039ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80039bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039be:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80039c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80039c6:	2320      	movs	r3, #32
 80039c8:	e003      	b.n	80039d2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	fab3 f383 	clz	r3, r3
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	3301      	adds	r3, #1
 80039d4:	069b      	lsls	r3, r3, #26
 80039d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d109      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x612>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	0e9b      	lsrs	r3, r3, #26
 80039ec:	3301      	adds	r3, #1
 80039ee:	f003 031f 	and.w	r3, r3, #31
 80039f2:	2101      	movs	r1, #1
 80039f4:	fa01 f303 	lsl.w	r3, r1, r3
 80039f8:	e017      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x642>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	fa93 f3a3 	rbit	r3, r3
 8003a06:	61fb      	str	r3, [r7, #28]
  return result;
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003a12:	2320      	movs	r3, #32
 8003a14:	e003      	b.n	8003a1e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	fab3 f383 	clz	r3, r3
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f003 031f 	and.w	r3, r3, #31
 8003a24:	2101      	movs	r1, #1
 8003a26:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2a:	ea42 0103 	orr.w	r1, r2, r3
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10d      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x66e>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	0e9b      	lsrs	r3, r3, #26
 8003a40:	3301      	adds	r3, #1
 8003a42:	f003 021f 	and.w	r2, r3, #31
 8003a46:	4613      	mov	r3, r2
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	4413      	add	r3, r2
 8003a4c:	3b1e      	subs	r3, #30
 8003a4e:	051b      	lsls	r3, r3, #20
 8003a50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a54:	e01e      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x6ac>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	fa93 f3a3 	rbit	r3, r3
 8003a62:	613b      	str	r3, [r7, #16]
  return result;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d104      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003a6e:	2320      	movs	r3, #32
 8003a70:	e006      	b.n	8003a80 <HAL_ADC_ConfigChannel+0x698>
 8003a72:	bf00      	nop
 8003a74:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	fab3 f383 	clz	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	3301      	adds	r3, #1
 8003a82:	f003 021f 	and.w	r2, r3, #31
 8003a86:	4613      	mov	r3, r2
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	4413      	add	r3, r2
 8003a8c:	3b1e      	subs	r3, #30
 8003a8e:	051b      	lsls	r3, r3, #20
 8003a90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a94:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f7ff fa48 	bl	8002f30 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	4b3f      	ldr	r3, [pc, #252]	@ (8003ba4 <HAL_ADC_ConfigChannel+0x7bc>)
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d071      	beq.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003aac:	483e      	ldr	r0, [pc, #248]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003aae:	f7ff f967 	bl	8002d80 <LL_ADC_GetCommonPathInternalCh>
 8003ab2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a3c      	ldr	r2, [pc, #240]	@ (8003bac <HAL_ADC_ConfigChannel+0x7c4>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d004      	beq.n	8003aca <HAL_ADC_ConfigChannel+0x6e2>
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a3a      	ldr	r2, [pc, #232]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x7c8>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d127      	bne.n	8003b1a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003aca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ace:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d121      	bne.n	8003b1a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ade:	d157      	bne.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ae0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ae4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ae8:	4619      	mov	r1, r3
 8003aea:	482f      	ldr	r0, [pc, #188]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003aec:	f7ff f935 	bl	8002d5a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003af0:	4b30      	ldr	r3, [pc, #192]	@ (8003bb4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	099b      	lsrs	r3, r3, #6
 8003af6:	4a30      	ldr	r2, [pc, #192]	@ (8003bb8 <HAL_ADC_ConfigChannel+0x7d0>)
 8003af8:	fba2 2303 	umull	r2, r3, r2, r3
 8003afc:	099b      	lsrs	r3, r3, #6
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	4613      	mov	r3, r2
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	4413      	add	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003b0a:	e002      	b.n	8003b12 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1f9      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b18:	e03a      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a27      	ldr	r2, [pc, #156]	@ (8003bbc <HAL_ADC_ConfigChannel+0x7d4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d113      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10d      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a22      	ldr	r2, [pc, #136]	@ (8003bc0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d02a      	beq.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b42:	4619      	mov	r1, r3
 8003b44:	4818      	ldr	r0, [pc, #96]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003b46:	f7ff f908 	bl	8002d5a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b4a:	e021      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1c      	ldr	r2, [pc, #112]	@ (8003bc4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d11c      	bne.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d116      	bne.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a16      	ldr	r2, [pc, #88]	@ (8003bc0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d011      	beq.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b74:	4619      	mov	r1, r3
 8003b76:	480c      	ldr	r0, [pc, #48]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003b78:	f7ff f8ef 	bl	8002d5a <LL_ADC_SetCommonPathInternalCh>
 8003b7c:	e008      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b82:	f043 0220 	orr.w	r2, r3, #32
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003b98:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	37d8      	adds	r7, #216	@ 0xd8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	80080000 	.word	0x80080000
 8003ba8:	50000300 	.word	0x50000300
 8003bac:	c3210000 	.word	0xc3210000
 8003bb0:	90c00010 	.word	0x90c00010
 8003bb4:	20000000 	.word	0x20000000
 8003bb8:	053e2d63 	.word	0x053e2d63
 8003bbc:	c7520000 	.word	0xc7520000
 8003bc0:	50000100 	.word	0x50000100
 8003bc4:	cb840000 	.word	0xcb840000

08003bc8 <LL_ADC_IsEnabled>:
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d101      	bne.n	8003be0 <LL_ADC_IsEnabled+0x18>
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e000      	b.n	8003be2 <LL_ADC_IsEnabled+0x1a>
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <LL_ADC_REG_IsConversionOngoing>:
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 0304 	and.w	r3, r3, #4
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d101      	bne.n	8003c06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003c14:	b590      	push	{r4, r7, lr}
 8003c16:	b0a1      	sub	sp, #132	@ 0x84
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d101      	bne.n	8003c32 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003c2e:	2302      	movs	r3, #2
 8003c30:	e08b      	b.n	8003d4a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003c3e:	2300      	movs	r3, #0
 8003c40:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c4a:	d102      	bne.n	8003c52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003c4c:	4b41      	ldr	r3, [pc, #260]	@ (8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003c4e:	60bb      	str	r3, [r7, #8]
 8003c50:	e001      	b.n	8003c56 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003c52:	2300      	movs	r3, #0
 8003c54:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10b      	bne.n	8003c74 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c60:	f043 0220 	orr.w	r2, r3, #32
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e06a      	b.n	8003d4a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff ffb9 	bl	8003bee <LL_ADC_REG_IsConversionOngoing>
 8003c7c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff ffb3 	bl	8003bee <LL_ADC_REG_IsConversionOngoing>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d14c      	bne.n	8003d28 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003c8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d149      	bne.n	8003d28 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003c94:	4b30      	ldr	r3, [pc, #192]	@ (8003d58 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003c96:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d028      	beq.n	8003cf2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ca0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	6859      	ldr	r1, [r3, #4]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003cb2:	035b      	lsls	r3, r3, #13
 8003cb4:	430b      	orrs	r3, r1
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cba:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cbc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003cc0:	f7ff ff82 	bl	8003bc8 <LL_ADC_IsEnabled>
 8003cc4:	4604      	mov	r4, r0
 8003cc6:	4823      	ldr	r0, [pc, #140]	@ (8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003cc8:	f7ff ff7e 	bl	8003bc8 <LL_ADC_IsEnabled>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	4323      	orrs	r3, r4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d133      	bne.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003cd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003cdc:	f023 030f 	bic.w	r3, r3, #15
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	6811      	ldr	r1, [r2, #0]
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	6892      	ldr	r2, [r2, #8]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	431a      	orrs	r2, r3
 8003cec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cee:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003cf0:	e024      	b.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003cf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cfc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cfe:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003d02:	f7ff ff61 	bl	8003bc8 <LL_ADC_IsEnabled>
 8003d06:	4604      	mov	r4, r0
 8003d08:	4812      	ldr	r0, [pc, #72]	@ (8003d54 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003d0a:	f7ff ff5d 	bl	8003bc8 <LL_ADC_IsEnabled>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	4323      	orrs	r3, r4
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d112      	bne.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003d16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003d1e:	f023 030f 	bic.w	r3, r3, #15
 8003d22:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003d24:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d26:	e009      	b.n	8003d3c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2c:	f043 0220 	orr.w	r2, r3, #32
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003d3a:	e000      	b.n	8003d3e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d46:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3784      	adds	r7, #132	@ 0x84
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd90      	pop	{r4, r7, pc}
 8003d52:	bf00      	nop
 8003d54:	50000100 	.word	0x50000100
 8003d58:	50000300 	.word	0x50000300

08003d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d8e:	4a04      	ldr	r2, [pc, #16]	@ (8003da0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	60d3      	str	r3, [r2, #12]
}
 8003d94:	bf00      	nop
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003da8:	4b04      	ldr	r3, [pc, #16]	@ (8003dbc <__NVIC_GetPriorityGrouping+0x18>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f003 0307 	and.w	r3, r3, #7
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000ed00 	.word	0xe000ed00

08003dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	db0b      	blt.n	8003dea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	f003 021f 	and.w	r2, r3, #31
 8003dd8:	4907      	ldr	r1, [pc, #28]	@ (8003df8 <__NVIC_EnableIRQ+0x38>)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	2001      	movs	r0, #1
 8003de2:	fa00 f202 	lsl.w	r2, r0, r2
 8003de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	e000e100 	.word	0xe000e100

08003dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	db0a      	blt.n	8003e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	490c      	ldr	r1, [pc, #48]	@ (8003e48 <__NVIC_SetPriority+0x4c>)
 8003e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1a:	0112      	lsls	r2, r2, #4
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	440b      	add	r3, r1
 8003e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e24:	e00a      	b.n	8003e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	4908      	ldr	r1, [pc, #32]	@ (8003e4c <__NVIC_SetPriority+0x50>)
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	3b04      	subs	r3, #4
 8003e34:	0112      	lsls	r2, r2, #4
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	440b      	add	r3, r1
 8003e3a:	761a      	strb	r2, [r3, #24]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000e100 	.word	0xe000e100
 8003e4c:	e000ed00 	.word	0xe000ed00

08003e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b089      	sub	sp, #36	@ 0x24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f1c3 0307 	rsb	r3, r3, #7
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	bf28      	it	cs
 8003e6e:	2304      	movcs	r3, #4
 8003e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	3304      	adds	r3, #4
 8003e76:	2b06      	cmp	r3, #6
 8003e78:	d902      	bls.n	8003e80 <NVIC_EncodePriority+0x30>
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	3b03      	subs	r3, #3
 8003e7e:	e000      	b.n	8003e82 <NVIC_EncodePriority+0x32>
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e84:	f04f 32ff 	mov.w	r2, #4294967295
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	43da      	mvns	r2, r3
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	401a      	ands	r2, r3
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e98:	f04f 31ff 	mov.w	r1, #4294967295
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea2:	43d9      	mvns	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea8:	4313      	orrs	r3, r2
         );
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3724      	adds	r7, #36	@ 0x24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ec8:	d301      	bcc.n	8003ece <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e00f      	b.n	8003eee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ece:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef8 <SysTick_Config+0x40>)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ed6:	210f      	movs	r1, #15
 8003ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8003edc:	f7ff ff8e 	bl	8003dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ee0:	4b05      	ldr	r3, [pc, #20]	@ (8003ef8 <SysTick_Config+0x40>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ee6:	4b04      	ldr	r3, [pc, #16]	@ (8003ef8 <SysTick_Config+0x40>)
 8003ee8:	2207      	movs	r2, #7
 8003eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	e000e010 	.word	0xe000e010

08003efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f7ff ff29 	bl	8003d5c <__NVIC_SetPriorityGrouping>
}
 8003f0a:	bf00      	nop
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b086      	sub	sp, #24
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	4603      	mov	r3, r0
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f20:	f7ff ff40 	bl	8003da4 <__NVIC_GetPriorityGrouping>
 8003f24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68b9      	ldr	r1, [r7, #8]
 8003f2a:	6978      	ldr	r0, [r7, #20]
 8003f2c:	f7ff ff90 	bl	8003e50 <NVIC_EncodePriority>
 8003f30:	4602      	mov	r2, r0
 8003f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f36:	4611      	mov	r1, r2
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7ff ff5f 	bl	8003dfc <__NVIC_SetPriority>
}
 8003f3e:	bf00      	nop
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b082      	sub	sp, #8
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7ff ff33 	bl	8003dc0 <__NVIC_EnableIRQ>
}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b082      	sub	sp, #8
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff ffa4 	bl	8003eb8 <SysTick_Config>
 8003f70:	4603      	mov	r3, r0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e08d      	b.n	80040aa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	4b47      	ldr	r3, [pc, #284]	@ (80040b4 <HAL_DMA_Init+0x138>)
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d80f      	bhi.n	8003fba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4b45      	ldr	r3, [pc, #276]	@ (80040b8 <HAL_DMA_Init+0x13c>)
 8003fa2:	4413      	add	r3, r2
 8003fa4:	4a45      	ldr	r2, [pc, #276]	@ (80040bc <HAL_DMA_Init+0x140>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	091b      	lsrs	r3, r3, #4
 8003fac:	009a      	lsls	r2, r3, #2
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a42      	ldr	r2, [pc, #264]	@ (80040c0 <HAL_DMA_Init+0x144>)
 8003fb6:	641a      	str	r2, [r3, #64]	@ 0x40
 8003fb8:	e00e      	b.n	8003fd8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4b40      	ldr	r3, [pc, #256]	@ (80040c4 <HAL_DMA_Init+0x148>)
 8003fc2:	4413      	add	r3, r2
 8003fc4:	4a3d      	ldr	r2, [pc, #244]	@ (80040bc <HAL_DMA_Init+0x140>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	091b      	lsrs	r3, r3, #4
 8003fcc:	009a      	lsls	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a3c      	ldr	r2, [pc, #240]	@ (80040c8 <HAL_DMA_Init+0x14c>)
 8003fd6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003ffc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004008:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004014:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	4313      	orrs	r3, r2
 8004020:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f9b6 	bl	800439c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004038:	d102      	bne.n	8004040 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004048:	b2d2      	uxtb	r2, r2
 800404a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004054:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d010      	beq.n	8004080 <HAL_DMA_Init+0x104>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2b04      	cmp	r3, #4
 8004064:	d80c      	bhi.n	8004080 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f9d6 	bl	8004418 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800407c:	605a      	str	r2, [r3, #4]
 800407e:	e008      	b.n	8004092 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40020407 	.word	0x40020407
 80040b8:	bffdfff8 	.word	0xbffdfff8
 80040bc:	cccccccd 	.word	0xcccccccd
 80040c0:	40020000 	.word	0x40020000
 80040c4:	bffdfbf8 	.word	0xbffdfbf8
 80040c8:	40020400 	.word	0x40020400

080040cc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d101      	bne.n	80040ec <HAL_DMA_Start_IT+0x20>
 80040e8:	2302      	movs	r3, #2
 80040ea:	e066      	b.n	80041ba <HAL_DMA_Start_IT+0xee>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d155      	bne.n	80041ac <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0201 	bic.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	68b9      	ldr	r1, [r7, #8]
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f000 f8fb 	bl	8004320 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 020e 	orr.w	r2, r2, #14
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	e00f      	b.n	8004164 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f022 0204 	bic.w	r2, r2, #4
 8004152:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f042 020a 	orr.w	r2, r2, #10
 8004162:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d007      	beq.n	8004182 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800417c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004180:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004186:	2b00      	cmp	r3, #0
 8004188:	d007      	beq.n	800419a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004194:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004198:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	e005      	b.n	80041b8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80041b4:	2302      	movs	r3, #2
 80041b6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041de:	f003 031f 	and.w	r3, r3, #31
 80041e2:	2204      	movs	r2, #4
 80041e4:	409a      	lsls	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	4013      	ands	r3, r2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d026      	beq.n	800423c <HAL_DMA_IRQHandler+0x7a>
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d021      	beq.n	800423c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0320 	and.w	r3, r3, #32
 8004202:	2b00      	cmp	r3, #0
 8004204:	d107      	bne.n	8004216 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 0204 	bic.w	r2, r2, #4
 8004214:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421a:	f003 021f 	and.w	r2, r3, #31
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	2104      	movs	r1, #4
 8004224:	fa01 f202 	lsl.w	r2, r1, r2
 8004228:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	2b00      	cmp	r3, #0
 8004230:	d071      	beq.n	8004316 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800423a:	e06c      	b.n	8004316 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004240:	f003 031f 	and.w	r3, r3, #31
 8004244:	2202      	movs	r2, #2
 8004246:	409a      	lsls	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4013      	ands	r3, r2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d02e      	beq.n	80042ae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d029      	beq.n	80042ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0320 	and.w	r3, r3, #32
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10b      	bne.n	8004280 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 020a 	bic.w	r2, r2, #10
 8004276:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004284:	f003 021f 	and.w	r2, r3, #31
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428c:	2102      	movs	r1, #2
 800428e:	fa01 f202 	lsl.w	r2, r1, r2
 8004292:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d038      	beq.n	8004316 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80042ac:	e033      	b.n	8004316 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b2:	f003 031f 	and.w	r3, r3, #31
 80042b6:	2208      	movs	r2, #8
 80042b8:	409a      	lsls	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4013      	ands	r3, r2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d02a      	beq.n	8004318 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f003 0308 	and.w	r3, r3, #8
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d025      	beq.n	8004318 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 020e 	bic.w	r2, r2, #14
 80042da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e0:	f003 021f 	and.w	r2, r3, #31
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	2101      	movs	r1, #1
 80042ea:	fa01 f202 	lsl.w	r2, r1, r2
 80042ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800430a:	2b00      	cmp	r3, #0
 800430c:	d004      	beq.n	8004318 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004316:	bf00      	nop
 8004318:	bf00      	nop
}
 800431a:	3710      	adds	r7, #16
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004336:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433c:	2b00      	cmp	r3, #0
 800433e:	d004      	beq.n	800434a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004348:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434e:	f003 021f 	and.w	r2, r3, #31
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	2101      	movs	r1, #1
 8004358:	fa01 f202 	lsl.w	r2, r1, r2
 800435c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b10      	cmp	r3, #16
 800436c:	d108      	bne.n	8004380 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800437e:	e007      	b.n	8004390 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	60da      	str	r2, [r3, #12]
}
 8004390:	bf00      	nop
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	4b16      	ldr	r3, [pc, #88]	@ (8004404 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d802      	bhi.n	80043b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80043b0:	4b15      	ldr	r3, [pc, #84]	@ (8004408 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80043b2:	617b      	str	r3, [r7, #20]
 80043b4:	e001      	b.n	80043ba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80043b6:	4b15      	ldr	r3, [pc, #84]	@ (800440c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80043b8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	3b08      	subs	r3, #8
 80043c6:	4a12      	ldr	r2, [pc, #72]	@ (8004410 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80043c8:	fba2 2303 	umull	r2, r3, r2, r3
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d4:	089b      	lsrs	r3, r3, #2
 80043d6:	009a      	lsls	r2, r3, #2
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	4413      	add	r3, r2
 80043dc:	461a      	mov	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004414 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80043e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 031f 	and.w	r3, r3, #31
 80043ee:	2201      	movs	r2, #1
 80043f0:	409a      	lsls	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80043f6:	bf00      	nop
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	40020407 	.word	0x40020407
 8004408:	40020800 	.word	0x40020800
 800440c:	40020820 	.word	0x40020820
 8004410:	cccccccd 	.word	0xcccccccd
 8004414:	40020880 	.word	0x40020880

08004418 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4b0b      	ldr	r3, [pc, #44]	@ (8004458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800442c:	4413      	add	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	461a      	mov	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a08      	ldr	r2, [pc, #32]	@ (800445c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800443a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	3b01      	subs	r3, #1
 8004440:	f003 031f 	and.w	r3, r3, #31
 8004444:	2201      	movs	r2, #1
 8004446:	409a      	lsls	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800444c:	bf00      	nop
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr
 8004458:	1000823f 	.word	0x1000823f
 800445c:	40020940 	.word	0x40020940

08004460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004460:	b480      	push	{r7}
 8004462:	b087      	sub	sp, #28
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800446a:	2300      	movs	r3, #0
 800446c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800446e:	e15a      	b.n	8004726 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	2101      	movs	r1, #1
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	fa01 f303 	lsl.w	r3, r1, r3
 800447c:	4013      	ands	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 814c 	beq.w	8004720 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f003 0303 	and.w	r3, r3, #3
 8004490:	2b01      	cmp	r3, #1
 8004492:	d005      	beq.n	80044a0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800449c:	2b02      	cmp	r3, #2
 800449e:	d130      	bne.n	8004502 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	2203      	movs	r2, #3
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	43db      	mvns	r3, r3
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	4013      	ands	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044d6:	2201      	movs	r2, #1
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43db      	mvns	r3, r3
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	4013      	ands	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	f003 0201 	and.w	r2, r3, #1
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	2b03      	cmp	r3, #3
 800450c:	d017      	beq.n	800453e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	2203      	movs	r2, #3
 800451a:	fa02 f303 	lsl.w	r3, r2, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	fa02 f303 	lsl.w	r3, r2, r3
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d123      	bne.n	8004592 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	08da      	lsrs	r2, r3, #3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3208      	adds	r2, #8
 8004552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004556:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	220f      	movs	r2, #15
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4013      	ands	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	691a      	ldr	r2, [r3, #16]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	08da      	lsrs	r2, r3, #3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3208      	adds	r2, #8
 800458c:	6939      	ldr	r1, [r7, #16]
 800458e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	2203      	movs	r2, #3
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	43db      	mvns	r3, r3
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	4013      	ands	r3, r2
 80045a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f003 0203 	and.w	r2, r3, #3
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 80a6 	beq.w	8004720 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045d4:	4b5b      	ldr	r3, [pc, #364]	@ (8004744 <HAL_GPIO_Init+0x2e4>)
 80045d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d8:	4a5a      	ldr	r2, [pc, #360]	@ (8004744 <HAL_GPIO_Init+0x2e4>)
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	6613      	str	r3, [r2, #96]	@ 0x60
 80045e0:	4b58      	ldr	r3, [pc, #352]	@ (8004744 <HAL_GPIO_Init+0x2e4>)
 80045e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045ec:	4a56      	ldr	r2, [pc, #344]	@ (8004748 <HAL_GPIO_Init+0x2e8>)
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	089b      	lsrs	r3, r3, #2
 80045f2:	3302      	adds	r3, #2
 80045f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f003 0303 	and.w	r3, r3, #3
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	220f      	movs	r2, #15
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	43db      	mvns	r3, r3
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4013      	ands	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004616:	d01f      	beq.n	8004658 <HAL_GPIO_Init+0x1f8>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a4c      	ldr	r2, [pc, #304]	@ (800474c <HAL_GPIO_Init+0x2ec>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d019      	beq.n	8004654 <HAL_GPIO_Init+0x1f4>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a4b      	ldr	r2, [pc, #300]	@ (8004750 <HAL_GPIO_Init+0x2f0>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d013      	beq.n	8004650 <HAL_GPIO_Init+0x1f0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a4a      	ldr	r2, [pc, #296]	@ (8004754 <HAL_GPIO_Init+0x2f4>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d00d      	beq.n	800464c <HAL_GPIO_Init+0x1ec>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a49      	ldr	r2, [pc, #292]	@ (8004758 <HAL_GPIO_Init+0x2f8>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d007      	beq.n	8004648 <HAL_GPIO_Init+0x1e8>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a48      	ldr	r2, [pc, #288]	@ (800475c <HAL_GPIO_Init+0x2fc>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d101      	bne.n	8004644 <HAL_GPIO_Init+0x1e4>
 8004640:	2305      	movs	r3, #5
 8004642:	e00a      	b.n	800465a <HAL_GPIO_Init+0x1fa>
 8004644:	2306      	movs	r3, #6
 8004646:	e008      	b.n	800465a <HAL_GPIO_Init+0x1fa>
 8004648:	2304      	movs	r3, #4
 800464a:	e006      	b.n	800465a <HAL_GPIO_Init+0x1fa>
 800464c:	2303      	movs	r3, #3
 800464e:	e004      	b.n	800465a <HAL_GPIO_Init+0x1fa>
 8004650:	2302      	movs	r3, #2
 8004652:	e002      	b.n	800465a <HAL_GPIO_Init+0x1fa>
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <HAL_GPIO_Init+0x1fa>
 8004658:	2300      	movs	r3, #0
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	f002 0203 	and.w	r2, r2, #3
 8004660:	0092      	lsls	r2, r2, #2
 8004662:	4093      	lsls	r3, r2
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	4313      	orrs	r3, r2
 8004668:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800466a:	4937      	ldr	r1, [pc, #220]	@ (8004748 <HAL_GPIO_Init+0x2e8>)
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	3302      	adds	r3, #2
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004678:	4b39      	ldr	r3, [pc, #228]	@ (8004760 <HAL_GPIO_Init+0x300>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	43db      	mvns	r3, r3
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	4013      	ands	r3, r2
 8004686:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4313      	orrs	r3, r2
 800469a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800469c:	4a30      	ldr	r2, [pc, #192]	@ (8004760 <HAL_GPIO_Init+0x300>)
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004760 <HAL_GPIO_Init+0x300>)
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	43db      	mvns	r3, r3
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	4013      	ands	r3, r2
 80046b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046c6:	4a26      	ldr	r2, [pc, #152]	@ (8004760 <HAL_GPIO_Init+0x300>)
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80046cc:	4b24      	ldr	r3, [pc, #144]	@ (8004760 <HAL_GPIO_Init+0x300>)
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	43db      	mvns	r3, r3
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	4013      	ands	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004760 <HAL_GPIO_Init+0x300>)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80046f6:	4b1a      	ldr	r3, [pc, #104]	@ (8004760 <HAL_GPIO_Init+0x300>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	43db      	mvns	r3, r3
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	4013      	ands	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800471a:	4a11      	ldr	r2, [pc, #68]	@ (8004760 <HAL_GPIO_Init+0x300>)
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	3301      	adds	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	fa22 f303 	lsr.w	r3, r2, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	f47f ae9d 	bne.w	8004470 <HAL_GPIO_Init+0x10>
  }
}
 8004736:	bf00      	nop
 8004738:	bf00      	nop
 800473a:	371c      	adds	r7, #28
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr
 8004744:	40021000 	.word	0x40021000
 8004748:	40010000 	.word	0x40010000
 800474c:	48000400 	.word	0x48000400
 8004750:	48000800 	.word	0x48000800
 8004754:	48000c00 	.word	0x48000c00
 8004758:	48001000 	.word	0x48001000
 800475c:	48001400 	.word	0x48001400
 8004760:	40010400 	.word	0x40010400

08004764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	807b      	strh	r3, [r7, #2]
 8004770:	4613      	mov	r3, r2
 8004772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004774:	787b      	ldrb	r3, [r7, #1]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800477a:	887a      	ldrh	r2, [r7, #2]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004780:	e002      	b.n	8004788 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004782:	887a      	ldrh	r2, [r7, #2]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d141      	bne.n	8004826 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047a2:	4b4b      	ldr	r3, [pc, #300]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ae:	d131      	bne.n	8004814 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047b0:	4b47      	ldr	r3, [pc, #284]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047b6:	4a46      	ldr	r2, [pc, #280]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047c0:	4b43      	ldr	r3, [pc, #268]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047c8:	4a41      	ldr	r2, [pc, #260]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047d0:	4b40      	ldr	r3, [pc, #256]	@ (80048d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2232      	movs	r2, #50	@ 0x32
 80047d6:	fb02 f303 	mul.w	r3, r2, r3
 80047da:	4a3f      	ldr	r2, [pc, #252]	@ (80048d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80047dc:	fba2 2303 	umull	r2, r3, r2, r3
 80047e0:	0c9b      	lsrs	r3, r3, #18
 80047e2:	3301      	adds	r3, #1
 80047e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047e6:	e002      	b.n	80047ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	3b01      	subs	r3, #1
 80047ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047ee:	4b38      	ldr	r3, [pc, #224]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d102      	bne.n	8004802 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f2      	bne.n	80047e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004802:	4b33      	ldr	r3, [pc, #204]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800480a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800480e:	d158      	bne.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e057      	b.n	80048c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004814:	4b2e      	ldr	r3, [pc, #184]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800481a:	4a2d      	ldr	r2, [pc, #180]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800481c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004820:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004824:	e04d      	b.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800482c:	d141      	bne.n	80048b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800482e:	4b28      	ldr	r3, [pc, #160]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483a:	d131      	bne.n	80048a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800483c:	4b24      	ldr	r3, [pc, #144]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004842:	4a23      	ldr	r2, [pc, #140]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004848:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800484c:	4b20      	ldr	r3, [pc, #128]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004854:	4a1e      	ldr	r2, [pc, #120]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800485a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800485c:	4b1d      	ldr	r3, [pc, #116]	@ (80048d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2232      	movs	r2, #50	@ 0x32
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	4a1c      	ldr	r2, [pc, #112]	@ (80048d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	0c9b      	lsrs	r3, r3, #18
 800486e:	3301      	adds	r3, #1
 8004870:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004872:	e002      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b01      	subs	r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800487a:	4b15      	ldr	r3, [pc, #84]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004886:	d102      	bne.n	800488e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f2      	bne.n	8004874 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800488e:	4b10      	ldr	r3, [pc, #64]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800489a:	d112      	bne.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e011      	b.n	80048c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048a0:	4b0b      	ldr	r3, [pc, #44]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048a6:	4a0a      	ldr	r2, [pc, #40]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80048b0:	e007      	b.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048b2:	4b07      	ldr	r3, [pc, #28]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048ba:	4a05      	ldr	r2, [pc, #20]	@ (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	40007000 	.word	0x40007000
 80048d4:	20000000 	.word	0x20000000
 80048d8:	431bde83 	.word	0x431bde83

080048dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80048e0:	4b05      	ldr	r3, [pc, #20]	@ (80048f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4a04      	ldr	r2, [pc, #16]	@ (80048f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80048e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048ea:	6093      	str	r3, [r2, #8]
}
 80048ec:	bf00      	nop
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40007000 	.word	0x40007000

080048fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b088      	sub	sp, #32
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e2fe      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d075      	beq.n	8004a06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800491a:	4b97      	ldr	r3, [pc, #604]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004924:	4b94      	ldr	r3, [pc, #592]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f003 0303 	and.w	r3, r3, #3
 800492c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	2b0c      	cmp	r3, #12
 8004932:	d102      	bne.n	800493a <HAL_RCC_OscConfig+0x3e>
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	2b03      	cmp	r3, #3
 8004938:	d002      	beq.n	8004940 <HAL_RCC_OscConfig+0x44>
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	2b08      	cmp	r3, #8
 800493e:	d10b      	bne.n	8004958 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004940:	4b8d      	ldr	r3, [pc, #564]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d05b      	beq.n	8004a04 <HAL_RCC_OscConfig+0x108>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d157      	bne.n	8004a04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e2d9      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004960:	d106      	bne.n	8004970 <HAL_RCC_OscConfig+0x74>
 8004962:	4b85      	ldr	r3, [pc, #532]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a84      	ldr	r2, [pc, #528]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800496c:	6013      	str	r3, [r2, #0]
 800496e:	e01d      	b.n	80049ac <HAL_RCC_OscConfig+0xb0>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004978:	d10c      	bne.n	8004994 <HAL_RCC_OscConfig+0x98>
 800497a:	4b7f      	ldr	r3, [pc, #508]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a7e      	ldr	r2, [pc, #504]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	4b7c      	ldr	r3, [pc, #496]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a7b      	ldr	r2, [pc, #492]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800498c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004990:	6013      	str	r3, [r2, #0]
 8004992:	e00b      	b.n	80049ac <HAL_RCC_OscConfig+0xb0>
 8004994:	4b78      	ldr	r3, [pc, #480]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a77      	ldr	r2, [pc, #476]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800499a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800499e:	6013      	str	r3, [r2, #0]
 80049a0:	4b75      	ldr	r3, [pc, #468]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a74      	ldr	r2, [pc, #464]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d013      	beq.n	80049dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b4:	f7fe f990 	bl	8002cd8 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049bc:	f7fe f98c 	bl	8002cd8 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	@ 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e29e      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ce:	4b6a      	ldr	r3, [pc, #424]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f0      	beq.n	80049bc <HAL_RCC_OscConfig+0xc0>
 80049da:	e014      	b.n	8004a06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049dc:	f7fe f97c 	bl	8002cd8 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049e4:	f7fe f978 	bl	8002cd8 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b64      	cmp	r3, #100	@ 0x64
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e28a      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049f6:	4b60      	ldr	r3, [pc, #384]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1f0      	bne.n	80049e4 <HAL_RCC_OscConfig+0xe8>
 8004a02:	e000      	b.n	8004a06 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d075      	beq.n	8004afe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a12:	4b59      	ldr	r3, [pc, #356]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a1c:	4b56      	ldr	r3, [pc, #344]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b0c      	cmp	r3, #12
 8004a2a:	d102      	bne.n	8004a32 <HAL_RCC_OscConfig+0x136>
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d002      	beq.n	8004a38 <HAL_RCC_OscConfig+0x13c>
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d11f      	bne.n	8004a78 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a38:	4b4f      	ldr	r3, [pc, #316]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_OscConfig+0x154>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e25d      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a50:	4b49      	ldr	r3, [pc, #292]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	061b      	lsls	r3, r3, #24
 8004a5e:	4946      	ldr	r1, [pc, #280]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a60:	4313      	orrs	r3, r2
 8004a62:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a64:	4b45      	ldr	r3, [pc, #276]	@ (8004b7c <HAL_RCC_OscConfig+0x280>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fe f8e9 	bl	8002c40 <HAL_InitTick>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d043      	beq.n	8004afc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e249      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d023      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a80:	4b3d      	ldr	r3, [pc, #244]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a3c      	ldr	r2, [pc, #240]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fe f924 	bl	8002cd8 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fe f920 	bl	8002cd8 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e232      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004aa6:	4b34      	ldr	r3, [pc, #208]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0f0      	beq.n	8004a94 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab2:	4b31      	ldr	r3, [pc, #196]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	061b      	lsls	r3, r3, #24
 8004ac0:	492d      	ldr	r1, [pc, #180]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	604b      	str	r3, [r1, #4]
 8004ac6:	e01a      	b.n	8004afe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ac8:	4b2b      	ldr	r3, [pc, #172]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a2a      	ldr	r2, [pc, #168]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004ace:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ad2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad4:	f7fe f900 	bl	8002cd8 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004adc:	f7fe f8fc 	bl	8002cd8 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e20e      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004aee:	4b22      	ldr	r3, [pc, #136]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1f0      	bne.n	8004adc <HAL_RCC_OscConfig+0x1e0>
 8004afa:	e000      	b.n	8004afe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004afc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d041      	beq.n	8004b8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d01c      	beq.n	8004b4c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b12:	4b19      	ldr	r3, [pc, #100]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b18:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b22:	f7fe f8d9 	bl	8002cd8 <HAL_GetTick>
 8004b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b28:	e008      	b.n	8004b3c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b2a:	f7fe f8d5 	bl	8002cd8 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d901      	bls.n	8004b3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e1e7      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0ef      	beq.n	8004b2a <HAL_RCC_OscConfig+0x22e>
 8004b4a:	e020      	b.n	8004b8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b52:	4a09      	ldr	r2, [pc, #36]	@ (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b54:	f023 0301 	bic.w	r3, r3, #1
 8004b58:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b5c:	f7fe f8bc 	bl	8002cd8 <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b62:	e00d      	b.n	8004b80 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b64:	f7fe f8b8 	bl	8002cd8 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d906      	bls.n	8004b80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e1ca      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b80:	4b8c      	ldr	r3, [pc, #560]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1ea      	bne.n	8004b64 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0304 	and.w	r3, r3, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 80a6 	beq.w	8004ce8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ba0:	4b84      	ldr	r3, [pc, #528]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x2b4>
 8004bac:	2301      	movs	r3, #1
 8004bae:	e000      	b.n	8004bb2 <HAL_RCC_OscConfig+0x2b6>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00d      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb6:	4b7f      	ldr	r3, [pc, #508]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bba:	4a7e      	ldr	r2, [pc, #504]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bc2:	4b7c      	ldr	r3, [pc, #496]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bd2:	4b79      	ldr	r3, [pc, #484]	@ (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d118      	bne.n	8004c10 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bde:	4b76      	ldr	r3, [pc, #472]	@ (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a75      	ldr	r2, [pc, #468]	@ (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bea:	f7fe f875 	bl	8002cd8 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf2:	f7fe f871 	bl	8002cd8 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e183      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c04:	4b6c      	ldr	r3, [pc, #432]	@ (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d108      	bne.n	8004c2a <HAL_RCC_OscConfig+0x32e>
 8004c18:	4b66      	ldr	r3, [pc, #408]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1e:	4a65      	ldr	r2, [pc, #404]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	f043 0301 	orr.w	r3, r3, #1
 8004c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c28:	e024      	b.n	8004c74 <HAL_RCC_OscConfig+0x378>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b05      	cmp	r3, #5
 8004c30:	d110      	bne.n	8004c54 <HAL_RCC_OscConfig+0x358>
 8004c32:	4b60      	ldr	r3, [pc, #384]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c38:	4a5e      	ldr	r2, [pc, #376]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c3a:	f043 0304 	orr.w	r3, r3, #4
 8004c3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c42:	4b5c      	ldr	r3, [pc, #368]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c48:	4a5a      	ldr	r2, [pc, #360]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c52:	e00f      	b.n	8004c74 <HAL_RCC_OscConfig+0x378>
 8004c54:	4b57      	ldr	r3, [pc, #348]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c5a:	4a56      	ldr	r2, [pc, #344]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c5c:	f023 0301 	bic.w	r3, r3, #1
 8004c60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c64:	4b53      	ldr	r3, [pc, #332]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6a:	4a52      	ldr	r2, [pc, #328]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c6c:	f023 0304 	bic.w	r3, r3, #4
 8004c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d016      	beq.n	8004caa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7c:	f7fe f82c 	bl	8002cd8 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c82:	e00a      	b.n	8004c9a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c84:	f7fe f828 	bl	8002cd8 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e138      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c9a:	4b46      	ldr	r3, [pc, #280]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0ed      	beq.n	8004c84 <HAL_RCC_OscConfig+0x388>
 8004ca8:	e015      	b.n	8004cd6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004caa:	f7fe f815 	bl	8002cd8 <HAL_GetTick>
 8004cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb0:	e00a      	b.n	8004cc8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb2:	f7fe f811 	bl	8002cd8 <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e121      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc8:	4b3a      	ldr	r3, [pc, #232]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1ed      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cd6:	7ffb      	ldrb	r3, [r7, #31]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d105      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cdc:	4b35      	ldr	r3, [pc, #212]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce0:	4a34      	ldr	r2, [pc, #208]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004ce2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ce6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0320 	and.w	r3, r3, #32
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d03c      	beq.n	8004d6e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d01c      	beq.n	8004d36 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d02:	4a2c      	ldr	r2, [pc, #176]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d04:	f043 0301 	orr.w	r3, r3, #1
 8004d08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d0c:	f7fd ffe4 	bl	8002cd8 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d14:	f7fd ffe0 	bl	8002cd8 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e0f2      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d26:	4b23      	ldr	r3, [pc, #140]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0ef      	beq.n	8004d14 <HAL_RCC_OscConfig+0x418>
 8004d34:	e01b      	b.n	8004d6e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d36:	4b1f      	ldr	r3, [pc, #124]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d3e:	f023 0301 	bic.w	r3, r3, #1
 8004d42:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d46:	f7fd ffc7 	bl	8002cd8 <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d4e:	f7fd ffc3 	bl	8002cd8 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e0d5      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d60:	4b14      	ldr	r3, [pc, #80]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1ef      	bne.n	8004d4e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80c9 	beq.w	8004f0a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d78:	4b0e      	ldr	r3, [pc, #56]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 030c 	and.w	r3, r3, #12
 8004d80:	2b0c      	cmp	r3, #12
 8004d82:	f000 8083 	beq.w	8004e8c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d15e      	bne.n	8004e4c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d8e:	4b09      	ldr	r3, [pc, #36]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a08      	ldr	r2, [pc, #32]	@ (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9a:	f7fd ff9d 	bl	8002cd8 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da0:	e00c      	b.n	8004dbc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da2:	f7fd ff99 	bl	8002cd8 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d905      	bls.n	8004dbc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e0ab      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
 8004db4:	40021000 	.word	0x40021000
 8004db8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dbc:	4b55      	ldr	r3, [pc, #340]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1ec      	bne.n	8004da2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dc8:	4b52      	ldr	r3, [pc, #328]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	4b52      	ldr	r3, [pc, #328]	@ (8004f18 <HAL_RCC_OscConfig+0x61c>)
 8004dce:	4013      	ands	r3, r2
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6a11      	ldr	r1, [r2, #32]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004dd8:	3a01      	subs	r2, #1
 8004dda:	0112      	lsls	r2, r2, #4
 8004ddc:	4311      	orrs	r1, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004de2:	0212      	lsls	r2, r2, #8
 8004de4:	4311      	orrs	r1, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004dea:	0852      	lsrs	r2, r2, #1
 8004dec:	3a01      	subs	r2, #1
 8004dee:	0552      	lsls	r2, r2, #21
 8004df0:	4311      	orrs	r1, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004df6:	0852      	lsrs	r2, r2, #1
 8004df8:	3a01      	subs	r2, #1
 8004dfa:	0652      	lsls	r2, r2, #25
 8004dfc:	4311      	orrs	r1, r2
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004e02:	06d2      	lsls	r2, r2, #27
 8004e04:	430a      	orrs	r2, r1
 8004e06:	4943      	ldr	r1, [pc, #268]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e0c:	4b41      	ldr	r3, [pc, #260]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a40      	ldr	r2, [pc, #256]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e16:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e18:	4b3e      	ldr	r3, [pc, #248]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	4a3d      	ldr	r2, [pc, #244]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e24:	f7fd ff58 	bl	8002cd8 <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2c:	f7fd ff54 	bl	8002cd8 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e066      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e3e:	4b35      	ldr	r3, [pc, #212]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCC_OscConfig+0x530>
 8004e4a:	e05e      	b.n	8004f0a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4c:	4b31      	ldr	r3, [pc, #196]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a30      	ldr	r2, [pc, #192]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e58:	f7fd ff3e 	bl	8002cd8 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e60:	f7fd ff3a 	bl	8002cd8 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e04c      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e72:	4b28      	ldr	r3, [pc, #160]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004e7e:	4b25      	ldr	r3, [pc, #148]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e80:	68da      	ldr	r2, [r3, #12]
 8004e82:	4924      	ldr	r1, [pc, #144]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e84:	4b25      	ldr	r3, [pc, #148]	@ (8004f1c <HAL_RCC_OscConfig+0x620>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	60cb      	str	r3, [r1, #12]
 8004e8a:	e03e      	b.n	8004f0a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e039      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004e98:	4b1e      	ldr	r3, [pc, #120]	@ (8004f14 <HAL_RCC_OscConfig+0x618>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f003 0203 	and.w	r2, r3, #3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d12c      	bne.n	8004f06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d123      	bne.n	8004f06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d11b      	bne.n	8004f06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d113      	bne.n	8004f06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	3b01      	subs	r3, #1
 8004eec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d109      	bne.n	8004f06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004efc:	085b      	lsrs	r3, r3, #1
 8004efe:	3b01      	subs	r3, #1
 8004f00:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d001      	beq.n	8004f0a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e000      	b.n	8004f0c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3720      	adds	r7, #32
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	40021000 	.word	0x40021000
 8004f18:	019f800c 	.word	0x019f800c
 8004f1c:	feeefffc 	.word	0xfeeefffc

08004f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e11e      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f38:	4b91      	ldr	r3, [pc, #580]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 030f 	and.w	r3, r3, #15
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d910      	bls.n	8004f68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f46:	4b8e      	ldr	r3, [pc, #568]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f023 020f 	bic.w	r2, r3, #15
 8004f4e:	498c      	ldr	r1, [pc, #560]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f56:	4b8a      	ldr	r3, [pc, #552]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d001      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e106      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d073      	beq.n	800505c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d129      	bne.n	8004fd0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f7c:	4b81      	ldr	r3, [pc, #516]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d101      	bne.n	8004f8c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e0f4      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004f8c:	f000 f99c 	bl	80052c8 <RCC_GetSysClockFreqFromPLLSource>
 8004f90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	4a7c      	ldr	r2, [pc, #496]	@ (8005188 <HAL_RCC_ClockConfig+0x268>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d93f      	bls.n	800501a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f9a:	4b7a      	ldr	r3, [pc, #488]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d033      	beq.n	800501a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d12f      	bne.n	800501a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004fba:	4b72      	ldr	r3, [pc, #456]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fc2:	4a70      	ldr	r2, [pc, #448]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8004fc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fc8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004fca:	2380      	movs	r3, #128	@ 0x80
 8004fcc:	617b      	str	r3, [r7, #20]
 8004fce:	e024      	b.n	800501a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d107      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fd8:	4b6a      	ldr	r3, [pc, #424]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d109      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e0c6      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fe8:	4b66      	ldr	r3, [pc, #408]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d101      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e0be      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004ff8:	f000 f8ce 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8004ffc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	4a61      	ldr	r2, [pc, #388]	@ (8005188 <HAL_RCC_ClockConfig+0x268>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d909      	bls.n	800501a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005006:	4b5f      	ldr	r3, [pc, #380]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800500e:	4a5d      	ldr	r2, [pc, #372]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005014:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005016:	2380      	movs	r3, #128	@ 0x80
 8005018:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800501a:	4b5a      	ldr	r3, [pc, #360]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f023 0203 	bic.w	r2, r3, #3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	4957      	ldr	r1, [pc, #348]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005028:	4313      	orrs	r3, r2
 800502a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800502c:	f7fd fe54 	bl	8002cd8 <HAL_GetTick>
 8005030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005032:	e00a      	b.n	800504a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005034:	f7fd fe50 	bl	8002cd8 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005042:	4293      	cmp	r3, r2
 8005044:	d901      	bls.n	800504a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e095      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800504a:	4b4e      	ldr	r3, [pc, #312]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f003 020c 	and.w	r2, r3, #12
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	429a      	cmp	r2, r3
 800505a:	d1eb      	bne.n	8005034 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d023      	beq.n	80050b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0304 	and.w	r3, r3, #4
 8005070:	2b00      	cmp	r3, #0
 8005072:	d005      	beq.n	8005080 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005074:	4b43      	ldr	r3, [pc, #268]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	4a42      	ldr	r2, [pc, #264]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 800507a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800507e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0308 	and.w	r3, r3, #8
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800508c:	4b3d      	ldr	r3, [pc, #244]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005094:	4a3b      	ldr	r2, [pc, #236]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005096:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800509a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800509c:	4b39      	ldr	r3, [pc, #228]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	4936      	ldr	r1, [pc, #216]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	608b      	str	r3, [r1, #8]
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	2b80      	cmp	r3, #128	@ 0x80
 80050b4:	d105      	bne.n	80050c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80050b6:	4b33      	ldr	r3, [pc, #204]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	4a32      	ldr	r2, [pc, #200]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 80050bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050c2:	4b2f      	ldr	r3, [pc, #188]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 030f 	and.w	r3, r3, #15
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d21d      	bcs.n	800510c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f023 020f 	bic.w	r2, r3, #15
 80050d8:	4929      	ldr	r1, [pc, #164]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	4313      	orrs	r3, r2
 80050de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050e0:	f7fd fdfa 	bl	8002cd8 <HAL_GetTick>
 80050e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050e6:	e00a      	b.n	80050fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050e8:	f7fd fdf6 	bl	8002cd8 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e03b      	b.n	8005176 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050fe:	4b20      	ldr	r3, [pc, #128]	@ (8005180 <HAL_RCC_ClockConfig+0x260>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 030f 	and.w	r3, r3, #15
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	429a      	cmp	r2, r3
 800510a:	d1ed      	bne.n	80050e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0304 	and.w	r3, r3, #4
 8005114:	2b00      	cmp	r3, #0
 8005116:	d008      	beq.n	800512a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005118:	4b1a      	ldr	r3, [pc, #104]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	4917      	ldr	r1, [pc, #92]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005126:	4313      	orrs	r3, r2
 8005128:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0308 	and.w	r3, r3, #8
 8005132:	2b00      	cmp	r3, #0
 8005134:	d009      	beq.n	800514a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005136:	4b13      	ldr	r3, [pc, #76]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	490f      	ldr	r1, [pc, #60]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005146:	4313      	orrs	r3, r2
 8005148:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800514a:	f000 f825 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 800514e:	4602      	mov	r2, r0
 8005150:	4b0c      	ldr	r3, [pc, #48]	@ (8005184 <HAL_RCC_ClockConfig+0x264>)
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	091b      	lsrs	r3, r3, #4
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	490c      	ldr	r1, [pc, #48]	@ (800518c <HAL_RCC_ClockConfig+0x26c>)
 800515c:	5ccb      	ldrb	r3, [r1, r3]
 800515e:	f003 031f 	and.w	r3, r3, #31
 8005162:	fa22 f303 	lsr.w	r3, r2, r3
 8005166:	4a0a      	ldr	r2, [pc, #40]	@ (8005190 <HAL_RCC_ClockConfig+0x270>)
 8005168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800516a:	4b0a      	ldr	r3, [pc, #40]	@ (8005194 <HAL_RCC_ClockConfig+0x274>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4618      	mov	r0, r3
 8005170:	f7fd fd66 	bl	8002c40 <HAL_InitTick>
 8005174:	4603      	mov	r3, r0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40022000 	.word	0x40022000
 8005184:	40021000 	.word	0x40021000
 8005188:	04c4b400 	.word	0x04c4b400
 800518c:	0800d9d0 	.word	0x0800d9d0
 8005190:	20000000 	.word	0x20000000
 8005194:	20000004 	.word	0x20000004

08005198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800519e:	4b2c      	ldr	r3, [pc, #176]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 030c 	and.w	r3, r3, #12
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d102      	bne.n	80051b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051aa:	4b2a      	ldr	r3, [pc, #168]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051ac:	613b      	str	r3, [r7, #16]
 80051ae:	e047      	b.n	8005240 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80051b0:	4b27      	ldr	r3, [pc, #156]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f003 030c 	and.w	r3, r3, #12
 80051b8:	2b08      	cmp	r3, #8
 80051ba:	d102      	bne.n	80051c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051bc:	4b25      	ldr	r3, [pc, #148]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051be:	613b      	str	r3, [r7, #16]
 80051c0:	e03e      	b.n	8005240 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80051c2:	4b23      	ldr	r3, [pc, #140]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 030c 	and.w	r3, r3, #12
 80051ca:	2b0c      	cmp	r3, #12
 80051cc:	d136      	bne.n	800523c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051ce:	4b20      	ldr	r3, [pc, #128]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	091b      	lsrs	r3, r3, #4
 80051de:	f003 030f 	and.w	r3, r3, #15
 80051e2:	3301      	adds	r3, #1
 80051e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2b03      	cmp	r3, #3
 80051ea:	d10c      	bne.n	8005206 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051ec:	4a19      	ldr	r2, [pc, #100]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f4:	4a16      	ldr	r2, [pc, #88]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051f6:	68d2      	ldr	r2, [r2, #12]
 80051f8:	0a12      	lsrs	r2, r2, #8
 80051fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	617b      	str	r3, [r7, #20]
      break;
 8005204:	e00c      	b.n	8005220 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005206:	4a13      	ldr	r2, [pc, #76]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	fbb2 f3f3 	udiv	r3, r2, r3
 800520e:	4a10      	ldr	r2, [pc, #64]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005210:	68d2      	ldr	r2, [r2, #12]
 8005212:	0a12      	lsrs	r2, r2, #8
 8005214:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005218:	fb02 f303 	mul.w	r3, r2, r3
 800521c:	617b      	str	r3, [r7, #20]
      break;
 800521e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005220:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	0e5b      	lsrs	r3, r3, #25
 8005226:	f003 0303 	and.w	r3, r3, #3
 800522a:	3301      	adds	r3, #1
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	e001      	b.n	8005240 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005240:	693b      	ldr	r3, [r7, #16]
}
 8005242:	4618      	mov	r0, r3
 8005244:	371c      	adds	r7, #28
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	40021000 	.word	0x40021000
 8005254:	00f42400 	.word	0x00f42400

08005258 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800525c:	4b03      	ldr	r3, [pc, #12]	@ (800526c <HAL_RCC_GetHCLKFreq+0x14>)
 800525e:	681b      	ldr	r3, [r3, #0]
}
 8005260:	4618      	mov	r0, r3
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	20000000 	.word	0x20000000

08005270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005274:	f7ff fff0 	bl	8005258 <HAL_RCC_GetHCLKFreq>
 8005278:	4602      	mov	r2, r0
 800527a:	4b06      	ldr	r3, [pc, #24]	@ (8005294 <HAL_RCC_GetPCLK1Freq+0x24>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	0a1b      	lsrs	r3, r3, #8
 8005280:	f003 0307 	and.w	r3, r3, #7
 8005284:	4904      	ldr	r1, [pc, #16]	@ (8005298 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005286:	5ccb      	ldrb	r3, [r1, r3]
 8005288:	f003 031f 	and.w	r3, r3, #31
 800528c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005290:	4618      	mov	r0, r3
 8005292:	bd80      	pop	{r7, pc}
 8005294:	40021000 	.word	0x40021000
 8005298:	0800d9e0 	.word	0x0800d9e0

0800529c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80052a0:	f7ff ffda 	bl	8005258 <HAL_RCC_GetHCLKFreq>
 80052a4:	4602      	mov	r2, r0
 80052a6:	4b06      	ldr	r3, [pc, #24]	@ (80052c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	0adb      	lsrs	r3, r3, #11
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	4904      	ldr	r1, [pc, #16]	@ (80052c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80052b2:	5ccb      	ldrb	r3, [r1, r3]
 80052b4:	f003 031f 	and.w	r3, r3, #31
 80052b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052bc:	4618      	mov	r0, r3
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40021000 	.word	0x40021000
 80052c4:	0800d9e0 	.word	0x0800d9e0

080052c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	091b      	lsrs	r3, r3, #4
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	3301      	adds	r3, #1
 80052e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b03      	cmp	r3, #3
 80052ea:	d10c      	bne.n	8005306 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052ec:	4a17      	ldr	r2, [pc, #92]	@ (800534c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f4:	4a14      	ldr	r2, [pc, #80]	@ (8005348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052f6:	68d2      	ldr	r2, [r2, #12]
 80052f8:	0a12      	lsrs	r2, r2, #8
 80052fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052fe:	fb02 f303 	mul.w	r3, r2, r3
 8005302:	617b      	str	r3, [r7, #20]
    break;
 8005304:	e00c      	b.n	8005320 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005306:	4a11      	ldr	r2, [pc, #68]	@ (800534c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	fbb2 f3f3 	udiv	r3, r2, r3
 800530e:	4a0e      	ldr	r2, [pc, #56]	@ (8005348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005310:	68d2      	ldr	r2, [r2, #12]
 8005312:	0a12      	lsrs	r2, r2, #8
 8005314:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005318:	fb02 f303 	mul.w	r3, r2, r3
 800531c:	617b      	str	r3, [r7, #20]
    break;
 800531e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005320:	4b09      	ldr	r3, [pc, #36]	@ (8005348 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	0e5b      	lsrs	r3, r3, #25
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	3301      	adds	r3, #1
 800532c:	005b      	lsls	r3, r3, #1
 800532e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	fbb2 f3f3 	udiv	r3, r2, r3
 8005338:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800533a:	687b      	ldr	r3, [r7, #4]
}
 800533c:	4618      	mov	r0, r3
 800533e:	371c      	adds	r7, #28
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr
 8005348:	40021000 	.word	0x40021000
 800534c:	00f42400 	.word	0x00f42400

08005350 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005358:	2300      	movs	r3, #0
 800535a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800535c:	2300      	movs	r3, #0
 800535e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 8098 	beq.w	800549e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800536e:	2300      	movs	r3, #0
 8005370:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005372:	4b43      	ldr	r3, [pc, #268]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10d      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800537e:	4b40      	ldr	r3, [pc, #256]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005382:	4a3f      	ldr	r2, [pc, #252]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005388:	6593      	str	r3, [r2, #88]	@ 0x58
 800538a:	4b3d      	ldr	r3, [pc, #244]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800538c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005392:	60bb      	str	r3, [r7, #8]
 8005394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005396:	2301      	movs	r3, #1
 8005398:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800539a:	4b3a      	ldr	r3, [pc, #232]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a39      	ldr	r2, [pc, #228]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053a6:	f7fd fc97 	bl	8002cd8 <HAL_GetTick>
 80053aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053ac:	e009      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ae:	f7fd fc93 	bl	8002cd8 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d902      	bls.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	74fb      	strb	r3, [r7, #19]
        break;
 80053c0:	e005      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053c2:	4b30      	ldr	r3, [pc, #192]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0ef      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80053ce:	7cfb      	ldrb	r3, [r7, #19]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d159      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053d4:	4b2a      	ldr	r3, [pc, #168]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d01e      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d019      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053f0:	4b23      	ldr	r3, [pc, #140]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053fc:	4b20      	ldr	r3, [pc, #128]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005402:	4a1f      	ldr	r2, [pc, #124]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005408:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800540c:	4b1c      	ldr	r3, [pc, #112]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800540e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005412:	4a1b      	ldr	r2, [pc, #108]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005418:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800541c:	4a18      	ldr	r2, [pc, #96]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d016      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542e:	f7fd fc53 	bl	8002cd8 <HAL_GetTick>
 8005432:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005434:	e00b      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005436:	f7fd fc4f 	bl	8002cd8 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005444:	4293      	cmp	r3, r2
 8005446:	d902      	bls.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	74fb      	strb	r3, [r7, #19]
            break;
 800544c:	e006      	b.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800544e:	4b0c      	ldr	r3, [pc, #48]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d0ec      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800545c:	7cfb      	ldrb	r3, [r7, #19]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10b      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005462:	4b07      	ldr	r3, [pc, #28]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005468:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	4903      	ldr	r1, [pc, #12]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005472:	4313      	orrs	r3, r2
 8005474:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005478:	e008      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800547a:	7cfb      	ldrb	r3, [r7, #19]
 800547c:	74bb      	strb	r3, [r7, #18]
 800547e:	e005      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005480:	40021000 	.word	0x40021000
 8005484:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005488:	7cfb      	ldrb	r3, [r7, #19]
 800548a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800548c:	7c7b      	ldrb	r3, [r7, #17]
 800548e:	2b01      	cmp	r3, #1
 8005490:	d105      	bne.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005492:	4ba6      	ldr	r3, [pc, #664]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005496:	4aa5      	ldr	r2, [pc, #660]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005498:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800549c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00a      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054aa:	4ba0      	ldr	r3, [pc, #640]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b0:	f023 0203 	bic.w	r2, r3, #3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	499c      	ldr	r1, [pc, #624]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00a      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054cc:	4b97      	ldr	r3, [pc, #604]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d2:	f023 020c 	bic.w	r2, r3, #12
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	4994      	ldr	r1, [pc, #592]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054ee:	4b8f      	ldr	r3, [pc, #572]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	498b      	ldr	r1, [pc, #556]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00a      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005510:	4b86      	ldr	r3, [pc, #536]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005516:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	4983      	ldr	r1, [pc, #524]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005532:	4b7e      	ldr	r3, [pc, #504]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005538:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	497a      	ldr	r1, [pc, #488]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005542:	4313      	orrs	r3, r2
 8005544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005554:	4b75      	ldr	r3, [pc, #468]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800555a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	4972      	ldr	r1, [pc, #456]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00a      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005576:	4b6d      	ldr	r3, [pc, #436]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800557c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	4969      	ldr	r1, [pc, #420]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00a      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005598:	4b64      	ldr	r3, [pc, #400]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800559a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	4961      	ldr	r1, [pc, #388]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00a      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055ba:	4b5c      	ldr	r3, [pc, #368]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c8:	4958      	ldr	r1, [pc, #352]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d015      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055dc:	4b53      	ldr	r3, [pc, #332]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ea:	4950      	ldr	r1, [pc, #320]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055fa:	d105      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055fc:	4b4b      	ldr	r3, [pc, #300]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	4a4a      	ldr	r2, [pc, #296]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005606:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005610:	2b00      	cmp	r3, #0
 8005612:	d015      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005614:	4b45      	ldr	r3, [pc, #276]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005622:	4942      	ldr	r1, [pc, #264]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005624:	4313      	orrs	r3, r2
 8005626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005632:	d105      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005634:	4b3d      	ldr	r3, [pc, #244]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	4a3c      	ldr	r2, [pc, #240]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800563a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800563e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d015      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800564c:	4b37      	ldr	r3, [pc, #220]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565a:	4934      	ldr	r1, [pc, #208]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005666:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800566a:	d105      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800566c:	4b2f      	ldr	r3, [pc, #188]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	4a2e      	ldr	r2, [pc, #184]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005672:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005676:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d015      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005684:	4b29      	ldr	r3, [pc, #164]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005692:	4926      	ldr	r1, [pc, #152]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005694:	4313      	orrs	r3, r2
 8005696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800569e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056a2:	d105      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a4:	4b21      	ldr	r3, [pc, #132]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	4a20      	ldr	r2, [pc, #128]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056ae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d015      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056bc:	4b1b      	ldr	r3, [pc, #108]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ca:	4918      	ldr	r1, [pc, #96]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056da:	d105      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056dc:	4b13      	ldr	r3, [pc, #76]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	4a12      	ldr	r2, [pc, #72]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d015      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80056f4:	4b0d      	ldr	r3, [pc, #52]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005702:	490a      	ldr	r1, [pc, #40]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800570e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005712:	d105      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005714:	4b05      	ldr	r3, [pc, #20]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	4a04      	ldr	r2, [pc, #16]	@ (800572c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800571a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800571e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005720:	7cbb      	ldrb	r3, [r7, #18]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40021000 	.word	0x40021000

08005730 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d101      	bne.n	8005742 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e09d      	b.n	800587e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005746:	2b00      	cmp	r3, #0
 8005748:	d108      	bne.n	800575c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005752:	d009      	beq.n	8005768 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	61da      	str	r2, [r3, #28]
 800575a:	e005      	b.n	8005768 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d106      	bne.n	8005788 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7fb fed4 	bl	8001530 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800579e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057a8:	d902      	bls.n	80057b0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	e002      	b.n	80057b6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057b4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80057be:	d007      	beq.n	80057d0 <HAL_SPI_Init+0xa0>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057c8:	d002      	beq.n	80057d0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80057e0:	431a      	orrs	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	431a      	orrs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	431a      	orrs	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057fe:	431a      	orrs	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	69db      	ldr	r3, [r3, #28]
 8005804:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005808:	431a      	orrs	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005812:	ea42 0103 	orr.w	r1, r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	0c1b      	lsrs	r3, r3, #16
 800582c:	f003 0204 	and.w	r2, r3, #4
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	431a      	orrs	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800584c:	ea42 0103 	orr.w	r1, r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	430a      	orrs	r2, r1
 800585c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69da      	ldr	r2, [r3, #28]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800586c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005886:	b580      	push	{r7, lr}
 8005888:	b088      	sub	sp, #32
 800588a:	af00      	add	r7, sp, #0
 800588c:	60f8      	str	r0, [r7, #12]
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	603b      	str	r3, [r7, #0]
 8005892:	4613      	mov	r3, r2
 8005894:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d101      	bne.n	80058a8 <HAL_SPI_Transmit+0x22>
 80058a4:	2302      	movs	r3, #2
 80058a6:	e15f      	b.n	8005b68 <HAL_SPI_Transmit+0x2e2>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058b0:	f7fd fa12 	bl	8002cd8 <HAL_GetTick>
 80058b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058b6:	88fb      	ldrh	r3, [r7, #6]
 80058b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d002      	beq.n	80058cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80058c6:	2302      	movs	r3, #2
 80058c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058ca:	e148      	b.n	8005b5e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d002      	beq.n	80058d8 <HAL_SPI_Transmit+0x52>
 80058d2:	88fb      	ldrh	r3, [r7, #6]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d102      	bne.n	80058de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058dc:	e13f      	b.n	8005b5e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2203      	movs	r2, #3
 80058e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	88fa      	ldrh	r2, [r7, #6]
 80058f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	88fa      	ldrh	r2, [r7, #6]
 80058fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005928:	d10f      	bne.n	800594a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005938:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005948:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005954:	2b40      	cmp	r3, #64	@ 0x40
 8005956:	d007      	beq.n	8005968 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005966:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005970:	d94f      	bls.n	8005a12 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_SPI_Transmit+0xfa>
 800597a:	8afb      	ldrh	r3, [r7, #22]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d142      	bne.n	8005a06 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	881a      	ldrh	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005990:	1c9a      	adds	r2, r3, #2
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059a4:	e02f      	b.n	8005a06 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d112      	bne.n	80059da <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b8:	881a      	ldrh	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c4:	1c9a      	adds	r2, r3, #2
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059d8:	e015      	b.n	8005a06 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059da:	f7fd f97d 	bl	8002cd8 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	683a      	ldr	r2, [r7, #0]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d803      	bhi.n	80059f2 <HAL_SPI_Transmit+0x16c>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f0:	d102      	bne.n	80059f8 <HAL_SPI_Transmit+0x172>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d106      	bne.n	8005a06 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005a04:	e0ab      	b.n	8005b5e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1ca      	bne.n	80059a6 <HAL_SPI_Transmit+0x120>
 8005a10:	e080      	b.n	8005b14 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d002      	beq.n	8005a20 <HAL_SPI_Transmit+0x19a>
 8005a1a:	8afb      	ldrh	r3, [r7, #22]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d174      	bne.n	8005b0a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d912      	bls.n	8005a50 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2e:	881a      	ldrh	r2, [r3, #0]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3a:	1c9a      	adds	r2, r3, #2
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	3b02      	subs	r3, #2
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a4e:	e05c      	b.n	8005b0a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	330c      	adds	r3, #12
 8005a5a:	7812      	ldrb	r2, [r2, #0]
 8005a5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	b29a      	uxth	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005a76:	e048      	b.n	8005b0a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d12b      	bne.n	8005ade <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d912      	bls.n	8005ab6 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a94:	881a      	ldrh	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa0:	1c9a      	adds	r2, r3, #2
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b02      	subs	r3, #2
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ab4:	e029      	b.n	8005b0a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	330c      	adds	r3, #12
 8005ac0:	7812      	ldrb	r2, [r2, #0]
 8005ac2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005adc:	e015      	b.n	8005b0a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ade:	f7fd f8fb 	bl	8002cd8 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d803      	bhi.n	8005af6 <HAL_SPI_Transmit+0x270>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af4:	d102      	bne.n	8005afc <HAL_SPI_Transmit+0x276>
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005b08:	e029      	b.n	8005b5e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1b1      	bne.n	8005a78 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	6839      	ldr	r1, [r7, #0]
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 fcf9 	bl	8006510 <SPI_EndRxTxTransaction>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2220      	movs	r2, #32
 8005b28:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10a      	bne.n	8005b48 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b32:	2300      	movs	r3, #0
 8005b34:	613b      	str	r3, [r7, #16]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	613b      	str	r3, [r7, #16]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	613b      	str	r3, [r7, #16]
 8005b46:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d002      	beq.n	8005b56 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	77fb      	strb	r3, [r7, #31]
 8005b54:	e003      	b.n	8005b5e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005b66:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3720      	adds	r7, #32
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af02      	add	r7, sp, #8
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	603b      	str	r3, [r7, #0]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b80:	2300      	movs	r3, #0
 8005b82:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d002      	beq.n	8005b96 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005b90:	2302      	movs	r3, #2
 8005b92:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b94:	e11a      	b.n	8005dcc <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b9e:	d112      	bne.n	8005bc6 <HAL_SPI_Receive+0x56>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10e      	bne.n	8005bc6 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2204      	movs	r2, #4
 8005bac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005bb0:	88fa      	ldrh	r2, [r7, #6]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	68b9      	ldr	r1, [r7, #8]
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 f90e 	bl	8005dde <HAL_SPI_TransmitReceive>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	e107      	b.n	8005dd6 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_SPI_Receive+0x64>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e100      	b.n	8005dd6 <HAL_SPI_Receive+0x266>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bdc:	f7fd f87c 	bl	8002cd8 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <HAL_SPI_Receive+0x7e>
 8005be8:	88fb      	ldrh	r3, [r7, #6]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d102      	bne.n	8005bf4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005bf2:	e0eb      	b.n	8005dcc <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2204      	movs	r2, #4
 8005bf8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	68ba      	ldr	r2, [r7, #8]
 8005c06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	88fa      	ldrh	r2, [r7, #6]
 8005c0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	88fa      	ldrh	r2, [r7, #6]
 8005c14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c3e:	d908      	bls.n	8005c52 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c4e:	605a      	str	r2, [r3, #4]
 8005c50:	e007      	b.n	8005c62 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c60:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c6a:	d10f      	bne.n	8005c8c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c8a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c96:	2b40      	cmp	r3, #64	@ 0x40
 8005c98:	d007      	beq.n	8005caa <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ca8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005cb2:	d86f      	bhi.n	8005d94 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005cb4:	e034      	b.n	8005d20 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d117      	bne.n	8005cf4 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f103 020c 	add.w	r2, r3, #12
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd0:	7812      	ldrb	r2, [r2, #0]
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cda:	1c5a      	adds	r2, r3, #1
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005cf2:	e015      	b.n	8005d20 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cf4:	f7fc fff0 	bl	8002cd8 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d803      	bhi.n	8005d0c <HAL_SPI_Receive+0x19c>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0a:	d102      	bne.n	8005d12 <HAL_SPI_Receive+0x1a2>
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d106      	bne.n	8005d20 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005d1e:	e055      	b.n	8005dcc <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1c4      	bne.n	8005cb6 <HAL_SPI_Receive+0x146>
 8005d2c:	e038      	b.n	8005da0 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d115      	bne.n	8005d68 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d46:	b292      	uxth	r2, r2
 8005d48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	1c9a      	adds	r2, r3, #2
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005d66:	e015      	b.n	8005d94 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d68:	f7fc ffb6 	bl	8002cd8 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d803      	bhi.n	8005d80 <HAL_SPI_Receive+0x210>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7e:	d102      	bne.n	8005d86 <HAL_SPI_Receive+0x216>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d106      	bne.n	8005d94 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005d92:	e01b      	b.n	8005dcc <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1c6      	bne.n	8005d2e <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	6839      	ldr	r1, [r7, #0]
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fb5b 	bl	8006460 <SPI_EndRxTransaction>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d002      	beq.n	8005db6 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2220      	movs	r2, #32
 8005db4:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d002      	beq.n	8005dc4 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	75fb      	strb	r3, [r7, #23]
 8005dc2:	e003      	b.n	8005dcc <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005dd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3718      	adds	r7, #24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b08a      	sub	sp, #40	@ 0x28
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	60f8      	str	r0, [r7, #12]
 8005de6:	60b9      	str	r1, [r7, #8]
 8005de8:	607a      	str	r2, [r7, #4]
 8005dea:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005dec:	2301      	movs	r3, #1
 8005dee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005df0:	2300      	movs	r3, #0
 8005df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d101      	bne.n	8005e04 <HAL_SPI_TransmitReceive+0x26>
 8005e00:	2302      	movs	r3, #2
 8005e02:	e20a      	b.n	800621a <HAL_SPI_TransmitReceive+0x43c>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e0c:	f7fc ff64 	bl	8002cd8 <HAL_GetTick>
 8005e10:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e18:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005e20:	887b      	ldrh	r3, [r7, #2]
 8005e22:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005e24:	887b      	ldrh	r3, [r7, #2]
 8005e26:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e28:	7efb      	ldrb	r3, [r7, #27]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d00e      	beq.n	8005e4c <HAL_SPI_TransmitReceive+0x6e>
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e34:	d106      	bne.n	8005e44 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d102      	bne.n	8005e44 <HAL_SPI_TransmitReceive+0x66>
 8005e3e:	7efb      	ldrb	r3, [r7, #27]
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d003      	beq.n	8005e4c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005e44:	2302      	movs	r3, #2
 8005e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005e4a:	e1e0      	b.n	800620e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x80>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x80>
 8005e58:	887b      	ldrh	r3, [r7, #2]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d103      	bne.n	8005e66 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005e64:	e1d3      	b.n	800620e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b04      	cmp	r3, #4
 8005e70:	d003      	beq.n	8005e7a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2205      	movs	r2, #5
 8005e76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	887a      	ldrh	r2, [r7, #2]
 8005e8a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	887a      	ldrh	r2, [r7, #2]
 8005e92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	887a      	ldrh	r2, [r7, #2]
 8005ea0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	887a      	ldrh	r2, [r7, #2]
 8005ea6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ebc:	d802      	bhi.n	8005ec4 <HAL_SPI_TransmitReceive+0xe6>
 8005ebe:	8a3b      	ldrh	r3, [r7, #16]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d908      	bls.n	8005ed6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ed2:	605a      	str	r2, [r3, #4]
 8005ed4:	e007      	b.n	8005ee6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ee4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef0:	2b40      	cmp	r3, #64	@ 0x40
 8005ef2:	d007      	beq.n	8005f04 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f0c:	f240 8081 	bls.w	8006012 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <HAL_SPI_TransmitReceive+0x140>
 8005f18:	8a7b      	ldrh	r3, [r7, #18]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d16d      	bne.n	8005ffa <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f22:	881a      	ldrh	r2, [r3, #0]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f2e:	1c9a      	adds	r2, r3, #2
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f42:	e05a      	b.n	8005ffa <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d11b      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x1ac>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d016      	beq.n	8005f8a <HAL_SPI_TransmitReceive+0x1ac>
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d113      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f66:	881a      	ldrh	r2, [r3, #0]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f72:	1c9a      	adds	r2, r3, #2
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f86:	2300      	movs	r3, #0
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d11c      	bne.n	8005fd2 <HAL_SPI_TransmitReceive+0x1f4>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d016      	beq.n	8005fd2 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	b292      	uxth	r2, r2
 8005fb0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb6:	1c9a      	adds	r2, r3, #2
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005fd2:	f7fc fe81 	bl	8002cd8 <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d80b      	bhi.n	8005ffa <HAL_SPI_TransmitReceive+0x21c>
 8005fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe8:	d007      	beq.n	8005ffa <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005ff8:	e109      	b.n	800620e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	2b00      	cmp	r3, #0
 8006002:	d19f      	bne.n	8005f44 <HAL_SPI_TransmitReceive+0x166>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800600a:	b29b      	uxth	r3, r3
 800600c:	2b00      	cmp	r3, #0
 800600e:	d199      	bne.n	8005f44 <HAL_SPI_TransmitReceive+0x166>
 8006010:	e0e3      	b.n	80061da <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <HAL_SPI_TransmitReceive+0x244>
 800601a:	8a7b      	ldrh	r3, [r7, #18]
 800601c:	2b01      	cmp	r3, #1
 800601e:	f040 80cf 	bne.w	80061c0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006026:	b29b      	uxth	r3, r3
 8006028:	2b01      	cmp	r3, #1
 800602a:	d912      	bls.n	8006052 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006030:	881a      	ldrh	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800603c:	1c9a      	adds	r2, r3, #2
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b02      	subs	r3, #2
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006050:	e0b6      	b.n	80061c0 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	330c      	adds	r3, #12
 800605c:	7812      	ldrb	r2, [r2, #0]
 800605e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800606e:	b29b      	uxth	r3, r3
 8006070:	3b01      	subs	r3, #1
 8006072:	b29a      	uxth	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006078:	e0a2      	b.n	80061c0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b02      	cmp	r3, #2
 8006086:	d134      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x314>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d02f      	beq.n	80060f2 <HAL_SPI_TransmitReceive+0x314>
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	2b01      	cmp	r3, #1
 8006096:	d12c      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800609c:	b29b      	uxth	r3, r3
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d912      	bls.n	80060c8 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a6:	881a      	ldrh	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b2:	1c9a      	adds	r2, r3, #2
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060bc:	b29b      	uxth	r3, r3
 80060be:	3b02      	subs	r3, #2
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060c6:	e012      	b.n	80060ee <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	330c      	adds	r3, #12
 80060d2:	7812      	ldrb	r2, [r2, #0]
 80060d4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d148      	bne.n	8006192 <HAL_SPI_TransmitReceive+0x3b4>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006106:	b29b      	uxth	r3, r3
 8006108:	2b00      	cmp	r3, #0
 800610a:	d042      	beq.n	8006192 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006112:	b29b      	uxth	r3, r3
 8006114:	2b01      	cmp	r3, #1
 8006116:	d923      	bls.n	8006160 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006122:	b292      	uxth	r2, r2
 8006124:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612a:	1c9a      	adds	r2, r3, #2
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b02      	subs	r3, #2
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006148:	b29b      	uxth	r3, r3
 800614a:	2b01      	cmp	r3, #1
 800614c:	d81f      	bhi.n	800618e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800615c:	605a      	str	r2, [r3, #4]
 800615e:	e016      	b.n	800618e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f103 020c 	add.w	r2, r3, #12
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616c:	7812      	ldrb	r2, [r2, #0]
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006182:	b29b      	uxth	r3, r3
 8006184:	3b01      	subs	r3, #1
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800618e:	2301      	movs	r3, #1
 8006190:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006192:	f7fc fda1 	bl	8002cd8 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800619e:	429a      	cmp	r2, r3
 80061a0:	d803      	bhi.n	80061aa <HAL_SPI_TransmitReceive+0x3cc>
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a8:	d102      	bne.n	80061b0 <HAL_SPI_TransmitReceive+0x3d2>
 80061aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d107      	bne.n	80061c0 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80061be:	e026      	b.n	800620e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f47f af57 	bne.w	800607a <HAL_SPI_TransmitReceive+0x29c>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f47f af50 	bne.w	800607a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f000 f996 	bl	8006510 <SPI_EndRxTxTransaction>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d005      	beq.n	80061f6 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2220      	movs	r2, #32
 80061f4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006204:	e003      	b.n	800620e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006216:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800621a:	4618      	mov	r0, r3
 800621c:	3728      	adds	r7, #40	@ 0x28
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
	...

08006224 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b088      	sub	sp, #32
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	603b      	str	r3, [r7, #0]
 8006230:	4613      	mov	r3, r2
 8006232:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006234:	f7fc fd50 	bl	8002cd8 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623c:	1a9b      	subs	r3, r3, r2
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	4413      	add	r3, r2
 8006242:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006244:	f7fc fd48 	bl	8002cd8 <HAL_GetTick>
 8006248:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800624a:	4b39      	ldr	r3, [pc, #228]	@ (8006330 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	015b      	lsls	r3, r3, #5
 8006250:	0d1b      	lsrs	r3, r3, #20
 8006252:	69fa      	ldr	r2, [r7, #28]
 8006254:	fb02 f303 	mul.w	r3, r2, r3
 8006258:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800625a:	e054      	b.n	8006306 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006262:	d050      	beq.n	8006306 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006264:	f7fc fd38 	bl	8002cd8 <HAL_GetTick>
 8006268:	4602      	mov	r2, r0
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	69fa      	ldr	r2, [r7, #28]
 8006270:	429a      	cmp	r2, r3
 8006272:	d902      	bls.n	800627a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d13d      	bne.n	80062f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685a      	ldr	r2, [r3, #4]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006288:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006292:	d111      	bne.n	80062b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800629c:	d004      	beq.n	80062a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062a6:	d107      	bne.n	80062b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062c0:	d10f      	bne.n	80062e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062d0:	601a      	str	r2, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e017      	b.n	8006326 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d101      	bne.n	8006300 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	3b01      	subs	r3, #1
 8006304:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4013      	ands	r3, r2
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	429a      	cmp	r2, r3
 8006314:	bf0c      	ite	eq
 8006316:	2301      	moveq	r3, #1
 8006318:	2300      	movne	r3, #0
 800631a:	b2db      	uxtb	r3, r3
 800631c:	461a      	mov	r2, r3
 800631e:	79fb      	ldrb	r3, [r7, #7]
 8006320:	429a      	cmp	r2, r3
 8006322:	d19b      	bne.n	800625c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3720      	adds	r7, #32
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	20000000 	.word	0x20000000

08006334 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b08a      	sub	sp, #40	@ 0x28
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
 8006340:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006342:	2300      	movs	r3, #0
 8006344:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006346:	f7fc fcc7 	bl	8002cd8 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634e:	1a9b      	subs	r3, r3, r2
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	4413      	add	r3, r2
 8006354:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006356:	f7fc fcbf 	bl	8002cd8 <HAL_GetTick>
 800635a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	330c      	adds	r3, #12
 8006362:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006364:	4b3d      	ldr	r3, [pc, #244]	@ (800645c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	4613      	mov	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4413      	add	r3, r2
 800636e:	00da      	lsls	r2, r3, #3
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	0d1b      	lsrs	r3, r3, #20
 8006374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006376:	fb02 f303 	mul.w	r3, r2, r3
 800637a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800637c:	e060      	b.n	8006440 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006384:	d107      	bne.n	8006396 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d104      	bne.n	8006396 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	b2db      	uxtb	r3, r3
 8006392:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006394:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639c:	d050      	beq.n	8006440 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800639e:	f7fc fc9b 	bl	8002cd8 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	6a3b      	ldr	r3, [r7, #32]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d902      	bls.n	80063b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80063ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d13d      	bne.n	8006430 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80063c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063cc:	d111      	bne.n	80063f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063d6:	d004      	beq.n	80063e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063e0:	d107      	bne.n	80063f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063fa:	d10f      	bne.n	800641c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800641a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800642c:	2303      	movs	r3, #3
 800642e:	e010      	b.n	8006452 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006436:	2300      	movs	r3, #0
 8006438:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	3b01      	subs	r3, #1
 800643e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	689a      	ldr	r2, [r3, #8]
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	4013      	ands	r3, r2
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	429a      	cmp	r2, r3
 800644e:	d196      	bne.n	800637e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3728      	adds	r7, #40	@ 0x28
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	20000000 	.word	0x20000000

08006460 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af02      	add	r7, sp, #8
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006474:	d111      	bne.n	800649a <SPI_EndRxTransaction+0x3a>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800647e:	d004      	beq.n	800648a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006488:	d107      	bne.n	800649a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006498:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	2200      	movs	r2, #0
 80064a2:	2180      	movs	r1, #128	@ 0x80
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f7ff febd 	bl	8006224 <SPI_WaitFlagStateUntilTimeout>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d007      	beq.n	80064c0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064b4:	f043 0220 	orr.w	r2, r3, #32
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e023      	b.n	8006508 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064c8:	d11d      	bne.n	8006506 <SPI_EndRxTransaction+0xa6>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d2:	d004      	beq.n	80064de <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064dc:	d113      	bne.n	8006506 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f7ff ff22 	bl	8006334 <SPI_WaitFifoStateUntilTimeout>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d007      	beq.n	8006506 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064fa:	f043 0220 	orr.w	r2, r3, #32
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e000      	b.n	8006508 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af02      	add	r7, sp, #8
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2200      	movs	r2, #0
 8006524:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f7ff ff03 	bl	8006334 <SPI_WaitFifoStateUntilTimeout>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d007      	beq.n	8006544 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006538:	f043 0220 	orr.w	r2, r3, #32
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e027      	b.n	8006594 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	2200      	movs	r2, #0
 800654c:	2180      	movs	r1, #128	@ 0x80
 800654e:	68f8      	ldr	r0, [r7, #12]
 8006550:	f7ff fe68 	bl	8006224 <SPI_WaitFlagStateUntilTimeout>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800655e:	f043 0220 	orr.w	r2, r3, #32
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e014      	b.n	8006594 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	2200      	movs	r2, #0
 8006572:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f7ff fedc 	bl	8006334 <SPI_WaitFifoStateUntilTimeout>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d007      	beq.n	8006592 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006586:	f043 0220 	orr.w	r2, r3, #32
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e000      	b.n	8006594 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3710      	adds	r7, #16
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}

0800659c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e049      	b.n	8006642 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fb fc3a 	bl	8001e3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	3304      	adds	r3, #4
 80065d8:	4619      	mov	r1, r3
 80065da:	4610      	mov	r0, r2
 80065dc:	f000 faf0 	bl	8006bc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3708      	adds	r7, #8
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
	...

0800664c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d109      	bne.n	8006670 <HAL_TIM_PWM_Start+0x24>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006662:	b2db      	uxtb	r3, r3
 8006664:	2b01      	cmp	r3, #1
 8006666:	bf14      	ite	ne
 8006668:	2301      	movne	r3, #1
 800666a:	2300      	moveq	r3, #0
 800666c:	b2db      	uxtb	r3, r3
 800666e:	e03c      	b.n	80066ea <HAL_TIM_PWM_Start+0x9e>
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b04      	cmp	r3, #4
 8006674:	d109      	bne.n	800668a <HAL_TIM_PWM_Start+0x3e>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b01      	cmp	r3, #1
 8006680:	bf14      	ite	ne
 8006682:	2301      	movne	r3, #1
 8006684:	2300      	moveq	r3, #0
 8006686:	b2db      	uxtb	r3, r3
 8006688:	e02f      	b.n	80066ea <HAL_TIM_PWM_Start+0x9e>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b08      	cmp	r3, #8
 800668e:	d109      	bne.n	80066a4 <HAL_TIM_PWM_Start+0x58>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b01      	cmp	r3, #1
 800669a:	bf14      	ite	ne
 800669c:	2301      	movne	r3, #1
 800669e:	2300      	moveq	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	e022      	b.n	80066ea <HAL_TIM_PWM_Start+0x9e>
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	2b0c      	cmp	r3, #12
 80066a8:	d109      	bne.n	80066be <HAL_TIM_PWM_Start+0x72>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	bf14      	ite	ne
 80066b6:	2301      	movne	r3, #1
 80066b8:	2300      	moveq	r3, #0
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	e015      	b.n	80066ea <HAL_TIM_PWM_Start+0x9e>
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	2b10      	cmp	r3, #16
 80066c2:	d109      	bne.n	80066d8 <HAL_TIM_PWM_Start+0x8c>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	bf14      	ite	ne
 80066d0:	2301      	movne	r3, #1
 80066d2:	2300      	moveq	r3, #0
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	e008      	b.n	80066ea <HAL_TIM_PWM_Start+0x9e>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	bf14      	ite	ne
 80066e4:	2301      	movne	r3, #1
 80066e6:	2300      	moveq	r3, #0
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d001      	beq.n	80066f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e097      	b.n	8006822 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d104      	bne.n	8006702 <HAL_TIM_PWM_Start+0xb6>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006700:	e023      	b.n	800674a <HAL_TIM_PWM_Start+0xfe>
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2b04      	cmp	r3, #4
 8006706:	d104      	bne.n	8006712 <HAL_TIM_PWM_Start+0xc6>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2202      	movs	r2, #2
 800670c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006710:	e01b      	b.n	800674a <HAL_TIM_PWM_Start+0xfe>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b08      	cmp	r3, #8
 8006716:	d104      	bne.n	8006722 <HAL_TIM_PWM_Start+0xd6>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006720:	e013      	b.n	800674a <HAL_TIM_PWM_Start+0xfe>
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	2b0c      	cmp	r3, #12
 8006726:	d104      	bne.n	8006732 <HAL_TIM_PWM_Start+0xe6>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2202      	movs	r2, #2
 800672c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006730:	e00b      	b.n	800674a <HAL_TIM_PWM_Start+0xfe>
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	2b10      	cmp	r3, #16
 8006736:	d104      	bne.n	8006742 <HAL_TIM_PWM_Start+0xf6>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006740:	e003      	b.n	800674a <HAL_TIM_PWM_Start+0xfe>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2202      	movs	r2, #2
 8006746:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2201      	movs	r2, #1
 8006750:	6839      	ldr	r1, [r7, #0]
 8006752:	4618      	mov	r0, r3
 8006754:	f000 fdc6 	bl	80072e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a33      	ldr	r2, [pc, #204]	@ (800682c <HAL_TIM_PWM_Start+0x1e0>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d013      	beq.n	800678a <HAL_TIM_PWM_Start+0x13e>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a32      	ldr	r2, [pc, #200]	@ (8006830 <HAL_TIM_PWM_Start+0x1e4>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d00e      	beq.n	800678a <HAL_TIM_PWM_Start+0x13e>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a30      	ldr	r2, [pc, #192]	@ (8006834 <HAL_TIM_PWM_Start+0x1e8>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d009      	beq.n	800678a <HAL_TIM_PWM_Start+0x13e>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a2f      	ldr	r2, [pc, #188]	@ (8006838 <HAL_TIM_PWM_Start+0x1ec>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d004      	beq.n	800678a <HAL_TIM_PWM_Start+0x13e>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a2d      	ldr	r2, [pc, #180]	@ (800683c <HAL_TIM_PWM_Start+0x1f0>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d101      	bne.n	800678e <HAL_TIM_PWM_Start+0x142>
 800678a:	2301      	movs	r3, #1
 800678c:	e000      	b.n	8006790 <HAL_TIM_PWM_Start+0x144>
 800678e:	2300      	movs	r3, #0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d007      	beq.n	80067a4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a20      	ldr	r2, [pc, #128]	@ (800682c <HAL_TIM_PWM_Start+0x1e0>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d018      	beq.n	80067e0 <HAL_TIM_PWM_Start+0x194>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067b6:	d013      	beq.n	80067e0 <HAL_TIM_PWM_Start+0x194>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a20      	ldr	r2, [pc, #128]	@ (8006840 <HAL_TIM_PWM_Start+0x1f4>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d00e      	beq.n	80067e0 <HAL_TIM_PWM_Start+0x194>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006844 <HAL_TIM_PWM_Start+0x1f8>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d009      	beq.n	80067e0 <HAL_TIM_PWM_Start+0x194>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a17      	ldr	r2, [pc, #92]	@ (8006830 <HAL_TIM_PWM_Start+0x1e4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d004      	beq.n	80067e0 <HAL_TIM_PWM_Start+0x194>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a16      	ldr	r2, [pc, #88]	@ (8006834 <HAL_TIM_PWM_Start+0x1e8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d115      	bne.n	800680c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689a      	ldr	r2, [r3, #8]
 80067e6:	4b18      	ldr	r3, [pc, #96]	@ (8006848 <HAL_TIM_PWM_Start+0x1fc>)
 80067e8:	4013      	ands	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b06      	cmp	r3, #6
 80067f0:	d015      	beq.n	800681e <HAL_TIM_PWM_Start+0x1d2>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067f8:	d011      	beq.n	800681e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f042 0201 	orr.w	r2, r2, #1
 8006808:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800680a:	e008      	b.n	800681e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0201 	orr.w	r2, r2, #1
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	e000      	b.n	8006820 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800681e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	40012c00 	.word	0x40012c00
 8006830:	40013400 	.word	0x40013400
 8006834:	40014000 	.word	0x40014000
 8006838:	40014400 	.word	0x40014400
 800683c:	40014800 	.word	0x40014800
 8006840:	40000400 	.word	0x40000400
 8006844:	40000800 	.word	0x40000800
 8006848:	00010007 	.word	0x00010007

0800684c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d101      	bne.n	8006860 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e097      	b.n	8006990 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006866:	b2db      	uxtb	r3, r3
 8006868:	2b00      	cmp	r3, #0
 800686a:	d106      	bne.n	800687a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7fb fb4b 	bl	8001f10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2202      	movs	r2, #2
 800687e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	6812      	ldr	r2, [r2, #0]
 800688c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8006890:	f023 0307 	bic.w	r3, r3, #7
 8006894:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	3304      	adds	r3, #4
 800689e:	4619      	mov	r1, r3
 80068a0:	4610      	mov	r0, r2
 80068a2:	f000 f98d 	bl	8006bc0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6a1b      	ldr	r3, [r3, #32]
 80068bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ce:	f023 0303 	bic.w	r3, r3, #3
 80068d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	689a      	ldr	r2, [r3, #8]
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	021b      	lsls	r3, r3, #8
 80068de:	4313      	orrs	r3, r2
 80068e0:	693a      	ldr	r2, [r7, #16]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80068ec:	f023 030c 	bic.w	r3, r3, #12
 80068f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	68da      	ldr	r2, [r3, #12]
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	69db      	ldr	r3, [r3, #28]
 8006906:	021b      	lsls	r3, r3, #8
 8006908:	4313      	orrs	r3, r2
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	4313      	orrs	r3, r2
 800690e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	011a      	lsls	r2, r3, #4
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	031b      	lsls	r3, r3, #12
 800691c:	4313      	orrs	r3, r2
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	4313      	orrs	r3, r2
 8006922:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800692a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006932:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	4313      	orrs	r3, r2
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	4313      	orrs	r3, r2
 8006944:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2201      	movs	r2, #1
 8006962:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2201      	movs	r2, #1
 8006982:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3718      	adds	r7, #24
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069a4:	2300      	movs	r3, #0
 80069a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d101      	bne.n	80069b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80069b2:	2302      	movs	r3, #2
 80069b4:	e0ff      	b.n	8006bb6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2b14      	cmp	r3, #20
 80069c2:	f200 80f0 	bhi.w	8006ba6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80069c6:	a201      	add	r2, pc, #4	@ (adr r2, 80069cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069cc:	08006a21 	.word	0x08006a21
 80069d0:	08006ba7 	.word	0x08006ba7
 80069d4:	08006ba7 	.word	0x08006ba7
 80069d8:	08006ba7 	.word	0x08006ba7
 80069dc:	08006a61 	.word	0x08006a61
 80069e0:	08006ba7 	.word	0x08006ba7
 80069e4:	08006ba7 	.word	0x08006ba7
 80069e8:	08006ba7 	.word	0x08006ba7
 80069ec:	08006aa3 	.word	0x08006aa3
 80069f0:	08006ba7 	.word	0x08006ba7
 80069f4:	08006ba7 	.word	0x08006ba7
 80069f8:	08006ba7 	.word	0x08006ba7
 80069fc:	08006ae3 	.word	0x08006ae3
 8006a00:	08006ba7 	.word	0x08006ba7
 8006a04:	08006ba7 	.word	0x08006ba7
 8006a08:	08006ba7 	.word	0x08006ba7
 8006a0c:	08006b25 	.word	0x08006b25
 8006a10:	08006ba7 	.word	0x08006ba7
 8006a14:	08006ba7 	.word	0x08006ba7
 8006a18:	08006ba7 	.word	0x08006ba7
 8006a1c:	08006b65 	.word	0x08006b65
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68b9      	ldr	r1, [r7, #8]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 f966 	bl	8006cf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699a      	ldr	r2, [r3, #24]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f042 0208 	orr.w	r2, r2, #8
 8006a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699a      	ldr	r2, [r3, #24]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0204 	bic.w	r2, r2, #4
 8006a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6999      	ldr	r1, [r3, #24]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	691a      	ldr	r2, [r3, #16]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	619a      	str	r2, [r3, #24]
      break;
 8006a5e:	e0a5      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68b9      	ldr	r1, [r7, #8]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 f9d6 	bl	8006e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699a      	ldr	r2, [r3, #24]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	699a      	ldr	r2, [r3, #24]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6999      	ldr	r1, [r3, #24]
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	021a      	lsls	r2, r3, #8
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	619a      	str	r2, [r3, #24]
      break;
 8006aa0:	e084      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68b9      	ldr	r1, [r7, #8]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 fa3f 	bl	8006f2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	69da      	ldr	r2, [r3, #28]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f042 0208 	orr.w	r2, r2, #8
 8006abc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	69da      	ldr	r2, [r3, #28]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f022 0204 	bic.w	r2, r2, #4
 8006acc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	69d9      	ldr	r1, [r3, #28]
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	691a      	ldr	r2, [r3, #16]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	61da      	str	r2, [r3, #28]
      break;
 8006ae0:	e064      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68b9      	ldr	r1, [r7, #8]
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f000 faa7 	bl	800703c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	69da      	ldr	r2, [r3, #28]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006afc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69da      	ldr	r2, [r3, #28]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	69d9      	ldr	r1, [r3, #28]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	691b      	ldr	r3, [r3, #16]
 8006b18:	021a      	lsls	r2, r3, #8
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	61da      	str	r2, [r3, #28]
      break;
 8006b22:	e043      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	68b9      	ldr	r1, [r7, #8]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f000 fb10 	bl	8007150 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f042 0208 	orr.w	r2, r2, #8
 8006b3e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f022 0204 	bic.w	r2, r2, #4
 8006b4e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	691a      	ldr	r2, [r3, #16]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	430a      	orrs	r2, r1
 8006b60:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006b62:	e023      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68b9      	ldr	r1, [r7, #8]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f000 fb54 	bl	8007218 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b7e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b8e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	021a      	lsls	r2, r3, #8
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	430a      	orrs	r2, r1
 8006ba2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006ba4:	e002      	b.n	8006bac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	75fb      	strb	r3, [r7, #23]
      break;
 8006baa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3718      	adds	r7, #24
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop

08006bc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b085      	sub	sp, #20
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a42      	ldr	r2, [pc, #264]	@ (8006cdc <TIM_Base_SetConfig+0x11c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d00f      	beq.n	8006bf8 <TIM_Base_SetConfig+0x38>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bde:	d00b      	beq.n	8006bf8 <TIM_Base_SetConfig+0x38>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a3f      	ldr	r2, [pc, #252]	@ (8006ce0 <TIM_Base_SetConfig+0x120>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d007      	beq.n	8006bf8 <TIM_Base_SetConfig+0x38>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a3e      	ldr	r2, [pc, #248]	@ (8006ce4 <TIM_Base_SetConfig+0x124>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d003      	beq.n	8006bf8 <TIM_Base_SetConfig+0x38>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8006ce8 <TIM_Base_SetConfig+0x128>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d108      	bne.n	8006c0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a33      	ldr	r2, [pc, #204]	@ (8006cdc <TIM_Base_SetConfig+0x11c>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d01b      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c18:	d017      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a30      	ldr	r2, [pc, #192]	@ (8006ce0 <TIM_Base_SetConfig+0x120>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d013      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a2f      	ldr	r2, [pc, #188]	@ (8006ce4 <TIM_Base_SetConfig+0x124>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d00f      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a2e      	ldr	r2, [pc, #184]	@ (8006ce8 <TIM_Base_SetConfig+0x128>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d00b      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a2d      	ldr	r2, [pc, #180]	@ (8006cec <TIM_Base_SetConfig+0x12c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d007      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8006cf0 <TIM_Base_SetConfig+0x130>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d003      	beq.n	8006c4a <TIM_Base_SetConfig+0x8a>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a2b      	ldr	r2, [pc, #172]	@ (8006cf4 <TIM_Base_SetConfig+0x134>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d108      	bne.n	8006c5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	689a      	ldr	r2, [r3, #8]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a16      	ldr	r2, [pc, #88]	@ (8006cdc <TIM_Base_SetConfig+0x11c>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00f      	beq.n	8006ca8 <TIM_Base_SetConfig+0xe8>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a17      	ldr	r2, [pc, #92]	@ (8006ce8 <TIM_Base_SetConfig+0x128>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d00b      	beq.n	8006ca8 <TIM_Base_SetConfig+0xe8>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a16      	ldr	r2, [pc, #88]	@ (8006cec <TIM_Base_SetConfig+0x12c>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d007      	beq.n	8006ca8 <TIM_Base_SetConfig+0xe8>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a15      	ldr	r2, [pc, #84]	@ (8006cf0 <TIM_Base_SetConfig+0x130>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d003      	beq.n	8006ca8 <TIM_Base_SetConfig+0xe8>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a14      	ldr	r2, [pc, #80]	@ (8006cf4 <TIM_Base_SetConfig+0x134>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d103      	bne.n	8006cb0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	691a      	ldr	r2, [r3, #16]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d105      	bne.n	8006cce <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	f023 0201 	bic.w	r2, r3, #1
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	611a      	str	r2, [r3, #16]
  }
}
 8006cce:	bf00      	nop
 8006cd0:	3714      	adds	r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	40012c00 	.word	0x40012c00
 8006ce0:	40000400 	.word	0x40000400
 8006ce4:	40000800 	.word	0x40000800
 8006ce8:	40013400 	.word	0x40013400
 8006cec:	40014000 	.word	0x40014000
 8006cf0:	40014400 	.word	0x40014400
 8006cf4:	40014800 	.word	0x40014800

08006cf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b087      	sub	sp, #28
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	f023 0201 	bic.w	r2, r3, #1
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f023 0303 	bic.w	r3, r3, #3
 8006d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f023 0302 	bic.w	r3, r3, #2
 8006d44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a2c      	ldr	r2, [pc, #176]	@ (8006e04 <TIM_OC1_SetConfig+0x10c>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00f      	beq.n	8006d78 <TIM_OC1_SetConfig+0x80>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a2b      	ldr	r2, [pc, #172]	@ (8006e08 <TIM_OC1_SetConfig+0x110>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d00b      	beq.n	8006d78 <TIM_OC1_SetConfig+0x80>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a2a      	ldr	r2, [pc, #168]	@ (8006e0c <TIM_OC1_SetConfig+0x114>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d007      	beq.n	8006d78 <TIM_OC1_SetConfig+0x80>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a29      	ldr	r2, [pc, #164]	@ (8006e10 <TIM_OC1_SetConfig+0x118>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d003      	beq.n	8006d78 <TIM_OC1_SetConfig+0x80>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a28      	ldr	r2, [pc, #160]	@ (8006e14 <TIM_OC1_SetConfig+0x11c>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d10c      	bne.n	8006d92 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f023 0308 	bic.w	r3, r3, #8
 8006d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f023 0304 	bic.w	r3, r3, #4
 8006d90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a1b      	ldr	r2, [pc, #108]	@ (8006e04 <TIM_OC1_SetConfig+0x10c>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00f      	beq.n	8006dba <TIM_OC1_SetConfig+0xc2>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a1a      	ldr	r2, [pc, #104]	@ (8006e08 <TIM_OC1_SetConfig+0x110>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d00b      	beq.n	8006dba <TIM_OC1_SetConfig+0xc2>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a19      	ldr	r2, [pc, #100]	@ (8006e0c <TIM_OC1_SetConfig+0x114>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d007      	beq.n	8006dba <TIM_OC1_SetConfig+0xc2>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a18      	ldr	r2, [pc, #96]	@ (8006e10 <TIM_OC1_SetConfig+0x118>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d003      	beq.n	8006dba <TIM_OC1_SetConfig+0xc2>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a17      	ldr	r2, [pc, #92]	@ (8006e14 <TIM_OC1_SetConfig+0x11c>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d111      	bne.n	8006dde <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006dc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	621a      	str	r2, [r3, #32]
}
 8006df8:	bf00      	nop
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	40012c00 	.word	0x40012c00
 8006e08:	40013400 	.word	0x40013400
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40014400 	.word	0x40014400
 8006e14:	40014800 	.word	0x40014800

08006e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	f023 0210 	bic.w	r2, r3, #16
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	021b      	lsls	r3, r3, #8
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	f023 0320 	bic.w	r3, r3, #32
 8006e66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	011b      	lsls	r3, r3, #4
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a28      	ldr	r2, [pc, #160]	@ (8006f18 <TIM_OC2_SetConfig+0x100>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d003      	beq.n	8006e84 <TIM_OC2_SetConfig+0x6c>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a27      	ldr	r2, [pc, #156]	@ (8006f1c <TIM_OC2_SetConfig+0x104>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d10d      	bne.n	8006ea0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8006f18 <TIM_OC2_SetConfig+0x100>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d00f      	beq.n	8006ec8 <TIM_OC2_SetConfig+0xb0>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8006f1c <TIM_OC2_SetConfig+0x104>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d00b      	beq.n	8006ec8 <TIM_OC2_SetConfig+0xb0>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a1b      	ldr	r2, [pc, #108]	@ (8006f20 <TIM_OC2_SetConfig+0x108>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d007      	beq.n	8006ec8 <TIM_OC2_SetConfig+0xb0>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a1a      	ldr	r2, [pc, #104]	@ (8006f24 <TIM_OC2_SetConfig+0x10c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d003      	beq.n	8006ec8 <TIM_OC2_SetConfig+0xb0>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a19      	ldr	r2, [pc, #100]	@ (8006f28 <TIM_OC2_SetConfig+0x110>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d113      	bne.n	8006ef0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ece:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ed6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	693a      	ldr	r2, [r7, #16]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685a      	ldr	r2, [r3, #4]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	621a      	str	r2, [r3, #32]
}
 8006f0a:	bf00      	nop
 8006f0c:	371c      	adds	r7, #28
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	40012c00 	.word	0x40012c00
 8006f1c:	40013400 	.word	0x40013400
 8006f20:	40014000 	.word	0x40014000
 8006f24:	40014400 	.word	0x40014400
 8006f28:	40014800 	.word	0x40014800

08006f2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b087      	sub	sp, #28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a1b      	ldr	r3, [r3, #32]
 8006f40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	69db      	ldr	r3, [r3, #28]
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 0303 	bic.w	r3, r3, #3
 8006f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	021b      	lsls	r3, r3, #8
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	4a27      	ldr	r2, [pc, #156]	@ (8007028 <TIM_OC3_SetConfig+0xfc>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d003      	beq.n	8006f96 <TIM_OC3_SetConfig+0x6a>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a26      	ldr	r2, [pc, #152]	@ (800702c <TIM_OC3_SetConfig+0x100>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d10d      	bne.n	8006fb2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	021b      	lsls	r3, r3, #8
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006fb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a1c      	ldr	r2, [pc, #112]	@ (8007028 <TIM_OC3_SetConfig+0xfc>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d00f      	beq.n	8006fda <TIM_OC3_SetConfig+0xae>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800702c <TIM_OC3_SetConfig+0x100>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d00b      	beq.n	8006fda <TIM_OC3_SetConfig+0xae>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a1a      	ldr	r2, [pc, #104]	@ (8007030 <TIM_OC3_SetConfig+0x104>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d007      	beq.n	8006fda <TIM_OC3_SetConfig+0xae>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a19      	ldr	r2, [pc, #100]	@ (8007034 <TIM_OC3_SetConfig+0x108>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d003      	beq.n	8006fda <TIM_OC3_SetConfig+0xae>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a18      	ldr	r2, [pc, #96]	@ (8007038 <TIM_OC3_SetConfig+0x10c>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d113      	bne.n	8007002 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fe0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fe8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	011b      	lsls	r3, r3, #4
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	699b      	ldr	r3, [r3, #24]
 8006ffa:	011b      	lsls	r3, r3, #4
 8006ffc:	693a      	ldr	r2, [r7, #16]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	621a      	str	r2, [r3, #32]
}
 800701c:	bf00      	nop
 800701e:	371c      	adds	r7, #28
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr
 8007028:	40012c00 	.word	0x40012c00
 800702c:	40013400 	.word	0x40013400
 8007030:	40014000 	.word	0x40014000
 8007034:	40014400 	.word	0x40014400
 8007038:	40014800 	.word	0x40014800

0800703c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800706a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800706e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	021b      	lsls	r3, r3, #8
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	4313      	orrs	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800708a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	031b      	lsls	r3, r3, #12
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	4313      	orrs	r3, r2
 8007096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a28      	ldr	r2, [pc, #160]	@ (800713c <TIM_OC4_SetConfig+0x100>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d003      	beq.n	80070a8 <TIM_OC4_SetConfig+0x6c>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a27      	ldr	r2, [pc, #156]	@ (8007140 <TIM_OC4_SetConfig+0x104>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d10d      	bne.n	80070c4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80070ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	031b      	lsls	r3, r3, #12
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a1d      	ldr	r2, [pc, #116]	@ (800713c <TIM_OC4_SetConfig+0x100>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d00f      	beq.n	80070ec <TIM_OC4_SetConfig+0xb0>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a1c      	ldr	r2, [pc, #112]	@ (8007140 <TIM_OC4_SetConfig+0x104>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d00b      	beq.n	80070ec <TIM_OC4_SetConfig+0xb0>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a1b      	ldr	r2, [pc, #108]	@ (8007144 <TIM_OC4_SetConfig+0x108>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d007      	beq.n	80070ec <TIM_OC4_SetConfig+0xb0>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a1a      	ldr	r2, [pc, #104]	@ (8007148 <TIM_OC4_SetConfig+0x10c>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d003      	beq.n	80070ec <TIM_OC4_SetConfig+0xb0>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4a19      	ldr	r2, [pc, #100]	@ (800714c <TIM_OC4_SetConfig+0x110>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d113      	bne.n	8007114 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070f2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80070fa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	695b      	ldr	r3, [r3, #20]
 8007100:	019b      	lsls	r3, r3, #6
 8007102:	693a      	ldr	r2, [r7, #16]
 8007104:	4313      	orrs	r3, r2
 8007106:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	699b      	ldr	r3, [r3, #24]
 800710c:	019b      	lsls	r3, r3, #6
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	4313      	orrs	r3, r2
 8007112:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	621a      	str	r2, [r3, #32]
}
 800712e:	bf00      	nop
 8007130:	371c      	adds	r7, #28
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	40012c00 	.word	0x40012c00
 8007140:	40013400 	.word	0x40013400
 8007144:	40014000 	.word	0x40014000
 8007148:	40014400 	.word	0x40014400
 800714c:	40014800 	.word	0x40014800

08007150 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007150:	b480      	push	{r7}
 8007152:	b087      	sub	sp, #28
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800717e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	4313      	orrs	r3, r2
 800718c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007194:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	041b      	lsls	r3, r3, #16
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4313      	orrs	r3, r2
 80071a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a17      	ldr	r2, [pc, #92]	@ (8007204 <TIM_OC5_SetConfig+0xb4>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d00f      	beq.n	80071ca <TIM_OC5_SetConfig+0x7a>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a16      	ldr	r2, [pc, #88]	@ (8007208 <TIM_OC5_SetConfig+0xb8>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d00b      	beq.n	80071ca <TIM_OC5_SetConfig+0x7a>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a15      	ldr	r2, [pc, #84]	@ (800720c <TIM_OC5_SetConfig+0xbc>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d007      	beq.n	80071ca <TIM_OC5_SetConfig+0x7a>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a14      	ldr	r2, [pc, #80]	@ (8007210 <TIM_OC5_SetConfig+0xc0>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d003      	beq.n	80071ca <TIM_OC5_SetConfig+0x7a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a13      	ldr	r2, [pc, #76]	@ (8007214 <TIM_OC5_SetConfig+0xc4>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d109      	bne.n	80071de <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	021b      	lsls	r3, r3, #8
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	4313      	orrs	r3, r2
 80071dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	621a      	str	r2, [r3, #32]
}
 80071f8:	bf00      	nop
 80071fa:	371c      	adds	r7, #28
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	40012c00 	.word	0x40012c00
 8007208:	40013400 	.word	0x40013400
 800720c:	40014000 	.word	0x40014000
 8007210:	40014400 	.word	0x40014400
 8007214:	40014800 	.word	0x40014800

08007218 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a1b      	ldr	r3, [r3, #32]
 800722c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800723e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007246:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800724a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	021b      	lsls	r3, r3, #8
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	4313      	orrs	r3, r2
 8007256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800725e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	051b      	lsls	r3, r3, #20
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	4313      	orrs	r3, r2
 800726a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a18      	ldr	r2, [pc, #96]	@ (80072d0 <TIM_OC6_SetConfig+0xb8>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d00f      	beq.n	8007294 <TIM_OC6_SetConfig+0x7c>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a17      	ldr	r2, [pc, #92]	@ (80072d4 <TIM_OC6_SetConfig+0xbc>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d00b      	beq.n	8007294 <TIM_OC6_SetConfig+0x7c>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a16      	ldr	r2, [pc, #88]	@ (80072d8 <TIM_OC6_SetConfig+0xc0>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d007      	beq.n	8007294 <TIM_OC6_SetConfig+0x7c>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a15      	ldr	r2, [pc, #84]	@ (80072dc <TIM_OC6_SetConfig+0xc4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d003      	beq.n	8007294 <TIM_OC6_SetConfig+0x7c>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	4a14      	ldr	r2, [pc, #80]	@ (80072e0 <TIM_OC6_SetConfig+0xc8>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d109      	bne.n	80072a8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800729a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	029b      	lsls	r3, r3, #10
 80072a2:	697a      	ldr	r2, [r7, #20]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	697a      	ldr	r2, [r7, #20]
 80072ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	685a      	ldr	r2, [r3, #4]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	693a      	ldr	r2, [r7, #16]
 80072c0:	621a      	str	r2, [r3, #32]
}
 80072c2:	bf00      	nop
 80072c4:	371c      	adds	r7, #28
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	40012c00 	.word	0x40012c00
 80072d4:	40013400 	.word	0x40013400
 80072d8:	40014000 	.word	0x40014000
 80072dc:	40014400 	.word	0x40014400
 80072e0:	40014800 	.word	0x40014800

080072e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	f003 031f 	and.w	r3, r3, #31
 80072f6:	2201      	movs	r2, #1
 80072f8:	fa02 f303 	lsl.w	r3, r2, r3
 80072fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6a1a      	ldr	r2, [r3, #32]
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	43db      	mvns	r3, r3
 8007306:	401a      	ands	r2, r3
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6a1a      	ldr	r2, [r3, #32]
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	f003 031f 	and.w	r3, r3, #31
 8007316:	6879      	ldr	r1, [r7, #4]
 8007318:	fa01 f303 	lsl.w	r3, r1, r3
 800731c:	431a      	orrs	r2, r3
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	621a      	str	r2, [r3, #32]
}
 8007322:	bf00      	nop
 8007324:	371c      	adds	r7, #28
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
	...

08007330 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007340:	2b01      	cmp	r3, #1
 8007342:	d101      	bne.n	8007348 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007344:	2302      	movs	r3, #2
 8007346:	e065      	b.n	8007414 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a2c      	ldr	r2, [pc, #176]	@ (8007420 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d004      	beq.n	800737c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a2b      	ldr	r2, [pc, #172]	@ (8007424 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d108      	bne.n	800738e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007382:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007398:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007420 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d018      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073be:	d013      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a18      	ldr	r2, [pc, #96]	@ (8007428 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d00e      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a17      	ldr	r2, [pc, #92]	@ (800742c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d009      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a12      	ldr	r2, [pc, #72]	@ (8007424 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d004      	beq.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a13      	ldr	r2, [pc, #76]	@ (8007430 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d10c      	bne.n	8007402 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68ba      	ldr	r2, [r7, #8]
 8007400:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr
 8007420:	40012c00 	.word	0x40012c00
 8007424:	40013400 	.word	0x40013400
 8007428:	40000400 	.word	0x40000400
 800742c:	40000800 	.word	0x40000800
 8007430:	40014000 	.word	0x40014000

08007434 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007434:	b480      	push	{r7}
 8007436:	b085      	sub	sp, #20
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800743e:	2300      	movs	r3, #0
 8007440:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007448:	2b01      	cmp	r3, #1
 800744a:	d101      	bne.n	8007450 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800744c:	2302      	movs	r3, #2
 800744e:	e073      	b.n	8007538 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	4313      	orrs	r3, r2
 8007464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	4313      	orrs	r3, r2
 8007472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	4313      	orrs	r3, r2
 8007480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	4313      	orrs	r3, r2
 800749c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	695b      	ldr	r3, [r3, #20]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b6:	4313      	orrs	r3, r2
 80074b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	041b      	lsls	r3, r3, #16
 80074c6:	4313      	orrs	r3, r2
 80074c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	69db      	ldr	r3, [r3, #28]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a19      	ldr	r2, [pc, #100]	@ (8007544 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d004      	beq.n	80074ec <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a18      	ldr	r2, [pc, #96]	@ (8007548 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d11c      	bne.n	8007526 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f6:	051b      	lsls	r3, r3, #20
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	6a1b      	ldr	r3, [r3, #32]
 8007506:	4313      	orrs	r3, r2
 8007508:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007514:	4313      	orrs	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007522:	4313      	orrs	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	68fa      	ldr	r2, [r7, #12]
 800752c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3714      	adds	r7, #20
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr
 8007544:	40012c00 	.word	0x40012c00
 8007548:	40013400 	.word	0x40013400

0800754c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e042      	b.n	80075e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007564:	2b00      	cmp	r3, #0
 8007566:	d106      	bne.n	8007576 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7fa fe3f 	bl	80021f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2224      	movs	r2, #36	@ 0x24
 800757a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f022 0201 	bic.w	r2, r2, #1
 800758c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007592:	2b00      	cmp	r3, #0
 8007594:	d002      	beq.n	800759c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 fcc0 	bl	8007f1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 f9f1 	bl	8007984 <UART_SetConfig>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d101      	bne.n	80075ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e01b      	b.n	80075e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	685a      	ldr	r2, [r3, #4]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80075ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	689a      	ldr	r2, [r3, #8]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f042 0201 	orr.w	r2, r2, #1
 80075da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 fd3f 	bl	8008060 <UART_CheckIdleState>
 80075e2:	4603      	mov	r3, r0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3708      	adds	r7, #8
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b08a      	sub	sp, #40	@ 0x28
 80075f0:	af02      	add	r7, sp, #8
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	603b      	str	r3, [r7, #0]
 80075f8:	4613      	mov	r3, r2
 80075fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007602:	2b20      	cmp	r3, #32
 8007604:	d17b      	bne.n	80076fe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d002      	beq.n	8007612 <HAL_UART_Transmit+0x26>
 800760c:	88fb      	ldrh	r3, [r7, #6]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e074      	b.n	8007700 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2221      	movs	r2, #33	@ 0x21
 8007622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007626:	f7fb fb57 	bl	8002cd8 <HAL_GetTick>
 800762a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	88fa      	ldrh	r2, [r7, #6]
 8007638:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007644:	d108      	bne.n	8007658 <HAL_UART_Transmit+0x6c>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d104      	bne.n	8007658 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800764e:	2300      	movs	r3, #0
 8007650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	61bb      	str	r3, [r7, #24]
 8007656:	e003      	b.n	8007660 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800765c:	2300      	movs	r3, #0
 800765e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007660:	e030      	b.n	80076c4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	9300      	str	r3, [sp, #0]
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	2200      	movs	r2, #0
 800766a:	2180      	movs	r1, #128	@ 0x80
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f000 fda1 	bl	80081b4 <UART_WaitOnFlagUntilTimeout>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d005      	beq.n	8007684 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2220      	movs	r2, #32
 800767c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007680:	2303      	movs	r3, #3
 8007682:	e03d      	b.n	8007700 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10b      	bne.n	80076a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	881b      	ldrh	r3, [r3, #0]
 800768e:	461a      	mov	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007698:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	3302      	adds	r3, #2
 800769e:	61bb      	str	r3, [r7, #24]
 80076a0:	e007      	b.n	80076b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	781a      	ldrb	r2, [r3, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	3301      	adds	r3, #1
 80076b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	3b01      	subs	r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1c8      	bne.n	8007662 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	2200      	movs	r2, #0
 80076d8:	2140      	movs	r1, #64	@ 0x40
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 fd6a 	bl	80081b4 <UART_WaitOnFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d005      	beq.n	80076f2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2220      	movs	r2, #32
 80076ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e006      	b.n	8007700 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2220      	movs	r2, #32
 80076f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80076fa:	2300      	movs	r3, #0
 80076fc:	e000      	b.n	8007700 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80076fe:	2302      	movs	r3, #2
  }
}
 8007700:	4618      	mov	r0, r3
 8007702:	3720      	adds	r7, #32
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b08a      	sub	sp, #40	@ 0x28
 800770c:	af02      	add	r7, sp, #8
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	603b      	str	r3, [r7, #0]
 8007714:	4613      	mov	r3, r2
 8007716:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800771e:	2b20      	cmp	r3, #32
 8007720:	f040 80b5 	bne.w	800788e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d002      	beq.n	8007730 <HAL_UART_Receive+0x28>
 800772a:	88fb      	ldrh	r3, [r7, #6]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d101      	bne.n	8007734 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e0ad      	b.n	8007890 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2200      	movs	r2, #0
 8007738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2222      	movs	r2, #34	@ 0x22
 8007740:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2200      	movs	r2, #0
 8007748:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800774a:	f7fb fac5 	bl	8002cd8 <HAL_GetTick>
 800774e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	88fa      	ldrh	r2, [r7, #6]
 8007754:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	88fa      	ldrh	r2, [r7, #6]
 800775c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007768:	d10e      	bne.n	8007788 <HAL_UART_Receive+0x80>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d105      	bne.n	800777e <HAL_UART_Receive+0x76>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007778:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800777c:	e02d      	b.n	80077da <HAL_UART_Receive+0xd2>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	22ff      	movs	r2, #255	@ 0xff
 8007782:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007786:	e028      	b.n	80077da <HAL_UART_Receive+0xd2>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d10d      	bne.n	80077ac <HAL_UART_Receive+0xa4>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d104      	bne.n	80077a2 <HAL_UART_Receive+0x9a>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	22ff      	movs	r2, #255	@ 0xff
 800779c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077a0:	e01b      	b.n	80077da <HAL_UART_Receive+0xd2>
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	227f      	movs	r2, #127	@ 0x7f
 80077a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077aa:	e016      	b.n	80077da <HAL_UART_Receive+0xd2>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077b4:	d10d      	bne.n	80077d2 <HAL_UART_Receive+0xca>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d104      	bne.n	80077c8 <HAL_UART_Receive+0xc0>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	227f      	movs	r2, #127	@ 0x7f
 80077c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077c6:	e008      	b.n	80077da <HAL_UART_Receive+0xd2>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	223f      	movs	r2, #63	@ 0x3f
 80077cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077d0:	e003      	b.n	80077da <HAL_UART_Receive+0xd2>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80077e0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077ea:	d108      	bne.n	80077fe <HAL_UART_Receive+0xf6>
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d104      	bne.n	80077fe <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80077f4:	2300      	movs	r3, #0
 80077f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	61bb      	str	r3, [r7, #24]
 80077fc:	e003      	b.n	8007806 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007802:	2300      	movs	r3, #0
 8007804:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007806:	e036      	b.n	8007876 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	2200      	movs	r2, #0
 8007810:	2120      	movs	r1, #32
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 fcce 	bl	80081b4 <UART_WaitOnFlagUntilTimeout>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d005      	beq.n	800782a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2220      	movs	r2, #32
 8007822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	e032      	b.n	8007890 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10c      	bne.n	800784a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007836:	b29a      	uxth	r2, r3
 8007838:	8a7b      	ldrh	r3, [r7, #18]
 800783a:	4013      	ands	r3, r2
 800783c:	b29a      	uxth	r2, r3
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007842:	69bb      	ldr	r3, [r7, #24]
 8007844:	3302      	adds	r3, #2
 8007846:	61bb      	str	r3, [r7, #24]
 8007848:	e00c      	b.n	8007864 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007850:	b2da      	uxtb	r2, r3
 8007852:	8a7b      	ldrh	r3, [r7, #18]
 8007854:	b2db      	uxtb	r3, r3
 8007856:	4013      	ands	r3, r2
 8007858:	b2da      	uxtb	r2, r3
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	3301      	adds	r3, #1
 8007862:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800786a:	b29b      	uxth	r3, r3
 800786c:	3b01      	subs	r3, #1
 800786e:	b29a      	uxth	r2, r3
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800787c:	b29b      	uxth	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1c2      	bne.n	8007808 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2220      	movs	r2, #32
 8007886:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800788a:	2300      	movs	r3, #0
 800788c:	e000      	b.n	8007890 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800788e:	2302      	movs	r3, #2
  }
}
 8007890:	4618      	mov	r0, r3
 8007892:	3720      	adds	r7, #32
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b08a      	sub	sp, #40	@ 0x28
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	4613      	mov	r3, r2
 80078a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078ac:	2b20      	cmp	r3, #32
 80078ae:	d137      	bne.n	8007920 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d002      	beq.n	80078bc <HAL_UART_Receive_DMA+0x24>
 80078b6:	88fb      	ldrh	r3, [r7, #6]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d101      	bne.n	80078c0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e030      	b.n	8007922 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a18      	ldr	r2, [pc, #96]	@ (800792c <HAL_UART_Receive_DMA+0x94>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d01f      	beq.n	8007910 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d018      	beq.n	8007910 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	e853 3f00 	ldrex	r3, [r3]
 80078ea:	613b      	str	r3, [r7, #16]
   return(result);
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80078f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	461a      	mov	r2, r3
 80078fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078fc:	623b      	str	r3, [r7, #32]
 80078fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007900:	69f9      	ldr	r1, [r7, #28]
 8007902:	6a3a      	ldr	r2, [r7, #32]
 8007904:	e841 2300 	strex	r3, r2, [r1]
 8007908:	61bb      	str	r3, [r7, #24]
   return(result);
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1e6      	bne.n	80078de <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007910:	88fb      	ldrh	r3, [r7, #6]
 8007912:	461a      	mov	r2, r3
 8007914:	68b9      	ldr	r1, [r7, #8]
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f000 fcba 	bl	8008290 <UART_Start_Receive_DMA>
 800791c:	4603      	mov	r3, r0
 800791e:	e000      	b.n	8007922 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007920:	2302      	movs	r3, #2
  }
}
 8007922:	4618      	mov	r0, r3
 8007924:	3728      	adds	r7, #40	@ 0x28
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	40008000 	.word	0x40008000

08007930 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	460b      	mov	r3, r1
 8007976:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007988:	b08c      	sub	sp, #48	@ 0x30
 800798a:	af00      	add	r7, sp, #0
 800798c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800798e:	2300      	movs	r3, #0
 8007990:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	689a      	ldr	r2, [r3, #8]
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	691b      	ldr	r3, [r3, #16]
 800799c:	431a      	orrs	r2, r3
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	431a      	orrs	r2, r3
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	69db      	ldr	r3, [r3, #28]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	4bab      	ldr	r3, [pc, #684]	@ (8007c60 <UART_SetConfig+0x2dc>)
 80079b4:	4013      	ands	r3, r2
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	6812      	ldr	r2, [r2, #0]
 80079ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079bc:	430b      	orrs	r3, r1
 80079be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	68da      	ldr	r2, [r3, #12]
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	430a      	orrs	r2, r1
 80079d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4aa0      	ldr	r2, [pc, #640]	@ (8007c64 <UART_SetConfig+0x2e0>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d004      	beq.n	80079f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079ec:	4313      	orrs	r3, r2
 80079ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80079fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	6812      	ldr	r2, [r2, #0]
 8007a02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a04:	430b      	orrs	r3, r1
 8007a06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0e:	f023 010f 	bic.w	r1, r3, #15
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a91      	ldr	r2, [pc, #580]	@ (8007c68 <UART_SetConfig+0x2e4>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d125      	bne.n	8007a74 <UART_SetConfig+0xf0>
 8007a28:	4b90      	ldr	r3, [pc, #576]	@ (8007c6c <UART_SetConfig+0x2e8>)
 8007a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	2b03      	cmp	r3, #3
 8007a34:	d81a      	bhi.n	8007a6c <UART_SetConfig+0xe8>
 8007a36:	a201      	add	r2, pc, #4	@ (adr r2, 8007a3c <UART_SetConfig+0xb8>)
 8007a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a3c:	08007a4d 	.word	0x08007a4d
 8007a40:	08007a5d 	.word	0x08007a5d
 8007a44:	08007a55 	.word	0x08007a55
 8007a48:	08007a65 	.word	0x08007a65
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a52:	e0d6      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007a54:	2302      	movs	r3, #2
 8007a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5a:	e0d2      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007a5c:	2304      	movs	r3, #4
 8007a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a62:	e0ce      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007a64:	2308      	movs	r3, #8
 8007a66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a6a:	e0ca      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007a6c:	2310      	movs	r3, #16
 8007a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a72:	e0c6      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a7d      	ldr	r2, [pc, #500]	@ (8007c70 <UART_SetConfig+0x2ec>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d138      	bne.n	8007af0 <UART_SetConfig+0x16c>
 8007a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8007c6c <UART_SetConfig+0x2e8>)
 8007a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a84:	f003 030c 	and.w	r3, r3, #12
 8007a88:	2b0c      	cmp	r3, #12
 8007a8a:	d82d      	bhi.n	8007ae8 <UART_SetConfig+0x164>
 8007a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a94 <UART_SetConfig+0x110>)
 8007a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a92:	bf00      	nop
 8007a94:	08007ac9 	.word	0x08007ac9
 8007a98:	08007ae9 	.word	0x08007ae9
 8007a9c:	08007ae9 	.word	0x08007ae9
 8007aa0:	08007ae9 	.word	0x08007ae9
 8007aa4:	08007ad9 	.word	0x08007ad9
 8007aa8:	08007ae9 	.word	0x08007ae9
 8007aac:	08007ae9 	.word	0x08007ae9
 8007ab0:	08007ae9 	.word	0x08007ae9
 8007ab4:	08007ad1 	.word	0x08007ad1
 8007ab8:	08007ae9 	.word	0x08007ae9
 8007abc:	08007ae9 	.word	0x08007ae9
 8007ac0:	08007ae9 	.word	0x08007ae9
 8007ac4:	08007ae1 	.word	0x08007ae1
 8007ac8:	2300      	movs	r3, #0
 8007aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ace:	e098      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ad6:	e094      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007ad8:	2304      	movs	r3, #4
 8007ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ade:	e090      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007ae0:	2308      	movs	r3, #8
 8007ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ae6:	e08c      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007ae8:	2310      	movs	r3, #16
 8007aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aee:	e088      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a5f      	ldr	r2, [pc, #380]	@ (8007c74 <UART_SetConfig+0x2f0>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d125      	bne.n	8007b46 <UART_SetConfig+0x1c2>
 8007afa:	4b5c      	ldr	r3, [pc, #368]	@ (8007c6c <UART_SetConfig+0x2e8>)
 8007afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b00:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b04:	2b30      	cmp	r3, #48	@ 0x30
 8007b06:	d016      	beq.n	8007b36 <UART_SetConfig+0x1b2>
 8007b08:	2b30      	cmp	r3, #48	@ 0x30
 8007b0a:	d818      	bhi.n	8007b3e <UART_SetConfig+0x1ba>
 8007b0c:	2b20      	cmp	r3, #32
 8007b0e:	d00a      	beq.n	8007b26 <UART_SetConfig+0x1a2>
 8007b10:	2b20      	cmp	r3, #32
 8007b12:	d814      	bhi.n	8007b3e <UART_SetConfig+0x1ba>
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d002      	beq.n	8007b1e <UART_SetConfig+0x19a>
 8007b18:	2b10      	cmp	r3, #16
 8007b1a:	d008      	beq.n	8007b2e <UART_SetConfig+0x1aa>
 8007b1c:	e00f      	b.n	8007b3e <UART_SetConfig+0x1ba>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b24:	e06d      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b26:	2302      	movs	r3, #2
 8007b28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b2c:	e069      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b2e:	2304      	movs	r3, #4
 8007b30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b34:	e065      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b36:	2308      	movs	r3, #8
 8007b38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b3c:	e061      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b3e:	2310      	movs	r3, #16
 8007b40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b44:	e05d      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a4b      	ldr	r2, [pc, #300]	@ (8007c78 <UART_SetConfig+0x2f4>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d125      	bne.n	8007b9c <UART_SetConfig+0x218>
 8007b50:	4b46      	ldr	r3, [pc, #280]	@ (8007c6c <UART_SetConfig+0x2e8>)
 8007b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007b5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007b5c:	d016      	beq.n	8007b8c <UART_SetConfig+0x208>
 8007b5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007b60:	d818      	bhi.n	8007b94 <UART_SetConfig+0x210>
 8007b62:	2b80      	cmp	r3, #128	@ 0x80
 8007b64:	d00a      	beq.n	8007b7c <UART_SetConfig+0x1f8>
 8007b66:	2b80      	cmp	r3, #128	@ 0x80
 8007b68:	d814      	bhi.n	8007b94 <UART_SetConfig+0x210>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <UART_SetConfig+0x1f0>
 8007b6e:	2b40      	cmp	r3, #64	@ 0x40
 8007b70:	d008      	beq.n	8007b84 <UART_SetConfig+0x200>
 8007b72:	e00f      	b.n	8007b94 <UART_SetConfig+0x210>
 8007b74:	2300      	movs	r3, #0
 8007b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b7a:	e042      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b82:	e03e      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b84:	2304      	movs	r3, #4
 8007b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b8a:	e03a      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b8c:	2308      	movs	r3, #8
 8007b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b92:	e036      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b94:	2310      	movs	r3, #16
 8007b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b9a:	e032      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a30      	ldr	r2, [pc, #192]	@ (8007c64 <UART_SetConfig+0x2e0>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d12a      	bne.n	8007bfc <UART_SetConfig+0x278>
 8007ba6:	4b31      	ldr	r3, [pc, #196]	@ (8007c6c <UART_SetConfig+0x2e8>)
 8007ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007bb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bb4:	d01a      	beq.n	8007bec <UART_SetConfig+0x268>
 8007bb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bba:	d81b      	bhi.n	8007bf4 <UART_SetConfig+0x270>
 8007bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bc0:	d00c      	beq.n	8007bdc <UART_SetConfig+0x258>
 8007bc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bc6:	d815      	bhi.n	8007bf4 <UART_SetConfig+0x270>
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d003      	beq.n	8007bd4 <UART_SetConfig+0x250>
 8007bcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bd0:	d008      	beq.n	8007be4 <UART_SetConfig+0x260>
 8007bd2:	e00f      	b.n	8007bf4 <UART_SetConfig+0x270>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bda:	e012      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007bdc:	2302      	movs	r3, #2
 8007bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007be2:	e00e      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007be4:	2304      	movs	r3, #4
 8007be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bea:	e00a      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007bec:	2308      	movs	r3, #8
 8007bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bf2:	e006      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007bf4:	2310      	movs	r3, #16
 8007bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bfa:	e002      	b.n	8007c02 <UART_SetConfig+0x27e>
 8007bfc:	2310      	movs	r3, #16
 8007bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a17      	ldr	r2, [pc, #92]	@ (8007c64 <UART_SetConfig+0x2e0>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	f040 80a8 	bne.w	8007d5e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c0e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007c12:	2b08      	cmp	r3, #8
 8007c14:	d834      	bhi.n	8007c80 <UART_SetConfig+0x2fc>
 8007c16:	a201      	add	r2, pc, #4	@ (adr r2, 8007c1c <UART_SetConfig+0x298>)
 8007c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c1c:	08007c41 	.word	0x08007c41
 8007c20:	08007c81 	.word	0x08007c81
 8007c24:	08007c49 	.word	0x08007c49
 8007c28:	08007c81 	.word	0x08007c81
 8007c2c:	08007c4f 	.word	0x08007c4f
 8007c30:	08007c81 	.word	0x08007c81
 8007c34:	08007c81 	.word	0x08007c81
 8007c38:	08007c81 	.word	0x08007c81
 8007c3c:	08007c57 	.word	0x08007c57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c40:	f7fd fb16 	bl	8005270 <HAL_RCC_GetPCLK1Freq>
 8007c44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c46:	e021      	b.n	8007c8c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c48:	4b0c      	ldr	r3, [pc, #48]	@ (8007c7c <UART_SetConfig+0x2f8>)
 8007c4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c4c:	e01e      	b.n	8007c8c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c4e:	f7fd faa3 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8007c52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c54:	e01a      	b.n	8007c8c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c5c:	e016      	b.n	8007c8c <UART_SetConfig+0x308>
 8007c5e:	bf00      	nop
 8007c60:	cfff69f3 	.word	0xcfff69f3
 8007c64:	40008000 	.word	0x40008000
 8007c68:	40013800 	.word	0x40013800
 8007c6c:	40021000 	.word	0x40021000
 8007c70:	40004400 	.word	0x40004400
 8007c74:	40004800 	.word	0x40004800
 8007c78:	40004c00 	.word	0x40004c00
 8007c7c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007c80:	2300      	movs	r3, #0
 8007c82:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 812a 	beq.w	8007ee8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c98:	4a9e      	ldr	r2, [pc, #632]	@ (8007f14 <UART_SetConfig+0x590>)
 8007c9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ca6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	685a      	ldr	r2, [r3, #4]
 8007cac:	4613      	mov	r3, r2
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	4413      	add	r3, r2
 8007cb2:	69ba      	ldr	r2, [r7, #24]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d305      	bcc.n	8007cc4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007cbe:	69ba      	ldr	r2, [r7, #24]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d903      	bls.n	8007ccc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007cca:	e10d      	b.n	8007ee8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cce:	2200      	movs	r2, #0
 8007cd0:	60bb      	str	r3, [r7, #8]
 8007cd2:	60fa      	str	r2, [r7, #12]
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd8:	4a8e      	ldr	r2, [pc, #568]	@ (8007f14 <UART_SetConfig+0x590>)
 8007cda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	603b      	str	r3, [r7, #0]
 8007ce4:	607a      	str	r2, [r7, #4]
 8007ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007cee:	f7f8 fff3 	bl	8000cd8 <__aeabi_uldivmod>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	4610      	mov	r0, r2
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	f04f 0200 	mov.w	r2, #0
 8007cfe:	f04f 0300 	mov.w	r3, #0
 8007d02:	020b      	lsls	r3, r1, #8
 8007d04:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007d08:	0202      	lsls	r2, r0, #8
 8007d0a:	6979      	ldr	r1, [r7, #20]
 8007d0c:	6849      	ldr	r1, [r1, #4]
 8007d0e:	0849      	lsrs	r1, r1, #1
 8007d10:	2000      	movs	r0, #0
 8007d12:	460c      	mov	r4, r1
 8007d14:	4605      	mov	r5, r0
 8007d16:	eb12 0804 	adds.w	r8, r2, r4
 8007d1a:	eb43 0905 	adc.w	r9, r3, r5
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	469a      	mov	sl, r3
 8007d26:	4693      	mov	fp, r2
 8007d28:	4652      	mov	r2, sl
 8007d2a:	465b      	mov	r3, fp
 8007d2c:	4640      	mov	r0, r8
 8007d2e:	4649      	mov	r1, r9
 8007d30:	f7f8 ffd2 	bl	8000cd8 <__aeabi_uldivmod>
 8007d34:	4602      	mov	r2, r0
 8007d36:	460b      	mov	r3, r1
 8007d38:	4613      	mov	r3, r2
 8007d3a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d3c:	6a3b      	ldr	r3, [r7, #32]
 8007d3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d42:	d308      	bcc.n	8007d56 <UART_SetConfig+0x3d2>
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d4a:	d204      	bcs.n	8007d56 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	6a3a      	ldr	r2, [r7, #32]
 8007d52:	60da      	str	r2, [r3, #12]
 8007d54:	e0c8      	b.n	8007ee8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007d5c:	e0c4      	b.n	8007ee8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d66:	d167      	bne.n	8007e38 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8007d68:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d828      	bhi.n	8007dc2 <UART_SetConfig+0x43e>
 8007d70:	a201      	add	r2, pc, #4	@ (adr r2, 8007d78 <UART_SetConfig+0x3f4>)
 8007d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d76:	bf00      	nop
 8007d78:	08007d9d 	.word	0x08007d9d
 8007d7c:	08007da5 	.word	0x08007da5
 8007d80:	08007dad 	.word	0x08007dad
 8007d84:	08007dc3 	.word	0x08007dc3
 8007d88:	08007db3 	.word	0x08007db3
 8007d8c:	08007dc3 	.word	0x08007dc3
 8007d90:	08007dc3 	.word	0x08007dc3
 8007d94:	08007dc3 	.word	0x08007dc3
 8007d98:	08007dbb 	.word	0x08007dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d9c:	f7fd fa68 	bl	8005270 <HAL_RCC_GetPCLK1Freq>
 8007da0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007da2:	e014      	b.n	8007dce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007da4:	f7fd fa7a 	bl	800529c <HAL_RCC_GetPCLK2Freq>
 8007da8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007daa:	e010      	b.n	8007dce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dac:	4b5a      	ldr	r3, [pc, #360]	@ (8007f18 <UART_SetConfig+0x594>)
 8007dae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007db0:	e00d      	b.n	8007dce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007db2:	f7fd f9f1 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8007db6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007db8:	e009      	b.n	8007dce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007dc0:	e005      	b.n	8007dce <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007dcc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 8089 	beq.w	8007ee8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dda:	4a4e      	ldr	r2, [pc, #312]	@ (8007f14 <UART_SetConfig+0x590>)
 8007ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de0:	461a      	mov	r2, r3
 8007de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007de8:	005a      	lsls	r2, r3, #1
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	085b      	lsrs	r3, r3, #1
 8007df0:	441a      	add	r2, r3
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dfa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dfc:	6a3b      	ldr	r3, [r7, #32]
 8007dfe:	2b0f      	cmp	r3, #15
 8007e00:	d916      	bls.n	8007e30 <UART_SetConfig+0x4ac>
 8007e02:	6a3b      	ldr	r3, [r7, #32]
 8007e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e08:	d212      	bcs.n	8007e30 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	f023 030f 	bic.w	r3, r3, #15
 8007e12:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e14:	6a3b      	ldr	r3, [r7, #32]
 8007e16:	085b      	lsrs	r3, r3, #1
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	f003 0307 	and.w	r3, r3, #7
 8007e1e:	b29a      	uxth	r2, r3
 8007e20:	8bfb      	ldrh	r3, [r7, #30]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	8bfa      	ldrh	r2, [r7, #30]
 8007e2c:	60da      	str	r2, [r3, #12]
 8007e2e:	e05b      	b.n	8007ee8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e36:	e057      	b.n	8007ee8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e3c:	2b08      	cmp	r3, #8
 8007e3e:	d828      	bhi.n	8007e92 <UART_SetConfig+0x50e>
 8007e40:	a201      	add	r2, pc, #4	@ (adr r2, 8007e48 <UART_SetConfig+0x4c4>)
 8007e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e46:	bf00      	nop
 8007e48:	08007e6d 	.word	0x08007e6d
 8007e4c:	08007e75 	.word	0x08007e75
 8007e50:	08007e7d 	.word	0x08007e7d
 8007e54:	08007e93 	.word	0x08007e93
 8007e58:	08007e83 	.word	0x08007e83
 8007e5c:	08007e93 	.word	0x08007e93
 8007e60:	08007e93 	.word	0x08007e93
 8007e64:	08007e93 	.word	0x08007e93
 8007e68:	08007e8b 	.word	0x08007e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e6c:	f7fd fa00 	bl	8005270 <HAL_RCC_GetPCLK1Freq>
 8007e70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e72:	e014      	b.n	8007e9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e74:	f7fd fa12 	bl	800529c <HAL_RCC_GetPCLK2Freq>
 8007e78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e7a:	e010      	b.n	8007e9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e7c:	4b26      	ldr	r3, [pc, #152]	@ (8007f18 <UART_SetConfig+0x594>)
 8007e7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e80:	e00d      	b.n	8007e9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e82:	f7fd f989 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8007e86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e88:	e009      	b.n	8007e9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e90:	e005      	b.n	8007e9e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e9c:	bf00      	nop
    }

    if (pclk != 0U)
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d021      	beq.n	8007ee8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea8:	4a1a      	ldr	r2, [pc, #104]	@ (8007f14 <UART_SetConfig+0x590>)
 8007eaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	085b      	lsrs	r3, r3, #1
 8007ebc:	441a      	add	r2, r3
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ec8:	6a3b      	ldr	r3, [r7, #32]
 8007eca:	2b0f      	cmp	r3, #15
 8007ecc:	d909      	bls.n	8007ee2 <UART_SetConfig+0x55e>
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ed4:	d205      	bcs.n	8007ee2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	60da      	str	r2, [r3, #12]
 8007ee0:	e002      	b.n	8007ee8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	2200      	movs	r2, #0
 8007efc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	2200      	movs	r2, #0
 8007f02:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007f04:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3730      	adds	r7, #48	@ 0x30
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f12:	bf00      	nop
 8007f14:	0800d9e8 	.word	0x0800d9e8
 8007f18:	00f42400 	.word	0x00f42400

08007f1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f28:	f003 0308 	and.w	r3, r3, #8
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00a      	beq.n	8007f46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	430a      	orrs	r2, r1
 8007f44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4a:	f003 0301 	and.w	r3, r3, #1
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00a      	beq.n	8007f68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	430a      	orrs	r2, r1
 8007f66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f6c:	f003 0302 	and.w	r3, r3, #2
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00a      	beq.n	8007f8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	430a      	orrs	r2, r1
 8007f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8e:	f003 0304 	and.w	r3, r3, #4
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00a      	beq.n	8007fac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	430a      	orrs	r2, r1
 8007faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fb0:	f003 0310 	and.w	r3, r3, #16
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00a      	beq.n	8007fce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	430a      	orrs	r2, r1
 8007fcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd2:	f003 0320 	and.w	r3, r3, #32
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d00a      	beq.n	8007ff0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	430a      	orrs	r2, r1
 8007fee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d01a      	beq.n	8008032 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	430a      	orrs	r2, r1
 8008010:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008016:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800801a:	d10a      	bne.n	8008032 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	430a      	orrs	r2, r1
 8008030:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00a      	beq.n	8008054 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	430a      	orrs	r2, r1
 8008052:	605a      	str	r2, [r3, #4]
  }
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b098      	sub	sp, #96	@ 0x60
 8008064:	af02      	add	r7, sp, #8
 8008066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008070:	f7fa fe32 	bl	8002cd8 <HAL_GetTick>
 8008074:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 0308 	and.w	r3, r3, #8
 8008080:	2b08      	cmp	r3, #8
 8008082:	d12f      	bne.n	80080e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008084:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008088:	9300      	str	r3, [sp, #0]
 800808a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800808c:	2200      	movs	r2, #0
 800808e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f88e 	bl	80081b4 <UART_WaitOnFlagUntilTimeout>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d022      	beq.n	80080e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a6:	e853 3f00 	ldrex	r3, [r3]
 80080aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	461a      	mov	r2, r3
 80080ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80080be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080c4:	e841 2300 	strex	r3, r2, [r1]
 80080c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1e6      	bne.n	800809e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2220      	movs	r2, #32
 80080d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080e0:	2303      	movs	r3, #3
 80080e2:	e063      	b.n	80081ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0304 	and.w	r3, r3, #4
 80080ee:	2b04      	cmp	r3, #4
 80080f0:	d149      	bne.n	8008186 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080f2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080fa:	2200      	movs	r2, #0
 80080fc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f857 	bl	80081b4 <UART_WaitOnFlagUntilTimeout>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d03c      	beq.n	8008186 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008114:	e853 3f00 	ldrex	r3, [r3]
 8008118:	623b      	str	r3, [r7, #32]
   return(result);
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008120:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	461a      	mov	r2, r3
 8008128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800812a:	633b      	str	r3, [r7, #48]	@ 0x30
 800812c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008130:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008132:	e841 2300 	strex	r3, r2, [r1]
 8008136:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1e6      	bne.n	800810c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	3308      	adds	r3, #8
 8008144:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	e853 3f00 	ldrex	r3, [r3]
 800814c:	60fb      	str	r3, [r7, #12]
   return(result);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f023 0301 	bic.w	r3, r3, #1
 8008154:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	3308      	adds	r3, #8
 800815c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800815e:	61fa      	str	r2, [r7, #28]
 8008160:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008162:	69b9      	ldr	r1, [r7, #24]
 8008164:	69fa      	ldr	r2, [r7, #28]
 8008166:	e841 2300 	strex	r3, r2, [r1]
 800816a:	617b      	str	r3, [r7, #20]
   return(result);
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1e5      	bne.n	800813e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2220      	movs	r2, #32
 8008176:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e012      	b.n	80081ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2220      	movs	r2, #32
 800818a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2220      	movs	r2, #32
 8008192:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081aa:	2300      	movs	r3, #0
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3758      	adds	r7, #88	@ 0x58
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	60b9      	str	r1, [r7, #8]
 80081be:	603b      	str	r3, [r7, #0]
 80081c0:	4613      	mov	r3, r2
 80081c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081c4:	e04f      	b.n	8008266 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081cc:	d04b      	beq.n	8008266 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081ce:	f7fa fd83 	bl	8002cd8 <HAL_GetTick>
 80081d2:	4602      	mov	r2, r0
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	69ba      	ldr	r2, [r7, #24]
 80081da:	429a      	cmp	r2, r3
 80081dc:	d302      	bcc.n	80081e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e04e      	b.n	8008286 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d037      	beq.n	8008266 <UART_WaitOnFlagUntilTimeout+0xb2>
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	2b80      	cmp	r3, #128	@ 0x80
 80081fa:	d034      	beq.n	8008266 <UART_WaitOnFlagUntilTimeout+0xb2>
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	2b40      	cmp	r3, #64	@ 0x40
 8008200:	d031      	beq.n	8008266 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	69db      	ldr	r3, [r3, #28]
 8008208:	f003 0308 	and.w	r3, r3, #8
 800820c:	2b08      	cmp	r3, #8
 800820e:	d110      	bne.n	8008232 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2208      	movs	r2, #8
 8008216:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008218:	68f8      	ldr	r0, [r7, #12]
 800821a:	f000 f920 	bl	800845e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2208      	movs	r2, #8
 8008222:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e029      	b.n	8008286 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	69db      	ldr	r3, [r3, #28]
 8008238:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800823c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008240:	d111      	bne.n	8008266 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800824a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 f906 	bl	800845e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2220      	movs	r2, #32
 8008256:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008262:	2303      	movs	r3, #3
 8008264:	e00f      	b.n	8008286 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	69da      	ldr	r2, [r3, #28]
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	4013      	ands	r3, r2
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	429a      	cmp	r2, r3
 8008274:	bf0c      	ite	eq
 8008276:	2301      	moveq	r3, #1
 8008278:	2300      	movne	r3, #0
 800827a:	b2db      	uxtb	r3, r3
 800827c:	461a      	mov	r2, r3
 800827e:	79fb      	ldrb	r3, [r7, #7]
 8008280:	429a      	cmp	r2, r3
 8008282:	d0a0      	beq.n	80081c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}
	...

08008290 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b096      	sub	sp, #88	@ 0x58
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	4613      	mov	r3, r2
 800829c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	68ba      	ldr	r2, [r7, #8]
 80082a2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	88fa      	ldrh	r2, [r7, #6]
 80082a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2222      	movs	r2, #34	@ 0x22
 80082b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d02d      	beq.n	8008322 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082cc:	4a40      	ldr	r2, [pc, #256]	@ (80083d0 <UART_Start_Receive_DMA+0x140>)
 80082ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082d6:	4a3f      	ldr	r2, [pc, #252]	@ (80083d4 <UART_Start_Receive_DMA+0x144>)
 80082d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082e0:	4a3d      	ldr	r2, [pc, #244]	@ (80083d8 <UART_Start_Receive_DMA+0x148>)
 80082e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082ea:	2200      	movs	r2, #0
 80082ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	3324      	adds	r3, #36	@ 0x24
 80082fa:	4619      	mov	r1, r3
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008300:	461a      	mov	r2, r3
 8008302:	88fb      	ldrh	r3, [r7, #6]
 8008304:	f7fb fee2 	bl	80040cc <HAL_DMA_Start_IT>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d009      	beq.n	8008322 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2210      	movs	r2, #16
 8008312:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	e051      	b.n	80083c6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d018      	beq.n	800835c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008332:	e853 3f00 	ldrex	r3, [r3]
 8008336:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800833e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	461a      	mov	r2, r3
 8008346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008348:	64bb      	str	r3, [r7, #72]	@ 0x48
 800834a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800834e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008350:	e841 2300 	strex	r3, r2, [r1]
 8008354:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1e6      	bne.n	800832a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3308      	adds	r3, #8
 8008362:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800836c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836e:	f043 0301 	orr.w	r3, r3, #1
 8008372:	653b      	str	r3, [r7, #80]	@ 0x50
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	3308      	adds	r3, #8
 800837a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800837c:	637a      	str	r2, [r7, #52]	@ 0x34
 800837e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008382:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008384:	e841 2300 	strex	r3, r2, [r1]
 8008388:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800838a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e5      	bne.n	800835c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3308      	adds	r3, #8
 8008396:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	e853 3f00 	ldrex	r3, [r3]
 800839e:	613b      	str	r3, [r7, #16]
   return(result);
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3308      	adds	r3, #8
 80083ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80083b0:	623a      	str	r2, [r7, #32]
 80083b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b4:	69f9      	ldr	r1, [r7, #28]
 80083b6:	6a3a      	ldr	r2, [r7, #32]
 80083b8:	e841 2300 	strex	r3, r2, [r1]
 80083bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d1e5      	bne.n	8008390 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3758      	adds	r7, #88	@ 0x58
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	0800852b 	.word	0x0800852b
 80083d4:	08008657 	.word	0x08008657
 80083d8:	08008695 	.word	0x08008695

080083dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80083dc:	b480      	push	{r7}
 80083de:	b08f      	sub	sp, #60	@ 0x3c
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	e853 3f00 	ldrex	r3, [r3]
 80083f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80083f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008402:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008404:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008406:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800840a:	e841 2300 	strex	r3, r2, [r1]
 800840e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008412:	2b00      	cmp	r3, #0
 8008414:	d1e6      	bne.n	80083e4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	3308      	adds	r3, #8
 800841c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	e853 3f00 	ldrex	r3, [r3]
 8008424:	60bb      	str	r3, [r7, #8]
   return(result);
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800842c:	633b      	str	r3, [r7, #48]	@ 0x30
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3308      	adds	r3, #8
 8008434:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008436:	61ba      	str	r2, [r7, #24]
 8008438:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843a:	6979      	ldr	r1, [r7, #20]
 800843c:	69ba      	ldr	r2, [r7, #24]
 800843e:	e841 2300 	strex	r3, r2, [r1]
 8008442:	613b      	str	r3, [r7, #16]
   return(result);
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1e5      	bne.n	8008416 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2220      	movs	r2, #32
 800844e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008452:	bf00      	nop
 8008454:	373c      	adds	r7, #60	@ 0x3c
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800845e:	b480      	push	{r7}
 8008460:	b095      	sub	sp, #84	@ 0x54
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800846e:	e853 3f00 	ldrex	r3, [r3]
 8008472:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008476:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800847a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	461a      	mov	r2, r3
 8008482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008484:	643b      	str	r3, [r7, #64]	@ 0x40
 8008486:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800848a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800848c:	e841 2300 	strex	r3, r2, [r1]
 8008490:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1e6      	bne.n	8008466 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3308      	adds	r3, #8
 800849e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a0:	6a3b      	ldr	r3, [r7, #32]
 80084a2:	e853 3f00 	ldrex	r3, [r3]
 80084a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084ae:	f023 0301 	bic.w	r3, r3, #1
 80084b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3308      	adds	r3, #8
 80084ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80084be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084c4:	e841 2300 	strex	r3, r2, [r1]
 80084c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1e3      	bne.n	8008498 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d118      	bne.n	800850a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	e853 3f00 	ldrex	r3, [r3]
 80084e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	f023 0310 	bic.w	r3, r3, #16
 80084ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084f6:	61bb      	str	r3, [r7, #24]
 80084f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	6979      	ldr	r1, [r7, #20]
 80084fc:	69ba      	ldr	r2, [r7, #24]
 80084fe:	e841 2300 	strex	r3, r2, [r1]
 8008502:	613b      	str	r3, [r7, #16]
   return(result);
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e6      	bne.n	80084d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2220      	movs	r2, #32
 800850e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800851e:	bf00      	nop
 8008520:	3754      	adds	r7, #84	@ 0x54
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b09c      	sub	sp, #112	@ 0x70
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008536:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 0320 	and.w	r3, r3, #32
 8008542:	2b00      	cmp	r3, #0
 8008544:	d171      	bne.n	800862a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008548:	2200      	movs	r2, #0
 800854a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800854e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008556:	e853 3f00 	ldrex	r3, [r3]
 800855a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800855c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800855e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008562:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	461a      	mov	r2, r3
 800856a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800856c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800856e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008570:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008572:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008574:	e841 2300 	strex	r3, r2, [r1]
 8008578:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800857a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1e6      	bne.n	800854e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008580:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3308      	adds	r3, #8
 8008586:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858a:	e853 3f00 	ldrex	r3, [r3]
 800858e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008592:	f023 0301 	bic.w	r3, r3, #1
 8008596:	667b      	str	r3, [r7, #100]	@ 0x64
 8008598:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	3308      	adds	r3, #8
 800859e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80085a0:	647a      	str	r2, [r7, #68]	@ 0x44
 80085a2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085a8:	e841 2300 	strex	r3, r2, [r1]
 80085ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80085ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d1e5      	bne.n	8008580 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3308      	adds	r3, #8
 80085ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085be:	e853 3f00 	ldrex	r3, [r3]
 80085c2:	623b      	str	r3, [r7, #32]
   return(result);
 80085c4:	6a3b      	ldr	r3, [r7, #32]
 80085c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80085cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3308      	adds	r3, #8
 80085d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80085d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80085d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085dc:	e841 2300 	strex	r3, r2, [r1]
 80085e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d1e5      	bne.n	80085b4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80085e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085ea:	2220      	movs	r2, #32
 80085ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d118      	bne.n	800862a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	60fb      	str	r3, [r7, #12]
   return(result);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f023 0310 	bic.w	r3, r3, #16
 800860c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800860e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	461a      	mov	r2, r3
 8008614:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008616:	61fb      	str	r3, [r7, #28]
 8008618:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	69b9      	ldr	r1, [r7, #24]
 800861c:	69fa      	ldr	r2, [r7, #28]
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	617b      	str	r3, [r7, #20]
   return(result);
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e6      	bne.n	80085f8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800862a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800862c:	2200      	movs	r2, #0
 800862e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008630:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008634:	2b01      	cmp	r3, #1
 8008636:	d107      	bne.n	8008648 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008638:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800863a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800863e:	4619      	mov	r1, r3
 8008640:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008642:	f7ff f993 	bl	800796c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008646:	e002      	b.n	800864e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008648:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800864a:	f7ff f971 	bl	8007930 <HAL_UART_RxCpltCallback>
}
 800864e:	bf00      	nop
 8008650:	3770      	adds	r7, #112	@ 0x70
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008656:	b580      	push	{r7, lr}
 8008658:	b084      	sub	sp, #16
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008662:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2201      	movs	r2, #1
 8008668:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800866e:	2b01      	cmp	r3, #1
 8008670:	d109      	bne.n	8008686 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008678:	085b      	lsrs	r3, r3, #1
 800867a:	b29b      	uxth	r3, r3
 800867c:	4619      	mov	r1, r3
 800867e:	68f8      	ldr	r0, [r7, #12]
 8008680:	f7ff f974 	bl	800796c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008684:	e002      	b.n	800868c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f7ff f95c 	bl	8007944 <HAL_UART_RxHalfCpltCallback>
}
 800868c:	bf00      	nop
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b086      	sub	sp, #24
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086a0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086bc:	2b80      	cmp	r3, #128	@ 0x80
 80086be:	d109      	bne.n	80086d4 <UART_DMAError+0x40>
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	2b21      	cmp	r3, #33	@ 0x21
 80086c4:	d106      	bne.n	80086d4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80086ce:	6978      	ldr	r0, [r7, #20]
 80086d0:	f7ff fe84 	bl	80083dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086de:	2b40      	cmp	r3, #64	@ 0x40
 80086e0:	d109      	bne.n	80086f6 <UART_DMAError+0x62>
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2b22      	cmp	r3, #34	@ 0x22
 80086e6:	d106      	bne.n	80086f6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80086f0:	6978      	ldr	r0, [r7, #20]
 80086f2:	f7ff feb4 	bl	800845e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086fc:	f043 0210 	orr.w	r2, r3, #16
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008706:	6978      	ldr	r0, [r7, #20]
 8008708:	f7ff f926 	bl	8007958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800870c:	bf00      	nop
 800870e:	3718      	adds	r7, #24
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008722:	2b01      	cmp	r3, #1
 8008724:	d101      	bne.n	800872a <HAL_UARTEx_DisableFifoMode+0x16>
 8008726:	2302      	movs	r3, #2
 8008728:	e027      	b.n	800877a <HAL_UARTEx_DisableFifoMode+0x66>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2224      	movs	r2, #36	@ 0x24
 8008736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f022 0201 	bic.w	r2, r2, #1
 8008750:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008758:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2220      	movs	r2, #32
 800876c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	3714      	adds	r7, #20
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr

08008786 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b084      	sub	sp, #16
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008796:	2b01      	cmp	r3, #1
 8008798:	d101      	bne.n	800879e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800879a:	2302      	movs	r3, #2
 800879c:	e02d      	b.n	80087fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2224      	movs	r2, #36	@ 0x24
 80087aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f022 0201 	bic.w	r2, r2, #1
 80087c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	683a      	ldr	r2, [r7, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f850 	bl	8008880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2220      	movs	r2, #32
 80087ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087f8:	2300      	movs	r3, #0
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b084      	sub	sp, #16
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
 800880a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008812:	2b01      	cmp	r3, #1
 8008814:	d101      	bne.n	800881a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008816:	2302      	movs	r3, #2
 8008818:	e02d      	b.n	8008876 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2224      	movs	r2, #36	@ 0x24
 8008826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f022 0201 	bic.w	r2, r2, #1
 8008840:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	683a      	ldr	r2, [r7, #0]
 8008852:	430a      	orrs	r2, r1
 8008854:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f812 	bl	8008880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2220      	movs	r2, #32
 8008868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008874:	2300      	movs	r3, #0
}
 8008876:	4618      	mov	r0, r3
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
	...

08008880 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800888c:	2b00      	cmp	r3, #0
 800888e:	d108      	bne.n	80088a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2201      	movs	r2, #1
 8008894:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2201      	movs	r2, #1
 800889c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80088a0:	e031      	b.n	8008906 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80088a2:	2308      	movs	r3, #8
 80088a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80088a6:	2308      	movs	r3, #8
 80088a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	0e5b      	lsrs	r3, r3, #25
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	f003 0307 	and.w	r3, r3, #7
 80088b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	0f5b      	lsrs	r3, r3, #29
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	f003 0307 	and.w	r3, r3, #7
 80088c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088ca:	7bbb      	ldrb	r3, [r7, #14]
 80088cc:	7b3a      	ldrb	r2, [r7, #12]
 80088ce:	4911      	ldr	r1, [pc, #68]	@ (8008914 <UARTEx_SetNbDataToProcess+0x94>)
 80088d0:	5c8a      	ldrb	r2, [r1, r2]
 80088d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80088d6:	7b3a      	ldrb	r2, [r7, #12]
 80088d8:	490f      	ldr	r1, [pc, #60]	@ (8008918 <UARTEx_SetNbDataToProcess+0x98>)
 80088da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80088e0:	b29a      	uxth	r2, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	7b7a      	ldrb	r2, [r7, #13]
 80088ec:	4909      	ldr	r1, [pc, #36]	@ (8008914 <UARTEx_SetNbDataToProcess+0x94>)
 80088ee:	5c8a      	ldrb	r2, [r1, r2]
 80088f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088f4:	7b7a      	ldrb	r2, [r7, #13]
 80088f6:	4908      	ldr	r1, [pc, #32]	@ (8008918 <UARTEx_SetNbDataToProcess+0x98>)
 80088f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80088fe:	b29a      	uxth	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008906:	bf00      	nop
 8008908:	3714      	adds	r7, #20
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	0800da00 	.word	0x0800da00
 8008918:	0800da08 	.word	0x0800da08

0800891c <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	689a      	ldr	r2, [r3, #8]
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	683a      	ldr	r2, [r7, #0]
 8008940:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	683a      	ldr	r2, [r7, #0]
 8008946:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	601a      	str	r2, [r3, #0]
}
 8008958:	bf00      	nop
 800895a:	3714      	adds	r7, #20
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr

08008964 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	6892      	ldr	r2, [r2, #8]
 800897a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	6852      	ldr	r2, [r2, #4]
 8008984:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	429a      	cmp	r2, r3
 800898e:	d103      	bne.n	8008998 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	689a      	ldr	r2, [r3, #8]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	1e5a      	subs	r2, r3, #1
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3714      	adds	r7, #20
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80089be:	2300      	movs	r3, #0
 80089c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089c2:	4b4f      	ldr	r3, [pc, #316]	@ (8008b00 <xTaskIncrementTick+0x148>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f040 808f 	bne.w	8008aea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80089cc:	4b4d      	ldr	r3, [pc, #308]	@ (8008b04 <xTaskIncrementTick+0x14c>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3301      	adds	r3, #1
 80089d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80089d4:	4a4b      	ldr	r2, [pc, #300]	@ (8008b04 <xTaskIncrementTick+0x14c>)
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d121      	bne.n	8008a24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80089e0:	4b49      	ldr	r3, [pc, #292]	@ (8008b08 <xTaskIncrementTick+0x150>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00b      	beq.n	8008a02 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ee:	f383 8811 	msr	BASEPRI, r3
 80089f2:	f3bf 8f6f 	isb	sy
 80089f6:	f3bf 8f4f 	dsb	sy
 80089fa:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80089fc:	bf00      	nop
 80089fe:	bf00      	nop
 8008a00:	e7fd      	b.n	80089fe <xTaskIncrementTick+0x46>
 8008a02:	4b41      	ldr	r3, [pc, #260]	@ (8008b08 <xTaskIncrementTick+0x150>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	60fb      	str	r3, [r7, #12]
 8008a08:	4b40      	ldr	r3, [pc, #256]	@ (8008b0c <xTaskIncrementTick+0x154>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a3e      	ldr	r2, [pc, #248]	@ (8008b08 <xTaskIncrementTick+0x150>)
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	4a3e      	ldr	r2, [pc, #248]	@ (8008b0c <xTaskIncrementTick+0x154>)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6013      	str	r3, [r2, #0]
 8008a16:	4b3e      	ldr	r3, [pc, #248]	@ (8008b10 <xTaskIncrementTick+0x158>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	4a3c      	ldr	r2, [pc, #240]	@ (8008b10 <xTaskIncrementTick+0x158>)
 8008a1e:	6013      	str	r3, [r2, #0]
 8008a20:	f000 f8e0 	bl	8008be4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a24:	4b3b      	ldr	r3, [pc, #236]	@ (8008b14 <xTaskIncrementTick+0x15c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	693a      	ldr	r2, [r7, #16]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d348      	bcc.n	8008ac0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a2e:	4b36      	ldr	r3, [pc, #216]	@ (8008b08 <xTaskIncrementTick+0x150>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d104      	bne.n	8008a42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a38:	4b36      	ldr	r3, [pc, #216]	@ (8008b14 <xTaskIncrementTick+0x15c>)
 8008a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3e:	601a      	str	r2, [r3, #0]
					break;
 8008a40:	e03e      	b.n	8008ac0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a42:	4b31      	ldr	r3, [pc, #196]	@ (8008b08 <xTaskIncrementTick+0x150>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d203      	bcs.n	8008a62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008a5a:	4a2e      	ldr	r2, [pc, #184]	@ (8008b14 <xTaskIncrementTick+0x15c>)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008a60:	e02e      	b.n	8008ac0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	3304      	adds	r3, #4
 8008a66:	4618      	mov	r0, r3
 8008a68:	f7ff ff7c 	bl	8008964 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d004      	beq.n	8008a7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	3318      	adds	r3, #24
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f7ff ff73 	bl	8008964 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a82:	2201      	movs	r2, #1
 8008a84:	409a      	lsls	r2, r3
 8008a86:	4b24      	ldr	r3, [pc, #144]	@ (8008b18 <xTaskIncrementTick+0x160>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	4a22      	ldr	r2, [pc, #136]	@ (8008b18 <xTaskIncrementTick+0x160>)
 8008a8e:	6013      	str	r3, [r2, #0]
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a94:	4613      	mov	r3, r2
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	4413      	add	r3, r2
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8008b1c <xTaskIncrementTick+0x164>)
 8008a9e:	441a      	add	r2, r3
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	4610      	mov	r0, r2
 8008aa8:	f7ff ff38 	bl	800891c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8008b20 <xTaskIncrementTick+0x168>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d3b9      	bcc.n	8008a2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008aba:	2301      	movs	r3, #1
 8008abc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008abe:	e7b6      	b.n	8008a2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ac0:	4b17      	ldr	r3, [pc, #92]	@ (8008b20 <xTaskIncrementTick+0x168>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac6:	4915      	ldr	r1, [pc, #84]	@ (8008b1c <xTaskIncrementTick+0x164>)
 8008ac8:	4613      	mov	r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4413      	add	r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	440b      	add	r3, r1
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d901      	bls.n	8008adc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008adc:	4b11      	ldr	r3, [pc, #68]	@ (8008b24 <xTaskIncrementTick+0x16c>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d007      	beq.n	8008af4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	617b      	str	r3, [r7, #20]
 8008ae8:	e004      	b.n	8008af4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008aea:	4b0f      	ldr	r3, [pc, #60]	@ (8008b28 <xTaskIncrementTick+0x170>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	3301      	adds	r3, #1
 8008af0:	4a0d      	ldr	r2, [pc, #52]	@ (8008b28 <xTaskIncrementTick+0x170>)
 8008af2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008af4:	697b      	ldr	r3, [r7, #20]
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3718      	adds	r7, #24
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	20000f00 	.word	0x20000f00
 8008b04:	20000ee4 	.word	0x20000ee4
 8008b08:	20000edc 	.word	0x20000edc
 8008b0c:	20000ee0 	.word	0x20000ee0
 8008b10:	20000ef8 	.word	0x20000ef8
 8008b14:	20000efc 	.word	0x20000efc
 8008b18:	20000ee8 	.word	0x20000ee8
 8008b1c:	20000e50 	.word	0x20000e50
 8008b20:	20000e4c 	.word	0x20000e4c
 8008b24:	20000ef4 	.word	0x20000ef4
 8008b28:	20000ef0 	.word	0x20000ef0

08008b2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b087      	sub	sp, #28
 8008b30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b32:	4b27      	ldr	r3, [pc, #156]	@ (8008bd0 <vTaskSwitchContext+0xa4>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d003      	beq.n	8008b42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b3a:	4b26      	ldr	r3, [pc, #152]	@ (8008bd4 <vTaskSwitchContext+0xa8>)
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b40:	e040      	b.n	8008bc4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8008b42:	4b24      	ldr	r3, [pc, #144]	@ (8008bd4 <vTaskSwitchContext+0xa8>)
 8008b44:	2200      	movs	r2, #0
 8008b46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b48:	4b23      	ldr	r3, [pc, #140]	@ (8008bd8 <vTaskSwitchContext+0xac>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	fab3 f383 	clz	r3, r3
 8008b54:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008b56:	7afb      	ldrb	r3, [r7, #11]
 8008b58:	f1c3 031f 	rsb	r3, r3, #31
 8008b5c:	617b      	str	r3, [r7, #20]
 8008b5e:	491f      	ldr	r1, [pc, #124]	@ (8008bdc <vTaskSwitchContext+0xb0>)
 8008b60:	697a      	ldr	r2, [r7, #20]
 8008b62:	4613      	mov	r3, r2
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	4413      	add	r3, r2
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	440b      	add	r3, r1
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d10b      	bne.n	8008b8a <vTaskSwitchContext+0x5e>
	__asm volatile
 8008b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b76:	f383 8811 	msr	BASEPRI, r3
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	607b      	str	r3, [r7, #4]
}
 8008b84:	bf00      	nop
 8008b86:	bf00      	nop
 8008b88:	e7fd      	b.n	8008b86 <vTaskSwitchContext+0x5a>
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	4413      	add	r3, r2
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	4a11      	ldr	r2, [pc, #68]	@ (8008bdc <vTaskSwitchContext+0xb0>)
 8008b96:	4413      	add	r3, r2
 8008b98:	613b      	str	r3, [r7, #16]
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	685a      	ldr	r2, [r3, #4]
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	605a      	str	r2, [r3, #4]
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	685a      	ldr	r2, [r3, #4]
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	3308      	adds	r3, #8
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d104      	bne.n	8008bba <vTaskSwitchContext+0x8e>
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	605a      	str	r2, [r3, #4]
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	4a07      	ldr	r2, [pc, #28]	@ (8008be0 <vTaskSwitchContext+0xb4>)
 8008bc2:	6013      	str	r3, [r2, #0]
}
 8008bc4:	bf00      	nop
 8008bc6:	371c      	adds	r7, #28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr
 8008bd0:	20000f00 	.word	0x20000f00
 8008bd4:	20000ef4 	.word	0x20000ef4
 8008bd8:	20000ee8 	.word	0x20000ee8
 8008bdc:	20000e50 	.word	0x20000e50
 8008be0:	20000e4c 	.word	0x20000e4c

08008be4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bea:	4b0c      	ldr	r3, [pc, #48]	@ (8008c1c <prvResetNextTaskUnblockTime+0x38>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d104      	bne.n	8008bfe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8008c20 <prvResetNextTaskUnblockTime+0x3c>)
 8008bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008bfc:	e008      	b.n	8008c10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bfe:	4b07      	ldr	r3, [pc, #28]	@ (8008c1c <prvResetNextTaskUnblockTime+0x38>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	4a04      	ldr	r2, [pc, #16]	@ (8008c20 <prvResetNextTaskUnblockTime+0x3c>)
 8008c0e:	6013      	str	r3, [r2, #0]
}
 8008c10:	bf00      	nop
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr
 8008c1c:	20000edc 	.word	0x20000edc
 8008c20:	20000efc 	.word	0x20000efc

08008c24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8008c58 <xTaskGetSchedulerState+0x34>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d102      	bne.n	8008c38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c32:	2301      	movs	r3, #1
 8008c34:	607b      	str	r3, [r7, #4]
 8008c36:	e008      	b.n	8008c4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c38:	4b08      	ldr	r3, [pc, #32]	@ (8008c5c <xTaskGetSchedulerState+0x38>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d102      	bne.n	8008c46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c40:	2302      	movs	r3, #2
 8008c42:	607b      	str	r3, [r7, #4]
 8008c44:	e001      	b.n	8008c4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c46:	2300      	movs	r3, #0
 8008c48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c4a:	687b      	ldr	r3, [r7, #4]
	}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	370c      	adds	r7, #12
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr
 8008c58:	20000eec 	.word	0x20000eec
 8008c5c:	20000f00 	.word	0x20000f00

08008c60 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c60:	4b07      	ldr	r3, [pc, #28]	@ (8008c80 <pxCurrentTCBConst2>)
 8008c62:	6819      	ldr	r1, [r3, #0]
 8008c64:	6808      	ldr	r0, [r1, #0]
 8008c66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6a:	f380 8809 	msr	PSP, r0
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f04f 0000 	mov.w	r0, #0
 8008c76:	f380 8811 	msr	BASEPRI, r0
 8008c7a:	4770      	bx	lr
 8008c7c:	f3af 8000 	nop.w

08008c80 <pxCurrentTCBConst2>:
 8008c80:	20000e4c 	.word	0x20000e4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c84:	bf00      	nop
 8008c86:	bf00      	nop
	...

08008c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c90:	f3ef 8009 	mrs	r0, PSP
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	4b15      	ldr	r3, [pc, #84]	@ (8008cf0 <pxCurrentTCBConst>)
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	f01e 0f10 	tst.w	lr, #16
 8008ca0:	bf08      	it	eq
 8008ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008caa:	6010      	str	r0, [r2, #0]
 8008cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008cb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008cb4:	f380 8811 	msr	BASEPRI, r0
 8008cb8:	f3bf 8f4f 	dsb	sy
 8008cbc:	f3bf 8f6f 	isb	sy
 8008cc0:	f7ff ff34 	bl	8008b2c <vTaskSwitchContext>
 8008cc4:	f04f 0000 	mov.w	r0, #0
 8008cc8:	f380 8811 	msr	BASEPRI, r0
 8008ccc:	bc09      	pop	{r0, r3}
 8008cce:	6819      	ldr	r1, [r3, #0]
 8008cd0:	6808      	ldr	r0, [r1, #0]
 8008cd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd6:	f01e 0f10 	tst.w	lr, #16
 8008cda:	bf08      	it	eq
 8008cdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ce0:	f380 8809 	msr	PSP, r0
 8008ce4:	f3bf 8f6f 	isb	sy
 8008ce8:	4770      	bx	lr
 8008cea:	bf00      	nop
 8008cec:	f3af 8000 	nop.w

08008cf0 <pxCurrentTCBConst>:
 8008cf0:	20000e4c 	.word	0x20000e4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008cf4:	bf00      	nop
 8008cf6:	bf00      	nop

08008cf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b082      	sub	sp, #8
 8008cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	607b      	str	r3, [r7, #4]
}
 8008d10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d12:	f7ff fe51 	bl	80089b8 <xTaskIncrementTick>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d1c:	4b06      	ldr	r3, [pc, #24]	@ (8008d38 <xPortSysTickHandler+0x40>)
 8008d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d22:	601a      	str	r2, [r3, #0]
 8008d24:	2300      	movs	r3, #0
 8008d26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008d2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	e000ed04 	.word	0xe000ed04

08008d3c <__cvt>:
 8008d3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d40:	ec57 6b10 	vmov	r6, r7, d0
 8008d44:	2f00      	cmp	r7, #0
 8008d46:	460c      	mov	r4, r1
 8008d48:	4619      	mov	r1, r3
 8008d4a:	463b      	mov	r3, r7
 8008d4c:	bfbb      	ittet	lt
 8008d4e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008d52:	461f      	movlt	r7, r3
 8008d54:	2300      	movge	r3, #0
 8008d56:	232d      	movlt	r3, #45	@ 0x2d
 8008d58:	700b      	strb	r3, [r1, #0]
 8008d5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d5c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008d60:	4691      	mov	r9, r2
 8008d62:	f023 0820 	bic.w	r8, r3, #32
 8008d66:	bfbc      	itt	lt
 8008d68:	4632      	movlt	r2, r6
 8008d6a:	4616      	movlt	r6, r2
 8008d6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008d70:	d005      	beq.n	8008d7e <__cvt+0x42>
 8008d72:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008d76:	d100      	bne.n	8008d7a <__cvt+0x3e>
 8008d78:	3401      	adds	r4, #1
 8008d7a:	2102      	movs	r1, #2
 8008d7c:	e000      	b.n	8008d80 <__cvt+0x44>
 8008d7e:	2103      	movs	r1, #3
 8008d80:	ab03      	add	r3, sp, #12
 8008d82:	9301      	str	r3, [sp, #4]
 8008d84:	ab02      	add	r3, sp, #8
 8008d86:	9300      	str	r3, [sp, #0]
 8008d88:	ec47 6b10 	vmov	d0, r6, r7
 8008d8c:	4653      	mov	r3, sl
 8008d8e:	4622      	mov	r2, r4
 8008d90:	f001 f9aa 	bl	800a0e8 <_dtoa_r>
 8008d94:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008d98:	4605      	mov	r5, r0
 8008d9a:	d119      	bne.n	8008dd0 <__cvt+0x94>
 8008d9c:	f019 0f01 	tst.w	r9, #1
 8008da0:	d00e      	beq.n	8008dc0 <__cvt+0x84>
 8008da2:	eb00 0904 	add.w	r9, r0, r4
 8008da6:	2200      	movs	r2, #0
 8008da8:	2300      	movs	r3, #0
 8008daa:	4630      	mov	r0, r6
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 feb3 	bl	8000b18 <__aeabi_dcmpeq>
 8008db2:	b108      	cbz	r0, 8008db8 <__cvt+0x7c>
 8008db4:	f8cd 900c 	str.w	r9, [sp, #12]
 8008db8:	2230      	movs	r2, #48	@ 0x30
 8008dba:	9b03      	ldr	r3, [sp, #12]
 8008dbc:	454b      	cmp	r3, r9
 8008dbe:	d31e      	bcc.n	8008dfe <__cvt+0xc2>
 8008dc0:	9b03      	ldr	r3, [sp, #12]
 8008dc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dc4:	1b5b      	subs	r3, r3, r5
 8008dc6:	4628      	mov	r0, r5
 8008dc8:	6013      	str	r3, [r2, #0]
 8008dca:	b004      	add	sp, #16
 8008dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008dd4:	eb00 0904 	add.w	r9, r0, r4
 8008dd8:	d1e5      	bne.n	8008da6 <__cvt+0x6a>
 8008dda:	7803      	ldrb	r3, [r0, #0]
 8008ddc:	2b30      	cmp	r3, #48	@ 0x30
 8008dde:	d10a      	bne.n	8008df6 <__cvt+0xba>
 8008de0:	2200      	movs	r2, #0
 8008de2:	2300      	movs	r3, #0
 8008de4:	4630      	mov	r0, r6
 8008de6:	4639      	mov	r1, r7
 8008de8:	f7f7 fe96 	bl	8000b18 <__aeabi_dcmpeq>
 8008dec:	b918      	cbnz	r0, 8008df6 <__cvt+0xba>
 8008dee:	f1c4 0401 	rsb	r4, r4, #1
 8008df2:	f8ca 4000 	str.w	r4, [sl]
 8008df6:	f8da 3000 	ldr.w	r3, [sl]
 8008dfa:	4499      	add	r9, r3
 8008dfc:	e7d3      	b.n	8008da6 <__cvt+0x6a>
 8008dfe:	1c59      	adds	r1, r3, #1
 8008e00:	9103      	str	r1, [sp, #12]
 8008e02:	701a      	strb	r2, [r3, #0]
 8008e04:	e7d9      	b.n	8008dba <__cvt+0x7e>

08008e06 <__exponent>:
 8008e06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e08:	2900      	cmp	r1, #0
 8008e0a:	bfba      	itte	lt
 8008e0c:	4249      	neglt	r1, r1
 8008e0e:	232d      	movlt	r3, #45	@ 0x2d
 8008e10:	232b      	movge	r3, #43	@ 0x2b
 8008e12:	2909      	cmp	r1, #9
 8008e14:	7002      	strb	r2, [r0, #0]
 8008e16:	7043      	strb	r3, [r0, #1]
 8008e18:	dd29      	ble.n	8008e6e <__exponent+0x68>
 8008e1a:	f10d 0307 	add.w	r3, sp, #7
 8008e1e:	461d      	mov	r5, r3
 8008e20:	270a      	movs	r7, #10
 8008e22:	461a      	mov	r2, r3
 8008e24:	fbb1 f6f7 	udiv	r6, r1, r7
 8008e28:	fb07 1416 	mls	r4, r7, r6, r1
 8008e2c:	3430      	adds	r4, #48	@ 0x30
 8008e2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008e32:	460c      	mov	r4, r1
 8008e34:	2c63      	cmp	r4, #99	@ 0x63
 8008e36:	f103 33ff 	add.w	r3, r3, #4294967295
 8008e3a:	4631      	mov	r1, r6
 8008e3c:	dcf1      	bgt.n	8008e22 <__exponent+0x1c>
 8008e3e:	3130      	adds	r1, #48	@ 0x30
 8008e40:	1e94      	subs	r4, r2, #2
 8008e42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008e46:	1c41      	adds	r1, r0, #1
 8008e48:	4623      	mov	r3, r4
 8008e4a:	42ab      	cmp	r3, r5
 8008e4c:	d30a      	bcc.n	8008e64 <__exponent+0x5e>
 8008e4e:	f10d 0309 	add.w	r3, sp, #9
 8008e52:	1a9b      	subs	r3, r3, r2
 8008e54:	42ac      	cmp	r4, r5
 8008e56:	bf88      	it	hi
 8008e58:	2300      	movhi	r3, #0
 8008e5a:	3302      	adds	r3, #2
 8008e5c:	4403      	add	r3, r0
 8008e5e:	1a18      	subs	r0, r3, r0
 8008e60:	b003      	add	sp, #12
 8008e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e64:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008e68:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008e6c:	e7ed      	b.n	8008e4a <__exponent+0x44>
 8008e6e:	2330      	movs	r3, #48	@ 0x30
 8008e70:	3130      	adds	r1, #48	@ 0x30
 8008e72:	7083      	strb	r3, [r0, #2]
 8008e74:	70c1      	strb	r1, [r0, #3]
 8008e76:	1d03      	adds	r3, r0, #4
 8008e78:	e7f1      	b.n	8008e5e <__exponent+0x58>
	...

08008e7c <_printf_float>:
 8008e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e80:	b08d      	sub	sp, #52	@ 0x34
 8008e82:	460c      	mov	r4, r1
 8008e84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008e88:	4616      	mov	r6, r2
 8008e8a:	461f      	mov	r7, r3
 8008e8c:	4605      	mov	r5, r0
 8008e8e:	f001 f815 	bl	8009ebc <_localeconv_r>
 8008e92:	6803      	ldr	r3, [r0, #0]
 8008e94:	9304      	str	r3, [sp, #16]
 8008e96:	4618      	mov	r0, r3
 8008e98:	f7f7 fa12 	bl	80002c0 <strlen>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8008ea4:	9005      	str	r0, [sp, #20]
 8008ea6:	3307      	adds	r3, #7
 8008ea8:	f023 0307 	bic.w	r3, r3, #7
 8008eac:	f103 0208 	add.w	r2, r3, #8
 8008eb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008eb4:	f8d4 b000 	ldr.w	fp, [r4]
 8008eb8:	f8c8 2000 	str.w	r2, [r8]
 8008ebc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ec0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008ec4:	9307      	str	r3, [sp, #28]
 8008ec6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008eca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008ece:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ed2:	4b9c      	ldr	r3, [pc, #624]	@ (8009144 <_printf_float+0x2c8>)
 8008ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed8:	f7f7 fe50 	bl	8000b7c <__aeabi_dcmpun>
 8008edc:	bb70      	cbnz	r0, 8008f3c <_printf_float+0xc0>
 8008ede:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ee2:	4b98      	ldr	r3, [pc, #608]	@ (8009144 <_printf_float+0x2c8>)
 8008ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee8:	f7f7 fe2a 	bl	8000b40 <__aeabi_dcmple>
 8008eec:	bb30      	cbnz	r0, 8008f3c <_printf_float+0xc0>
 8008eee:	2200      	movs	r2, #0
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	4640      	mov	r0, r8
 8008ef4:	4649      	mov	r1, r9
 8008ef6:	f7f7 fe19 	bl	8000b2c <__aeabi_dcmplt>
 8008efa:	b110      	cbz	r0, 8008f02 <_printf_float+0x86>
 8008efc:	232d      	movs	r3, #45	@ 0x2d
 8008efe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f02:	4a91      	ldr	r2, [pc, #580]	@ (8009148 <_printf_float+0x2cc>)
 8008f04:	4b91      	ldr	r3, [pc, #580]	@ (800914c <_printf_float+0x2d0>)
 8008f06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008f0a:	bf94      	ite	ls
 8008f0c:	4690      	movls	r8, r2
 8008f0e:	4698      	movhi	r8, r3
 8008f10:	2303      	movs	r3, #3
 8008f12:	6123      	str	r3, [r4, #16]
 8008f14:	f02b 0304 	bic.w	r3, fp, #4
 8008f18:	6023      	str	r3, [r4, #0]
 8008f1a:	f04f 0900 	mov.w	r9, #0
 8008f1e:	9700      	str	r7, [sp, #0]
 8008f20:	4633      	mov	r3, r6
 8008f22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008f24:	4621      	mov	r1, r4
 8008f26:	4628      	mov	r0, r5
 8008f28:	f000 f9d2 	bl	80092d0 <_printf_common>
 8008f2c:	3001      	adds	r0, #1
 8008f2e:	f040 808d 	bne.w	800904c <_printf_float+0x1d0>
 8008f32:	f04f 30ff 	mov.w	r0, #4294967295
 8008f36:	b00d      	add	sp, #52	@ 0x34
 8008f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f3c:	4642      	mov	r2, r8
 8008f3e:	464b      	mov	r3, r9
 8008f40:	4640      	mov	r0, r8
 8008f42:	4649      	mov	r1, r9
 8008f44:	f7f7 fe1a 	bl	8000b7c <__aeabi_dcmpun>
 8008f48:	b140      	cbz	r0, 8008f5c <_printf_float+0xe0>
 8008f4a:	464b      	mov	r3, r9
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	bfbc      	itt	lt
 8008f50:	232d      	movlt	r3, #45	@ 0x2d
 8008f52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008f56:	4a7e      	ldr	r2, [pc, #504]	@ (8009150 <_printf_float+0x2d4>)
 8008f58:	4b7e      	ldr	r3, [pc, #504]	@ (8009154 <_printf_float+0x2d8>)
 8008f5a:	e7d4      	b.n	8008f06 <_printf_float+0x8a>
 8008f5c:	6863      	ldr	r3, [r4, #4]
 8008f5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008f62:	9206      	str	r2, [sp, #24]
 8008f64:	1c5a      	adds	r2, r3, #1
 8008f66:	d13b      	bne.n	8008fe0 <_printf_float+0x164>
 8008f68:	2306      	movs	r3, #6
 8008f6a:	6063      	str	r3, [r4, #4]
 8008f6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008f70:	2300      	movs	r3, #0
 8008f72:	6022      	str	r2, [r4, #0]
 8008f74:	9303      	str	r3, [sp, #12]
 8008f76:	ab0a      	add	r3, sp, #40	@ 0x28
 8008f78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008f7c:	ab09      	add	r3, sp, #36	@ 0x24
 8008f7e:	9300      	str	r3, [sp, #0]
 8008f80:	6861      	ldr	r1, [r4, #4]
 8008f82:	ec49 8b10 	vmov	d0, r8, r9
 8008f86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008f8a:	4628      	mov	r0, r5
 8008f8c:	f7ff fed6 	bl	8008d3c <__cvt>
 8008f90:	9b06      	ldr	r3, [sp, #24]
 8008f92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f94:	2b47      	cmp	r3, #71	@ 0x47
 8008f96:	4680      	mov	r8, r0
 8008f98:	d129      	bne.n	8008fee <_printf_float+0x172>
 8008f9a:	1cc8      	adds	r0, r1, #3
 8008f9c:	db02      	blt.n	8008fa4 <_printf_float+0x128>
 8008f9e:	6863      	ldr	r3, [r4, #4]
 8008fa0:	4299      	cmp	r1, r3
 8008fa2:	dd41      	ble.n	8009028 <_printf_float+0x1ac>
 8008fa4:	f1aa 0a02 	sub.w	sl, sl, #2
 8008fa8:	fa5f fa8a 	uxtb.w	sl, sl
 8008fac:	3901      	subs	r1, #1
 8008fae:	4652      	mov	r2, sl
 8008fb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008fb4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008fb6:	f7ff ff26 	bl	8008e06 <__exponent>
 8008fba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008fbc:	1813      	adds	r3, r2, r0
 8008fbe:	2a01      	cmp	r2, #1
 8008fc0:	4681      	mov	r9, r0
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	dc02      	bgt.n	8008fcc <_printf_float+0x150>
 8008fc6:	6822      	ldr	r2, [r4, #0]
 8008fc8:	07d2      	lsls	r2, r2, #31
 8008fca:	d501      	bpl.n	8008fd0 <_printf_float+0x154>
 8008fcc:	3301      	adds	r3, #1
 8008fce:	6123      	str	r3, [r4, #16]
 8008fd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d0a2      	beq.n	8008f1e <_printf_float+0xa2>
 8008fd8:	232d      	movs	r3, #45	@ 0x2d
 8008fda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fde:	e79e      	b.n	8008f1e <_printf_float+0xa2>
 8008fe0:	9a06      	ldr	r2, [sp, #24]
 8008fe2:	2a47      	cmp	r2, #71	@ 0x47
 8008fe4:	d1c2      	bne.n	8008f6c <_printf_float+0xf0>
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1c0      	bne.n	8008f6c <_printf_float+0xf0>
 8008fea:	2301      	movs	r3, #1
 8008fec:	e7bd      	b.n	8008f6a <_printf_float+0xee>
 8008fee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008ff2:	d9db      	bls.n	8008fac <_printf_float+0x130>
 8008ff4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008ff8:	d118      	bne.n	800902c <_printf_float+0x1b0>
 8008ffa:	2900      	cmp	r1, #0
 8008ffc:	6863      	ldr	r3, [r4, #4]
 8008ffe:	dd0b      	ble.n	8009018 <_printf_float+0x19c>
 8009000:	6121      	str	r1, [r4, #16]
 8009002:	b913      	cbnz	r3, 800900a <_printf_float+0x18e>
 8009004:	6822      	ldr	r2, [r4, #0]
 8009006:	07d0      	lsls	r0, r2, #31
 8009008:	d502      	bpl.n	8009010 <_printf_float+0x194>
 800900a:	3301      	adds	r3, #1
 800900c:	440b      	add	r3, r1
 800900e:	6123      	str	r3, [r4, #16]
 8009010:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009012:	f04f 0900 	mov.w	r9, #0
 8009016:	e7db      	b.n	8008fd0 <_printf_float+0x154>
 8009018:	b913      	cbnz	r3, 8009020 <_printf_float+0x1a4>
 800901a:	6822      	ldr	r2, [r4, #0]
 800901c:	07d2      	lsls	r2, r2, #31
 800901e:	d501      	bpl.n	8009024 <_printf_float+0x1a8>
 8009020:	3302      	adds	r3, #2
 8009022:	e7f4      	b.n	800900e <_printf_float+0x192>
 8009024:	2301      	movs	r3, #1
 8009026:	e7f2      	b.n	800900e <_printf_float+0x192>
 8009028:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800902c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800902e:	4299      	cmp	r1, r3
 8009030:	db05      	blt.n	800903e <_printf_float+0x1c2>
 8009032:	6823      	ldr	r3, [r4, #0]
 8009034:	6121      	str	r1, [r4, #16]
 8009036:	07d8      	lsls	r0, r3, #31
 8009038:	d5ea      	bpl.n	8009010 <_printf_float+0x194>
 800903a:	1c4b      	adds	r3, r1, #1
 800903c:	e7e7      	b.n	800900e <_printf_float+0x192>
 800903e:	2900      	cmp	r1, #0
 8009040:	bfd4      	ite	le
 8009042:	f1c1 0202 	rsble	r2, r1, #2
 8009046:	2201      	movgt	r2, #1
 8009048:	4413      	add	r3, r2
 800904a:	e7e0      	b.n	800900e <_printf_float+0x192>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	055a      	lsls	r2, r3, #21
 8009050:	d407      	bmi.n	8009062 <_printf_float+0x1e6>
 8009052:	6923      	ldr	r3, [r4, #16]
 8009054:	4642      	mov	r2, r8
 8009056:	4631      	mov	r1, r6
 8009058:	4628      	mov	r0, r5
 800905a:	47b8      	blx	r7
 800905c:	3001      	adds	r0, #1
 800905e:	d12b      	bne.n	80090b8 <_printf_float+0x23c>
 8009060:	e767      	b.n	8008f32 <_printf_float+0xb6>
 8009062:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009066:	f240 80dd 	bls.w	8009224 <_printf_float+0x3a8>
 800906a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800906e:	2200      	movs	r2, #0
 8009070:	2300      	movs	r3, #0
 8009072:	f7f7 fd51 	bl	8000b18 <__aeabi_dcmpeq>
 8009076:	2800      	cmp	r0, #0
 8009078:	d033      	beq.n	80090e2 <_printf_float+0x266>
 800907a:	4a37      	ldr	r2, [pc, #220]	@ (8009158 <_printf_float+0x2dc>)
 800907c:	2301      	movs	r3, #1
 800907e:	4631      	mov	r1, r6
 8009080:	4628      	mov	r0, r5
 8009082:	47b8      	blx	r7
 8009084:	3001      	adds	r0, #1
 8009086:	f43f af54 	beq.w	8008f32 <_printf_float+0xb6>
 800908a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800908e:	4543      	cmp	r3, r8
 8009090:	db02      	blt.n	8009098 <_printf_float+0x21c>
 8009092:	6823      	ldr	r3, [r4, #0]
 8009094:	07d8      	lsls	r0, r3, #31
 8009096:	d50f      	bpl.n	80090b8 <_printf_float+0x23c>
 8009098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800909c:	4631      	mov	r1, r6
 800909e:	4628      	mov	r0, r5
 80090a0:	47b8      	blx	r7
 80090a2:	3001      	adds	r0, #1
 80090a4:	f43f af45 	beq.w	8008f32 <_printf_float+0xb6>
 80090a8:	f04f 0900 	mov.w	r9, #0
 80090ac:	f108 38ff 	add.w	r8, r8, #4294967295
 80090b0:	f104 0a1a 	add.w	sl, r4, #26
 80090b4:	45c8      	cmp	r8, r9
 80090b6:	dc09      	bgt.n	80090cc <_printf_float+0x250>
 80090b8:	6823      	ldr	r3, [r4, #0]
 80090ba:	079b      	lsls	r3, r3, #30
 80090bc:	f100 8103 	bmi.w	80092c6 <_printf_float+0x44a>
 80090c0:	68e0      	ldr	r0, [r4, #12]
 80090c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090c4:	4298      	cmp	r0, r3
 80090c6:	bfb8      	it	lt
 80090c8:	4618      	movlt	r0, r3
 80090ca:	e734      	b.n	8008f36 <_printf_float+0xba>
 80090cc:	2301      	movs	r3, #1
 80090ce:	4652      	mov	r2, sl
 80090d0:	4631      	mov	r1, r6
 80090d2:	4628      	mov	r0, r5
 80090d4:	47b8      	blx	r7
 80090d6:	3001      	adds	r0, #1
 80090d8:	f43f af2b 	beq.w	8008f32 <_printf_float+0xb6>
 80090dc:	f109 0901 	add.w	r9, r9, #1
 80090e0:	e7e8      	b.n	80090b4 <_printf_float+0x238>
 80090e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	dc39      	bgt.n	800915c <_printf_float+0x2e0>
 80090e8:	4a1b      	ldr	r2, [pc, #108]	@ (8009158 <_printf_float+0x2dc>)
 80090ea:	2301      	movs	r3, #1
 80090ec:	4631      	mov	r1, r6
 80090ee:	4628      	mov	r0, r5
 80090f0:	47b8      	blx	r7
 80090f2:	3001      	adds	r0, #1
 80090f4:	f43f af1d 	beq.w	8008f32 <_printf_float+0xb6>
 80090f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80090fc:	ea59 0303 	orrs.w	r3, r9, r3
 8009100:	d102      	bne.n	8009108 <_printf_float+0x28c>
 8009102:	6823      	ldr	r3, [r4, #0]
 8009104:	07d9      	lsls	r1, r3, #31
 8009106:	d5d7      	bpl.n	80090b8 <_printf_float+0x23c>
 8009108:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800910c:	4631      	mov	r1, r6
 800910e:	4628      	mov	r0, r5
 8009110:	47b8      	blx	r7
 8009112:	3001      	adds	r0, #1
 8009114:	f43f af0d 	beq.w	8008f32 <_printf_float+0xb6>
 8009118:	f04f 0a00 	mov.w	sl, #0
 800911c:	f104 0b1a 	add.w	fp, r4, #26
 8009120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009122:	425b      	negs	r3, r3
 8009124:	4553      	cmp	r3, sl
 8009126:	dc01      	bgt.n	800912c <_printf_float+0x2b0>
 8009128:	464b      	mov	r3, r9
 800912a:	e793      	b.n	8009054 <_printf_float+0x1d8>
 800912c:	2301      	movs	r3, #1
 800912e:	465a      	mov	r2, fp
 8009130:	4631      	mov	r1, r6
 8009132:	4628      	mov	r0, r5
 8009134:	47b8      	blx	r7
 8009136:	3001      	adds	r0, #1
 8009138:	f43f aefb 	beq.w	8008f32 <_printf_float+0xb6>
 800913c:	f10a 0a01 	add.w	sl, sl, #1
 8009140:	e7ee      	b.n	8009120 <_printf_float+0x2a4>
 8009142:	bf00      	nop
 8009144:	7fefffff 	.word	0x7fefffff
 8009148:	0800da10 	.word	0x0800da10
 800914c:	0800da14 	.word	0x0800da14
 8009150:	0800da18 	.word	0x0800da18
 8009154:	0800da1c 	.word	0x0800da1c
 8009158:	0800da20 	.word	0x0800da20
 800915c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800915e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009162:	4553      	cmp	r3, sl
 8009164:	bfa8      	it	ge
 8009166:	4653      	movge	r3, sl
 8009168:	2b00      	cmp	r3, #0
 800916a:	4699      	mov	r9, r3
 800916c:	dc36      	bgt.n	80091dc <_printf_float+0x360>
 800916e:	f04f 0b00 	mov.w	fp, #0
 8009172:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009176:	f104 021a 	add.w	r2, r4, #26
 800917a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800917c:	9306      	str	r3, [sp, #24]
 800917e:	eba3 0309 	sub.w	r3, r3, r9
 8009182:	455b      	cmp	r3, fp
 8009184:	dc31      	bgt.n	80091ea <_printf_float+0x36e>
 8009186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009188:	459a      	cmp	sl, r3
 800918a:	dc3a      	bgt.n	8009202 <_printf_float+0x386>
 800918c:	6823      	ldr	r3, [r4, #0]
 800918e:	07da      	lsls	r2, r3, #31
 8009190:	d437      	bmi.n	8009202 <_printf_float+0x386>
 8009192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009194:	ebaa 0903 	sub.w	r9, sl, r3
 8009198:	9b06      	ldr	r3, [sp, #24]
 800919a:	ebaa 0303 	sub.w	r3, sl, r3
 800919e:	4599      	cmp	r9, r3
 80091a0:	bfa8      	it	ge
 80091a2:	4699      	movge	r9, r3
 80091a4:	f1b9 0f00 	cmp.w	r9, #0
 80091a8:	dc33      	bgt.n	8009212 <_printf_float+0x396>
 80091aa:	f04f 0800 	mov.w	r8, #0
 80091ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80091b2:	f104 0b1a 	add.w	fp, r4, #26
 80091b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091b8:	ebaa 0303 	sub.w	r3, sl, r3
 80091bc:	eba3 0309 	sub.w	r3, r3, r9
 80091c0:	4543      	cmp	r3, r8
 80091c2:	f77f af79 	ble.w	80090b8 <_printf_float+0x23c>
 80091c6:	2301      	movs	r3, #1
 80091c8:	465a      	mov	r2, fp
 80091ca:	4631      	mov	r1, r6
 80091cc:	4628      	mov	r0, r5
 80091ce:	47b8      	blx	r7
 80091d0:	3001      	adds	r0, #1
 80091d2:	f43f aeae 	beq.w	8008f32 <_printf_float+0xb6>
 80091d6:	f108 0801 	add.w	r8, r8, #1
 80091da:	e7ec      	b.n	80091b6 <_printf_float+0x33a>
 80091dc:	4642      	mov	r2, r8
 80091de:	4631      	mov	r1, r6
 80091e0:	4628      	mov	r0, r5
 80091e2:	47b8      	blx	r7
 80091e4:	3001      	adds	r0, #1
 80091e6:	d1c2      	bne.n	800916e <_printf_float+0x2f2>
 80091e8:	e6a3      	b.n	8008f32 <_printf_float+0xb6>
 80091ea:	2301      	movs	r3, #1
 80091ec:	4631      	mov	r1, r6
 80091ee:	4628      	mov	r0, r5
 80091f0:	9206      	str	r2, [sp, #24]
 80091f2:	47b8      	blx	r7
 80091f4:	3001      	adds	r0, #1
 80091f6:	f43f ae9c 	beq.w	8008f32 <_printf_float+0xb6>
 80091fa:	9a06      	ldr	r2, [sp, #24]
 80091fc:	f10b 0b01 	add.w	fp, fp, #1
 8009200:	e7bb      	b.n	800917a <_printf_float+0x2fe>
 8009202:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009206:	4631      	mov	r1, r6
 8009208:	4628      	mov	r0, r5
 800920a:	47b8      	blx	r7
 800920c:	3001      	adds	r0, #1
 800920e:	d1c0      	bne.n	8009192 <_printf_float+0x316>
 8009210:	e68f      	b.n	8008f32 <_printf_float+0xb6>
 8009212:	9a06      	ldr	r2, [sp, #24]
 8009214:	464b      	mov	r3, r9
 8009216:	4442      	add	r2, r8
 8009218:	4631      	mov	r1, r6
 800921a:	4628      	mov	r0, r5
 800921c:	47b8      	blx	r7
 800921e:	3001      	adds	r0, #1
 8009220:	d1c3      	bne.n	80091aa <_printf_float+0x32e>
 8009222:	e686      	b.n	8008f32 <_printf_float+0xb6>
 8009224:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009228:	f1ba 0f01 	cmp.w	sl, #1
 800922c:	dc01      	bgt.n	8009232 <_printf_float+0x3b6>
 800922e:	07db      	lsls	r3, r3, #31
 8009230:	d536      	bpl.n	80092a0 <_printf_float+0x424>
 8009232:	2301      	movs	r3, #1
 8009234:	4642      	mov	r2, r8
 8009236:	4631      	mov	r1, r6
 8009238:	4628      	mov	r0, r5
 800923a:	47b8      	blx	r7
 800923c:	3001      	adds	r0, #1
 800923e:	f43f ae78 	beq.w	8008f32 <_printf_float+0xb6>
 8009242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009246:	4631      	mov	r1, r6
 8009248:	4628      	mov	r0, r5
 800924a:	47b8      	blx	r7
 800924c:	3001      	adds	r0, #1
 800924e:	f43f ae70 	beq.w	8008f32 <_printf_float+0xb6>
 8009252:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009256:	2200      	movs	r2, #0
 8009258:	2300      	movs	r3, #0
 800925a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800925e:	f7f7 fc5b 	bl	8000b18 <__aeabi_dcmpeq>
 8009262:	b9c0      	cbnz	r0, 8009296 <_printf_float+0x41a>
 8009264:	4653      	mov	r3, sl
 8009266:	f108 0201 	add.w	r2, r8, #1
 800926a:	4631      	mov	r1, r6
 800926c:	4628      	mov	r0, r5
 800926e:	47b8      	blx	r7
 8009270:	3001      	adds	r0, #1
 8009272:	d10c      	bne.n	800928e <_printf_float+0x412>
 8009274:	e65d      	b.n	8008f32 <_printf_float+0xb6>
 8009276:	2301      	movs	r3, #1
 8009278:	465a      	mov	r2, fp
 800927a:	4631      	mov	r1, r6
 800927c:	4628      	mov	r0, r5
 800927e:	47b8      	blx	r7
 8009280:	3001      	adds	r0, #1
 8009282:	f43f ae56 	beq.w	8008f32 <_printf_float+0xb6>
 8009286:	f108 0801 	add.w	r8, r8, #1
 800928a:	45d0      	cmp	r8, sl
 800928c:	dbf3      	blt.n	8009276 <_printf_float+0x3fa>
 800928e:	464b      	mov	r3, r9
 8009290:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009294:	e6df      	b.n	8009056 <_printf_float+0x1da>
 8009296:	f04f 0800 	mov.w	r8, #0
 800929a:	f104 0b1a 	add.w	fp, r4, #26
 800929e:	e7f4      	b.n	800928a <_printf_float+0x40e>
 80092a0:	2301      	movs	r3, #1
 80092a2:	4642      	mov	r2, r8
 80092a4:	e7e1      	b.n	800926a <_printf_float+0x3ee>
 80092a6:	2301      	movs	r3, #1
 80092a8:	464a      	mov	r2, r9
 80092aa:	4631      	mov	r1, r6
 80092ac:	4628      	mov	r0, r5
 80092ae:	47b8      	blx	r7
 80092b0:	3001      	adds	r0, #1
 80092b2:	f43f ae3e 	beq.w	8008f32 <_printf_float+0xb6>
 80092b6:	f108 0801 	add.w	r8, r8, #1
 80092ba:	68e3      	ldr	r3, [r4, #12]
 80092bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092be:	1a5b      	subs	r3, r3, r1
 80092c0:	4543      	cmp	r3, r8
 80092c2:	dcf0      	bgt.n	80092a6 <_printf_float+0x42a>
 80092c4:	e6fc      	b.n	80090c0 <_printf_float+0x244>
 80092c6:	f04f 0800 	mov.w	r8, #0
 80092ca:	f104 0919 	add.w	r9, r4, #25
 80092ce:	e7f4      	b.n	80092ba <_printf_float+0x43e>

080092d0 <_printf_common>:
 80092d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092d4:	4616      	mov	r6, r2
 80092d6:	4698      	mov	r8, r3
 80092d8:	688a      	ldr	r2, [r1, #8]
 80092da:	690b      	ldr	r3, [r1, #16]
 80092dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80092e0:	4293      	cmp	r3, r2
 80092e2:	bfb8      	it	lt
 80092e4:	4613      	movlt	r3, r2
 80092e6:	6033      	str	r3, [r6, #0]
 80092e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80092ec:	4607      	mov	r7, r0
 80092ee:	460c      	mov	r4, r1
 80092f0:	b10a      	cbz	r2, 80092f6 <_printf_common+0x26>
 80092f2:	3301      	adds	r3, #1
 80092f4:	6033      	str	r3, [r6, #0]
 80092f6:	6823      	ldr	r3, [r4, #0]
 80092f8:	0699      	lsls	r1, r3, #26
 80092fa:	bf42      	ittt	mi
 80092fc:	6833      	ldrmi	r3, [r6, #0]
 80092fe:	3302      	addmi	r3, #2
 8009300:	6033      	strmi	r3, [r6, #0]
 8009302:	6825      	ldr	r5, [r4, #0]
 8009304:	f015 0506 	ands.w	r5, r5, #6
 8009308:	d106      	bne.n	8009318 <_printf_common+0x48>
 800930a:	f104 0a19 	add.w	sl, r4, #25
 800930e:	68e3      	ldr	r3, [r4, #12]
 8009310:	6832      	ldr	r2, [r6, #0]
 8009312:	1a9b      	subs	r3, r3, r2
 8009314:	42ab      	cmp	r3, r5
 8009316:	dc26      	bgt.n	8009366 <_printf_common+0x96>
 8009318:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800931c:	6822      	ldr	r2, [r4, #0]
 800931e:	3b00      	subs	r3, #0
 8009320:	bf18      	it	ne
 8009322:	2301      	movne	r3, #1
 8009324:	0692      	lsls	r2, r2, #26
 8009326:	d42b      	bmi.n	8009380 <_printf_common+0xb0>
 8009328:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800932c:	4641      	mov	r1, r8
 800932e:	4638      	mov	r0, r7
 8009330:	47c8      	blx	r9
 8009332:	3001      	adds	r0, #1
 8009334:	d01e      	beq.n	8009374 <_printf_common+0xa4>
 8009336:	6823      	ldr	r3, [r4, #0]
 8009338:	6922      	ldr	r2, [r4, #16]
 800933a:	f003 0306 	and.w	r3, r3, #6
 800933e:	2b04      	cmp	r3, #4
 8009340:	bf02      	ittt	eq
 8009342:	68e5      	ldreq	r5, [r4, #12]
 8009344:	6833      	ldreq	r3, [r6, #0]
 8009346:	1aed      	subeq	r5, r5, r3
 8009348:	68a3      	ldr	r3, [r4, #8]
 800934a:	bf0c      	ite	eq
 800934c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009350:	2500      	movne	r5, #0
 8009352:	4293      	cmp	r3, r2
 8009354:	bfc4      	itt	gt
 8009356:	1a9b      	subgt	r3, r3, r2
 8009358:	18ed      	addgt	r5, r5, r3
 800935a:	2600      	movs	r6, #0
 800935c:	341a      	adds	r4, #26
 800935e:	42b5      	cmp	r5, r6
 8009360:	d11a      	bne.n	8009398 <_printf_common+0xc8>
 8009362:	2000      	movs	r0, #0
 8009364:	e008      	b.n	8009378 <_printf_common+0xa8>
 8009366:	2301      	movs	r3, #1
 8009368:	4652      	mov	r2, sl
 800936a:	4641      	mov	r1, r8
 800936c:	4638      	mov	r0, r7
 800936e:	47c8      	blx	r9
 8009370:	3001      	adds	r0, #1
 8009372:	d103      	bne.n	800937c <_printf_common+0xac>
 8009374:	f04f 30ff 	mov.w	r0, #4294967295
 8009378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800937c:	3501      	adds	r5, #1
 800937e:	e7c6      	b.n	800930e <_printf_common+0x3e>
 8009380:	18e1      	adds	r1, r4, r3
 8009382:	1c5a      	adds	r2, r3, #1
 8009384:	2030      	movs	r0, #48	@ 0x30
 8009386:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800938a:	4422      	add	r2, r4
 800938c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009390:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009394:	3302      	adds	r3, #2
 8009396:	e7c7      	b.n	8009328 <_printf_common+0x58>
 8009398:	2301      	movs	r3, #1
 800939a:	4622      	mov	r2, r4
 800939c:	4641      	mov	r1, r8
 800939e:	4638      	mov	r0, r7
 80093a0:	47c8      	blx	r9
 80093a2:	3001      	adds	r0, #1
 80093a4:	d0e6      	beq.n	8009374 <_printf_common+0xa4>
 80093a6:	3601      	adds	r6, #1
 80093a8:	e7d9      	b.n	800935e <_printf_common+0x8e>
	...

080093ac <_printf_i>:
 80093ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093b0:	7e0f      	ldrb	r7, [r1, #24]
 80093b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80093b4:	2f78      	cmp	r7, #120	@ 0x78
 80093b6:	4691      	mov	r9, r2
 80093b8:	4680      	mov	r8, r0
 80093ba:	460c      	mov	r4, r1
 80093bc:	469a      	mov	sl, r3
 80093be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80093c2:	d807      	bhi.n	80093d4 <_printf_i+0x28>
 80093c4:	2f62      	cmp	r7, #98	@ 0x62
 80093c6:	d80a      	bhi.n	80093de <_printf_i+0x32>
 80093c8:	2f00      	cmp	r7, #0
 80093ca:	f000 80d2 	beq.w	8009572 <_printf_i+0x1c6>
 80093ce:	2f58      	cmp	r7, #88	@ 0x58
 80093d0:	f000 80b9 	beq.w	8009546 <_printf_i+0x19a>
 80093d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80093d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80093dc:	e03a      	b.n	8009454 <_printf_i+0xa8>
 80093de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80093e2:	2b15      	cmp	r3, #21
 80093e4:	d8f6      	bhi.n	80093d4 <_printf_i+0x28>
 80093e6:	a101      	add	r1, pc, #4	@ (adr r1, 80093ec <_printf_i+0x40>)
 80093e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093ec:	08009445 	.word	0x08009445
 80093f0:	08009459 	.word	0x08009459
 80093f4:	080093d5 	.word	0x080093d5
 80093f8:	080093d5 	.word	0x080093d5
 80093fc:	080093d5 	.word	0x080093d5
 8009400:	080093d5 	.word	0x080093d5
 8009404:	08009459 	.word	0x08009459
 8009408:	080093d5 	.word	0x080093d5
 800940c:	080093d5 	.word	0x080093d5
 8009410:	080093d5 	.word	0x080093d5
 8009414:	080093d5 	.word	0x080093d5
 8009418:	08009559 	.word	0x08009559
 800941c:	08009483 	.word	0x08009483
 8009420:	08009513 	.word	0x08009513
 8009424:	080093d5 	.word	0x080093d5
 8009428:	080093d5 	.word	0x080093d5
 800942c:	0800957b 	.word	0x0800957b
 8009430:	080093d5 	.word	0x080093d5
 8009434:	08009483 	.word	0x08009483
 8009438:	080093d5 	.word	0x080093d5
 800943c:	080093d5 	.word	0x080093d5
 8009440:	0800951b 	.word	0x0800951b
 8009444:	6833      	ldr	r3, [r6, #0]
 8009446:	1d1a      	adds	r2, r3, #4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	6032      	str	r2, [r6, #0]
 800944c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009450:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009454:	2301      	movs	r3, #1
 8009456:	e09d      	b.n	8009594 <_printf_i+0x1e8>
 8009458:	6833      	ldr	r3, [r6, #0]
 800945a:	6820      	ldr	r0, [r4, #0]
 800945c:	1d19      	adds	r1, r3, #4
 800945e:	6031      	str	r1, [r6, #0]
 8009460:	0606      	lsls	r6, r0, #24
 8009462:	d501      	bpl.n	8009468 <_printf_i+0xbc>
 8009464:	681d      	ldr	r5, [r3, #0]
 8009466:	e003      	b.n	8009470 <_printf_i+0xc4>
 8009468:	0645      	lsls	r5, r0, #25
 800946a:	d5fb      	bpl.n	8009464 <_printf_i+0xb8>
 800946c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009470:	2d00      	cmp	r5, #0
 8009472:	da03      	bge.n	800947c <_printf_i+0xd0>
 8009474:	232d      	movs	r3, #45	@ 0x2d
 8009476:	426d      	negs	r5, r5
 8009478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800947c:	4859      	ldr	r0, [pc, #356]	@ (80095e4 <_printf_i+0x238>)
 800947e:	230a      	movs	r3, #10
 8009480:	e011      	b.n	80094a6 <_printf_i+0xfa>
 8009482:	6821      	ldr	r1, [r4, #0]
 8009484:	6833      	ldr	r3, [r6, #0]
 8009486:	0608      	lsls	r0, r1, #24
 8009488:	f853 5b04 	ldr.w	r5, [r3], #4
 800948c:	d402      	bmi.n	8009494 <_printf_i+0xe8>
 800948e:	0649      	lsls	r1, r1, #25
 8009490:	bf48      	it	mi
 8009492:	b2ad      	uxthmi	r5, r5
 8009494:	2f6f      	cmp	r7, #111	@ 0x6f
 8009496:	4853      	ldr	r0, [pc, #332]	@ (80095e4 <_printf_i+0x238>)
 8009498:	6033      	str	r3, [r6, #0]
 800949a:	bf14      	ite	ne
 800949c:	230a      	movne	r3, #10
 800949e:	2308      	moveq	r3, #8
 80094a0:	2100      	movs	r1, #0
 80094a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80094a6:	6866      	ldr	r6, [r4, #4]
 80094a8:	60a6      	str	r6, [r4, #8]
 80094aa:	2e00      	cmp	r6, #0
 80094ac:	bfa2      	ittt	ge
 80094ae:	6821      	ldrge	r1, [r4, #0]
 80094b0:	f021 0104 	bicge.w	r1, r1, #4
 80094b4:	6021      	strge	r1, [r4, #0]
 80094b6:	b90d      	cbnz	r5, 80094bc <_printf_i+0x110>
 80094b8:	2e00      	cmp	r6, #0
 80094ba:	d04b      	beq.n	8009554 <_printf_i+0x1a8>
 80094bc:	4616      	mov	r6, r2
 80094be:	fbb5 f1f3 	udiv	r1, r5, r3
 80094c2:	fb03 5711 	mls	r7, r3, r1, r5
 80094c6:	5dc7      	ldrb	r7, [r0, r7]
 80094c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80094cc:	462f      	mov	r7, r5
 80094ce:	42bb      	cmp	r3, r7
 80094d0:	460d      	mov	r5, r1
 80094d2:	d9f4      	bls.n	80094be <_printf_i+0x112>
 80094d4:	2b08      	cmp	r3, #8
 80094d6:	d10b      	bne.n	80094f0 <_printf_i+0x144>
 80094d8:	6823      	ldr	r3, [r4, #0]
 80094da:	07df      	lsls	r7, r3, #31
 80094dc:	d508      	bpl.n	80094f0 <_printf_i+0x144>
 80094de:	6923      	ldr	r3, [r4, #16]
 80094e0:	6861      	ldr	r1, [r4, #4]
 80094e2:	4299      	cmp	r1, r3
 80094e4:	bfde      	ittt	le
 80094e6:	2330      	movle	r3, #48	@ 0x30
 80094e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094f0:	1b92      	subs	r2, r2, r6
 80094f2:	6122      	str	r2, [r4, #16]
 80094f4:	f8cd a000 	str.w	sl, [sp]
 80094f8:	464b      	mov	r3, r9
 80094fa:	aa03      	add	r2, sp, #12
 80094fc:	4621      	mov	r1, r4
 80094fe:	4640      	mov	r0, r8
 8009500:	f7ff fee6 	bl	80092d0 <_printf_common>
 8009504:	3001      	adds	r0, #1
 8009506:	d14a      	bne.n	800959e <_printf_i+0x1f2>
 8009508:	f04f 30ff 	mov.w	r0, #4294967295
 800950c:	b004      	add	sp, #16
 800950e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009512:	6823      	ldr	r3, [r4, #0]
 8009514:	f043 0320 	orr.w	r3, r3, #32
 8009518:	6023      	str	r3, [r4, #0]
 800951a:	4833      	ldr	r0, [pc, #204]	@ (80095e8 <_printf_i+0x23c>)
 800951c:	2778      	movs	r7, #120	@ 0x78
 800951e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009522:	6823      	ldr	r3, [r4, #0]
 8009524:	6831      	ldr	r1, [r6, #0]
 8009526:	061f      	lsls	r7, r3, #24
 8009528:	f851 5b04 	ldr.w	r5, [r1], #4
 800952c:	d402      	bmi.n	8009534 <_printf_i+0x188>
 800952e:	065f      	lsls	r7, r3, #25
 8009530:	bf48      	it	mi
 8009532:	b2ad      	uxthmi	r5, r5
 8009534:	6031      	str	r1, [r6, #0]
 8009536:	07d9      	lsls	r1, r3, #31
 8009538:	bf44      	itt	mi
 800953a:	f043 0320 	orrmi.w	r3, r3, #32
 800953e:	6023      	strmi	r3, [r4, #0]
 8009540:	b11d      	cbz	r5, 800954a <_printf_i+0x19e>
 8009542:	2310      	movs	r3, #16
 8009544:	e7ac      	b.n	80094a0 <_printf_i+0xf4>
 8009546:	4827      	ldr	r0, [pc, #156]	@ (80095e4 <_printf_i+0x238>)
 8009548:	e7e9      	b.n	800951e <_printf_i+0x172>
 800954a:	6823      	ldr	r3, [r4, #0]
 800954c:	f023 0320 	bic.w	r3, r3, #32
 8009550:	6023      	str	r3, [r4, #0]
 8009552:	e7f6      	b.n	8009542 <_printf_i+0x196>
 8009554:	4616      	mov	r6, r2
 8009556:	e7bd      	b.n	80094d4 <_printf_i+0x128>
 8009558:	6833      	ldr	r3, [r6, #0]
 800955a:	6825      	ldr	r5, [r4, #0]
 800955c:	6961      	ldr	r1, [r4, #20]
 800955e:	1d18      	adds	r0, r3, #4
 8009560:	6030      	str	r0, [r6, #0]
 8009562:	062e      	lsls	r6, r5, #24
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	d501      	bpl.n	800956c <_printf_i+0x1c0>
 8009568:	6019      	str	r1, [r3, #0]
 800956a:	e002      	b.n	8009572 <_printf_i+0x1c6>
 800956c:	0668      	lsls	r0, r5, #25
 800956e:	d5fb      	bpl.n	8009568 <_printf_i+0x1bc>
 8009570:	8019      	strh	r1, [r3, #0]
 8009572:	2300      	movs	r3, #0
 8009574:	6123      	str	r3, [r4, #16]
 8009576:	4616      	mov	r6, r2
 8009578:	e7bc      	b.n	80094f4 <_printf_i+0x148>
 800957a:	6833      	ldr	r3, [r6, #0]
 800957c:	1d1a      	adds	r2, r3, #4
 800957e:	6032      	str	r2, [r6, #0]
 8009580:	681e      	ldr	r6, [r3, #0]
 8009582:	6862      	ldr	r2, [r4, #4]
 8009584:	2100      	movs	r1, #0
 8009586:	4630      	mov	r0, r6
 8009588:	f7f6 fe4a 	bl	8000220 <memchr>
 800958c:	b108      	cbz	r0, 8009592 <_printf_i+0x1e6>
 800958e:	1b80      	subs	r0, r0, r6
 8009590:	6060      	str	r0, [r4, #4]
 8009592:	6863      	ldr	r3, [r4, #4]
 8009594:	6123      	str	r3, [r4, #16]
 8009596:	2300      	movs	r3, #0
 8009598:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800959c:	e7aa      	b.n	80094f4 <_printf_i+0x148>
 800959e:	6923      	ldr	r3, [r4, #16]
 80095a0:	4632      	mov	r2, r6
 80095a2:	4649      	mov	r1, r9
 80095a4:	4640      	mov	r0, r8
 80095a6:	47d0      	blx	sl
 80095a8:	3001      	adds	r0, #1
 80095aa:	d0ad      	beq.n	8009508 <_printf_i+0x15c>
 80095ac:	6823      	ldr	r3, [r4, #0]
 80095ae:	079b      	lsls	r3, r3, #30
 80095b0:	d413      	bmi.n	80095da <_printf_i+0x22e>
 80095b2:	68e0      	ldr	r0, [r4, #12]
 80095b4:	9b03      	ldr	r3, [sp, #12]
 80095b6:	4298      	cmp	r0, r3
 80095b8:	bfb8      	it	lt
 80095ba:	4618      	movlt	r0, r3
 80095bc:	e7a6      	b.n	800950c <_printf_i+0x160>
 80095be:	2301      	movs	r3, #1
 80095c0:	4632      	mov	r2, r6
 80095c2:	4649      	mov	r1, r9
 80095c4:	4640      	mov	r0, r8
 80095c6:	47d0      	blx	sl
 80095c8:	3001      	adds	r0, #1
 80095ca:	d09d      	beq.n	8009508 <_printf_i+0x15c>
 80095cc:	3501      	adds	r5, #1
 80095ce:	68e3      	ldr	r3, [r4, #12]
 80095d0:	9903      	ldr	r1, [sp, #12]
 80095d2:	1a5b      	subs	r3, r3, r1
 80095d4:	42ab      	cmp	r3, r5
 80095d6:	dcf2      	bgt.n	80095be <_printf_i+0x212>
 80095d8:	e7eb      	b.n	80095b2 <_printf_i+0x206>
 80095da:	2500      	movs	r5, #0
 80095dc:	f104 0619 	add.w	r6, r4, #25
 80095e0:	e7f5      	b.n	80095ce <_printf_i+0x222>
 80095e2:	bf00      	nop
 80095e4:	0800da22 	.word	0x0800da22
 80095e8:	0800da33 	.word	0x0800da33

080095ec <_scanf_float>:
 80095ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f0:	b087      	sub	sp, #28
 80095f2:	4617      	mov	r7, r2
 80095f4:	9303      	str	r3, [sp, #12]
 80095f6:	688b      	ldr	r3, [r1, #8]
 80095f8:	1e5a      	subs	r2, r3, #1
 80095fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80095fe:	bf81      	itttt	hi
 8009600:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009604:	eb03 0b05 	addhi.w	fp, r3, r5
 8009608:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800960c:	608b      	strhi	r3, [r1, #8]
 800960e:	680b      	ldr	r3, [r1, #0]
 8009610:	460a      	mov	r2, r1
 8009612:	f04f 0500 	mov.w	r5, #0
 8009616:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800961a:	f842 3b1c 	str.w	r3, [r2], #28
 800961e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009622:	4680      	mov	r8, r0
 8009624:	460c      	mov	r4, r1
 8009626:	bf98      	it	ls
 8009628:	f04f 0b00 	movls.w	fp, #0
 800962c:	9201      	str	r2, [sp, #4]
 800962e:	4616      	mov	r6, r2
 8009630:	46aa      	mov	sl, r5
 8009632:	46a9      	mov	r9, r5
 8009634:	9502      	str	r5, [sp, #8]
 8009636:	68a2      	ldr	r2, [r4, #8]
 8009638:	b152      	cbz	r2, 8009650 <_scanf_float+0x64>
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	2b4e      	cmp	r3, #78	@ 0x4e
 8009640:	d864      	bhi.n	800970c <_scanf_float+0x120>
 8009642:	2b40      	cmp	r3, #64	@ 0x40
 8009644:	d83c      	bhi.n	80096c0 <_scanf_float+0xd4>
 8009646:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800964a:	b2c8      	uxtb	r0, r1
 800964c:	280e      	cmp	r0, #14
 800964e:	d93a      	bls.n	80096c6 <_scanf_float+0xda>
 8009650:	f1b9 0f00 	cmp.w	r9, #0
 8009654:	d003      	beq.n	800965e <_scanf_float+0x72>
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009662:	f1ba 0f01 	cmp.w	sl, #1
 8009666:	f200 8117 	bhi.w	8009898 <_scanf_float+0x2ac>
 800966a:	9b01      	ldr	r3, [sp, #4]
 800966c:	429e      	cmp	r6, r3
 800966e:	f200 8108 	bhi.w	8009882 <_scanf_float+0x296>
 8009672:	2001      	movs	r0, #1
 8009674:	b007      	add	sp, #28
 8009676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800967e:	2a0d      	cmp	r2, #13
 8009680:	d8e6      	bhi.n	8009650 <_scanf_float+0x64>
 8009682:	a101      	add	r1, pc, #4	@ (adr r1, 8009688 <_scanf_float+0x9c>)
 8009684:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009688:	080097cf 	.word	0x080097cf
 800968c:	08009651 	.word	0x08009651
 8009690:	08009651 	.word	0x08009651
 8009694:	08009651 	.word	0x08009651
 8009698:	0800982f 	.word	0x0800982f
 800969c:	08009807 	.word	0x08009807
 80096a0:	08009651 	.word	0x08009651
 80096a4:	08009651 	.word	0x08009651
 80096a8:	080097dd 	.word	0x080097dd
 80096ac:	08009651 	.word	0x08009651
 80096b0:	08009651 	.word	0x08009651
 80096b4:	08009651 	.word	0x08009651
 80096b8:	08009651 	.word	0x08009651
 80096bc:	08009795 	.word	0x08009795
 80096c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80096c4:	e7db      	b.n	800967e <_scanf_float+0x92>
 80096c6:	290e      	cmp	r1, #14
 80096c8:	d8c2      	bhi.n	8009650 <_scanf_float+0x64>
 80096ca:	a001      	add	r0, pc, #4	@ (adr r0, 80096d0 <_scanf_float+0xe4>)
 80096cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80096d0:	08009785 	.word	0x08009785
 80096d4:	08009651 	.word	0x08009651
 80096d8:	08009785 	.word	0x08009785
 80096dc:	0800981b 	.word	0x0800981b
 80096e0:	08009651 	.word	0x08009651
 80096e4:	0800972d 	.word	0x0800972d
 80096e8:	0800976b 	.word	0x0800976b
 80096ec:	0800976b 	.word	0x0800976b
 80096f0:	0800976b 	.word	0x0800976b
 80096f4:	0800976b 	.word	0x0800976b
 80096f8:	0800976b 	.word	0x0800976b
 80096fc:	0800976b 	.word	0x0800976b
 8009700:	0800976b 	.word	0x0800976b
 8009704:	0800976b 	.word	0x0800976b
 8009708:	0800976b 	.word	0x0800976b
 800970c:	2b6e      	cmp	r3, #110	@ 0x6e
 800970e:	d809      	bhi.n	8009724 <_scanf_float+0x138>
 8009710:	2b60      	cmp	r3, #96	@ 0x60
 8009712:	d8b2      	bhi.n	800967a <_scanf_float+0x8e>
 8009714:	2b54      	cmp	r3, #84	@ 0x54
 8009716:	d07b      	beq.n	8009810 <_scanf_float+0x224>
 8009718:	2b59      	cmp	r3, #89	@ 0x59
 800971a:	d199      	bne.n	8009650 <_scanf_float+0x64>
 800971c:	2d07      	cmp	r5, #7
 800971e:	d197      	bne.n	8009650 <_scanf_float+0x64>
 8009720:	2508      	movs	r5, #8
 8009722:	e02c      	b.n	800977e <_scanf_float+0x192>
 8009724:	2b74      	cmp	r3, #116	@ 0x74
 8009726:	d073      	beq.n	8009810 <_scanf_float+0x224>
 8009728:	2b79      	cmp	r3, #121	@ 0x79
 800972a:	e7f6      	b.n	800971a <_scanf_float+0x12e>
 800972c:	6821      	ldr	r1, [r4, #0]
 800972e:	05c8      	lsls	r0, r1, #23
 8009730:	d51b      	bpl.n	800976a <_scanf_float+0x17e>
 8009732:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009736:	6021      	str	r1, [r4, #0]
 8009738:	f109 0901 	add.w	r9, r9, #1
 800973c:	f1bb 0f00 	cmp.w	fp, #0
 8009740:	d003      	beq.n	800974a <_scanf_float+0x15e>
 8009742:	3201      	adds	r2, #1
 8009744:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009748:	60a2      	str	r2, [r4, #8]
 800974a:	68a3      	ldr	r3, [r4, #8]
 800974c:	3b01      	subs	r3, #1
 800974e:	60a3      	str	r3, [r4, #8]
 8009750:	6923      	ldr	r3, [r4, #16]
 8009752:	3301      	adds	r3, #1
 8009754:	6123      	str	r3, [r4, #16]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	3b01      	subs	r3, #1
 800975a:	2b00      	cmp	r3, #0
 800975c:	607b      	str	r3, [r7, #4]
 800975e:	f340 8087 	ble.w	8009870 <_scanf_float+0x284>
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	3301      	adds	r3, #1
 8009766:	603b      	str	r3, [r7, #0]
 8009768:	e765      	b.n	8009636 <_scanf_float+0x4a>
 800976a:	eb1a 0105 	adds.w	r1, sl, r5
 800976e:	f47f af6f 	bne.w	8009650 <_scanf_float+0x64>
 8009772:	6822      	ldr	r2, [r4, #0]
 8009774:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009778:	6022      	str	r2, [r4, #0]
 800977a:	460d      	mov	r5, r1
 800977c:	468a      	mov	sl, r1
 800977e:	f806 3b01 	strb.w	r3, [r6], #1
 8009782:	e7e2      	b.n	800974a <_scanf_float+0x15e>
 8009784:	6822      	ldr	r2, [r4, #0]
 8009786:	0610      	lsls	r0, r2, #24
 8009788:	f57f af62 	bpl.w	8009650 <_scanf_float+0x64>
 800978c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009790:	6022      	str	r2, [r4, #0]
 8009792:	e7f4      	b.n	800977e <_scanf_float+0x192>
 8009794:	f1ba 0f00 	cmp.w	sl, #0
 8009798:	d10e      	bne.n	80097b8 <_scanf_float+0x1cc>
 800979a:	f1b9 0f00 	cmp.w	r9, #0
 800979e:	d10e      	bne.n	80097be <_scanf_float+0x1d2>
 80097a0:	6822      	ldr	r2, [r4, #0]
 80097a2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80097a6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80097aa:	d108      	bne.n	80097be <_scanf_float+0x1d2>
 80097ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80097b0:	6022      	str	r2, [r4, #0]
 80097b2:	f04f 0a01 	mov.w	sl, #1
 80097b6:	e7e2      	b.n	800977e <_scanf_float+0x192>
 80097b8:	f1ba 0f02 	cmp.w	sl, #2
 80097bc:	d055      	beq.n	800986a <_scanf_float+0x27e>
 80097be:	2d01      	cmp	r5, #1
 80097c0:	d002      	beq.n	80097c8 <_scanf_float+0x1dc>
 80097c2:	2d04      	cmp	r5, #4
 80097c4:	f47f af44 	bne.w	8009650 <_scanf_float+0x64>
 80097c8:	3501      	adds	r5, #1
 80097ca:	b2ed      	uxtb	r5, r5
 80097cc:	e7d7      	b.n	800977e <_scanf_float+0x192>
 80097ce:	f1ba 0f01 	cmp.w	sl, #1
 80097d2:	f47f af3d 	bne.w	8009650 <_scanf_float+0x64>
 80097d6:	f04f 0a02 	mov.w	sl, #2
 80097da:	e7d0      	b.n	800977e <_scanf_float+0x192>
 80097dc:	b97d      	cbnz	r5, 80097fe <_scanf_float+0x212>
 80097de:	f1b9 0f00 	cmp.w	r9, #0
 80097e2:	f47f af38 	bne.w	8009656 <_scanf_float+0x6a>
 80097e6:	6822      	ldr	r2, [r4, #0]
 80097e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80097ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80097f0:	f040 8108 	bne.w	8009a04 <_scanf_float+0x418>
 80097f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80097f8:	6022      	str	r2, [r4, #0]
 80097fa:	2501      	movs	r5, #1
 80097fc:	e7bf      	b.n	800977e <_scanf_float+0x192>
 80097fe:	2d03      	cmp	r5, #3
 8009800:	d0e2      	beq.n	80097c8 <_scanf_float+0x1dc>
 8009802:	2d05      	cmp	r5, #5
 8009804:	e7de      	b.n	80097c4 <_scanf_float+0x1d8>
 8009806:	2d02      	cmp	r5, #2
 8009808:	f47f af22 	bne.w	8009650 <_scanf_float+0x64>
 800980c:	2503      	movs	r5, #3
 800980e:	e7b6      	b.n	800977e <_scanf_float+0x192>
 8009810:	2d06      	cmp	r5, #6
 8009812:	f47f af1d 	bne.w	8009650 <_scanf_float+0x64>
 8009816:	2507      	movs	r5, #7
 8009818:	e7b1      	b.n	800977e <_scanf_float+0x192>
 800981a:	6822      	ldr	r2, [r4, #0]
 800981c:	0591      	lsls	r1, r2, #22
 800981e:	f57f af17 	bpl.w	8009650 <_scanf_float+0x64>
 8009822:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009826:	6022      	str	r2, [r4, #0]
 8009828:	f8cd 9008 	str.w	r9, [sp, #8]
 800982c:	e7a7      	b.n	800977e <_scanf_float+0x192>
 800982e:	6822      	ldr	r2, [r4, #0]
 8009830:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009834:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009838:	d006      	beq.n	8009848 <_scanf_float+0x25c>
 800983a:	0550      	lsls	r0, r2, #21
 800983c:	f57f af08 	bpl.w	8009650 <_scanf_float+0x64>
 8009840:	f1b9 0f00 	cmp.w	r9, #0
 8009844:	f000 80de 	beq.w	8009a04 <_scanf_float+0x418>
 8009848:	0591      	lsls	r1, r2, #22
 800984a:	bf58      	it	pl
 800984c:	9902      	ldrpl	r1, [sp, #8]
 800984e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009852:	bf58      	it	pl
 8009854:	eba9 0101 	subpl.w	r1, r9, r1
 8009858:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800985c:	bf58      	it	pl
 800985e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009862:	6022      	str	r2, [r4, #0]
 8009864:	f04f 0900 	mov.w	r9, #0
 8009868:	e789      	b.n	800977e <_scanf_float+0x192>
 800986a:	f04f 0a03 	mov.w	sl, #3
 800986e:	e786      	b.n	800977e <_scanf_float+0x192>
 8009870:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009874:	4639      	mov	r1, r7
 8009876:	4640      	mov	r0, r8
 8009878:	4798      	blx	r3
 800987a:	2800      	cmp	r0, #0
 800987c:	f43f aedb 	beq.w	8009636 <_scanf_float+0x4a>
 8009880:	e6e6      	b.n	8009650 <_scanf_float+0x64>
 8009882:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009886:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800988a:	463a      	mov	r2, r7
 800988c:	4640      	mov	r0, r8
 800988e:	4798      	blx	r3
 8009890:	6923      	ldr	r3, [r4, #16]
 8009892:	3b01      	subs	r3, #1
 8009894:	6123      	str	r3, [r4, #16]
 8009896:	e6e8      	b.n	800966a <_scanf_float+0x7e>
 8009898:	1e6b      	subs	r3, r5, #1
 800989a:	2b06      	cmp	r3, #6
 800989c:	d824      	bhi.n	80098e8 <_scanf_float+0x2fc>
 800989e:	2d02      	cmp	r5, #2
 80098a0:	d836      	bhi.n	8009910 <_scanf_float+0x324>
 80098a2:	9b01      	ldr	r3, [sp, #4]
 80098a4:	429e      	cmp	r6, r3
 80098a6:	f67f aee4 	bls.w	8009672 <_scanf_float+0x86>
 80098aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80098ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80098b2:	463a      	mov	r2, r7
 80098b4:	4640      	mov	r0, r8
 80098b6:	4798      	blx	r3
 80098b8:	6923      	ldr	r3, [r4, #16]
 80098ba:	3b01      	subs	r3, #1
 80098bc:	6123      	str	r3, [r4, #16]
 80098be:	e7f0      	b.n	80098a2 <_scanf_float+0x2b6>
 80098c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80098c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80098c8:	463a      	mov	r2, r7
 80098ca:	4640      	mov	r0, r8
 80098cc:	4798      	blx	r3
 80098ce:	6923      	ldr	r3, [r4, #16]
 80098d0:	3b01      	subs	r3, #1
 80098d2:	6123      	str	r3, [r4, #16]
 80098d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098d8:	fa5f fa8a 	uxtb.w	sl, sl
 80098dc:	f1ba 0f02 	cmp.w	sl, #2
 80098e0:	d1ee      	bne.n	80098c0 <_scanf_float+0x2d4>
 80098e2:	3d03      	subs	r5, #3
 80098e4:	b2ed      	uxtb	r5, r5
 80098e6:	1b76      	subs	r6, r6, r5
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	05da      	lsls	r2, r3, #23
 80098ec:	d530      	bpl.n	8009950 <_scanf_float+0x364>
 80098ee:	055b      	lsls	r3, r3, #21
 80098f0:	d511      	bpl.n	8009916 <_scanf_float+0x32a>
 80098f2:	9b01      	ldr	r3, [sp, #4]
 80098f4:	429e      	cmp	r6, r3
 80098f6:	f67f aebc 	bls.w	8009672 <_scanf_float+0x86>
 80098fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80098fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009902:	463a      	mov	r2, r7
 8009904:	4640      	mov	r0, r8
 8009906:	4798      	blx	r3
 8009908:	6923      	ldr	r3, [r4, #16]
 800990a:	3b01      	subs	r3, #1
 800990c:	6123      	str	r3, [r4, #16]
 800990e:	e7f0      	b.n	80098f2 <_scanf_float+0x306>
 8009910:	46aa      	mov	sl, r5
 8009912:	46b3      	mov	fp, r6
 8009914:	e7de      	b.n	80098d4 <_scanf_float+0x2e8>
 8009916:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800991a:	6923      	ldr	r3, [r4, #16]
 800991c:	2965      	cmp	r1, #101	@ 0x65
 800991e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009922:	f106 35ff 	add.w	r5, r6, #4294967295
 8009926:	6123      	str	r3, [r4, #16]
 8009928:	d00c      	beq.n	8009944 <_scanf_float+0x358>
 800992a:	2945      	cmp	r1, #69	@ 0x45
 800992c:	d00a      	beq.n	8009944 <_scanf_float+0x358>
 800992e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009932:	463a      	mov	r2, r7
 8009934:	4640      	mov	r0, r8
 8009936:	4798      	blx	r3
 8009938:	6923      	ldr	r3, [r4, #16]
 800993a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800993e:	3b01      	subs	r3, #1
 8009940:	1eb5      	subs	r5, r6, #2
 8009942:	6123      	str	r3, [r4, #16]
 8009944:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009948:	463a      	mov	r2, r7
 800994a:	4640      	mov	r0, r8
 800994c:	4798      	blx	r3
 800994e:	462e      	mov	r6, r5
 8009950:	6822      	ldr	r2, [r4, #0]
 8009952:	f012 0210 	ands.w	r2, r2, #16
 8009956:	d001      	beq.n	800995c <_scanf_float+0x370>
 8009958:	2000      	movs	r0, #0
 800995a:	e68b      	b.n	8009674 <_scanf_float+0x88>
 800995c:	7032      	strb	r2, [r6, #0]
 800995e:	6823      	ldr	r3, [r4, #0]
 8009960:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009968:	d11c      	bne.n	80099a4 <_scanf_float+0x3b8>
 800996a:	9b02      	ldr	r3, [sp, #8]
 800996c:	454b      	cmp	r3, r9
 800996e:	eba3 0209 	sub.w	r2, r3, r9
 8009972:	d123      	bne.n	80099bc <_scanf_float+0x3d0>
 8009974:	9901      	ldr	r1, [sp, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	4640      	mov	r0, r8
 800997a:	f002 fd2d 	bl	800c3d8 <_strtod_r>
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	6821      	ldr	r1, [r4, #0]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f011 0f02 	tst.w	r1, #2
 8009988:	ec57 6b10 	vmov	r6, r7, d0
 800998c:	f103 0204 	add.w	r2, r3, #4
 8009990:	d01f      	beq.n	80099d2 <_scanf_float+0x3e6>
 8009992:	9903      	ldr	r1, [sp, #12]
 8009994:	600a      	str	r2, [r1, #0]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	e9c3 6700 	strd	r6, r7, [r3]
 800999c:	68e3      	ldr	r3, [r4, #12]
 800999e:	3301      	adds	r3, #1
 80099a0:	60e3      	str	r3, [r4, #12]
 80099a2:	e7d9      	b.n	8009958 <_scanf_float+0x36c>
 80099a4:	9b04      	ldr	r3, [sp, #16]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0e4      	beq.n	8009974 <_scanf_float+0x388>
 80099aa:	9905      	ldr	r1, [sp, #20]
 80099ac:	230a      	movs	r3, #10
 80099ae:	3101      	adds	r1, #1
 80099b0:	4640      	mov	r0, r8
 80099b2:	f002 fd91 	bl	800c4d8 <_strtol_r>
 80099b6:	9b04      	ldr	r3, [sp, #16]
 80099b8:	9e05      	ldr	r6, [sp, #20]
 80099ba:	1ac2      	subs	r2, r0, r3
 80099bc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80099c0:	429e      	cmp	r6, r3
 80099c2:	bf28      	it	cs
 80099c4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80099c8:	4910      	ldr	r1, [pc, #64]	@ (8009a0c <_scanf_float+0x420>)
 80099ca:	4630      	mov	r0, r6
 80099cc:	f000 f976 	bl	8009cbc <siprintf>
 80099d0:	e7d0      	b.n	8009974 <_scanf_float+0x388>
 80099d2:	f011 0f04 	tst.w	r1, #4
 80099d6:	9903      	ldr	r1, [sp, #12]
 80099d8:	600a      	str	r2, [r1, #0]
 80099da:	d1dc      	bne.n	8009996 <_scanf_float+0x3aa>
 80099dc:	681d      	ldr	r5, [r3, #0]
 80099de:	4632      	mov	r2, r6
 80099e0:	463b      	mov	r3, r7
 80099e2:	4630      	mov	r0, r6
 80099e4:	4639      	mov	r1, r7
 80099e6:	f7f7 f8c9 	bl	8000b7c <__aeabi_dcmpun>
 80099ea:	b128      	cbz	r0, 80099f8 <_scanf_float+0x40c>
 80099ec:	4808      	ldr	r0, [pc, #32]	@ (8009a10 <_scanf_float+0x424>)
 80099ee:	f000 faeb 	bl	8009fc8 <nanf>
 80099f2:	ed85 0a00 	vstr	s0, [r5]
 80099f6:	e7d1      	b.n	800999c <_scanf_float+0x3b0>
 80099f8:	4630      	mov	r0, r6
 80099fa:	4639      	mov	r1, r7
 80099fc:	f7f7 f91c 	bl	8000c38 <__aeabi_d2f>
 8009a00:	6028      	str	r0, [r5, #0]
 8009a02:	e7cb      	b.n	800999c <_scanf_float+0x3b0>
 8009a04:	f04f 0900 	mov.w	r9, #0
 8009a08:	e629      	b.n	800965e <_scanf_float+0x72>
 8009a0a:	bf00      	nop
 8009a0c:	0800da44 	.word	0x0800da44
 8009a10:	0800dddd 	.word	0x0800dddd

08009a14 <std>:
 8009a14:	2300      	movs	r3, #0
 8009a16:	b510      	push	{r4, lr}
 8009a18:	4604      	mov	r4, r0
 8009a1a:	e9c0 3300 	strd	r3, r3, [r0]
 8009a1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a22:	6083      	str	r3, [r0, #8]
 8009a24:	8181      	strh	r1, [r0, #12]
 8009a26:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a28:	81c2      	strh	r2, [r0, #14]
 8009a2a:	6183      	str	r3, [r0, #24]
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	2208      	movs	r2, #8
 8009a30:	305c      	adds	r0, #92	@ 0x5c
 8009a32:	f000 fa3b 	bl	8009eac <memset>
 8009a36:	4b0d      	ldr	r3, [pc, #52]	@ (8009a6c <std+0x58>)
 8009a38:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a70 <std+0x5c>)
 8009a3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a74 <std+0x60>)
 8009a40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a42:	4b0d      	ldr	r3, [pc, #52]	@ (8009a78 <std+0x64>)
 8009a44:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a46:	4b0d      	ldr	r3, [pc, #52]	@ (8009a7c <std+0x68>)
 8009a48:	6224      	str	r4, [r4, #32]
 8009a4a:	429c      	cmp	r4, r3
 8009a4c:	d006      	beq.n	8009a5c <std+0x48>
 8009a4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a52:	4294      	cmp	r4, r2
 8009a54:	d002      	beq.n	8009a5c <std+0x48>
 8009a56:	33d0      	adds	r3, #208	@ 0xd0
 8009a58:	429c      	cmp	r4, r3
 8009a5a:	d105      	bne.n	8009a68 <std+0x54>
 8009a5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a64:	f000 ba9e 	b.w	8009fa4 <__retarget_lock_init_recursive>
 8009a68:	bd10      	pop	{r4, pc}
 8009a6a:	bf00      	nop
 8009a6c:	08009cfd 	.word	0x08009cfd
 8009a70:	08009d1f 	.word	0x08009d1f
 8009a74:	08009d57 	.word	0x08009d57
 8009a78:	08009d7b 	.word	0x08009d7b
 8009a7c:	20000f04 	.word	0x20000f04

08009a80 <stdio_exit_handler>:
 8009a80:	4a02      	ldr	r2, [pc, #8]	@ (8009a8c <stdio_exit_handler+0xc>)
 8009a82:	4903      	ldr	r1, [pc, #12]	@ (8009a90 <stdio_exit_handler+0x10>)
 8009a84:	4803      	ldr	r0, [pc, #12]	@ (8009a94 <stdio_exit_handler+0x14>)
 8009a86:	f000 b869 	b.w	8009b5c <_fwalk_sglue>
 8009a8a:	bf00      	nop
 8009a8c:	2000000c 	.word	0x2000000c
 8009a90:	0800cb19 	.word	0x0800cb19
 8009a94:	2000001c 	.word	0x2000001c

08009a98 <cleanup_stdio>:
 8009a98:	6841      	ldr	r1, [r0, #4]
 8009a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8009acc <cleanup_stdio+0x34>)
 8009a9c:	4299      	cmp	r1, r3
 8009a9e:	b510      	push	{r4, lr}
 8009aa0:	4604      	mov	r4, r0
 8009aa2:	d001      	beq.n	8009aa8 <cleanup_stdio+0x10>
 8009aa4:	f003 f838 	bl	800cb18 <_fflush_r>
 8009aa8:	68a1      	ldr	r1, [r4, #8]
 8009aaa:	4b09      	ldr	r3, [pc, #36]	@ (8009ad0 <cleanup_stdio+0x38>)
 8009aac:	4299      	cmp	r1, r3
 8009aae:	d002      	beq.n	8009ab6 <cleanup_stdio+0x1e>
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	f003 f831 	bl	800cb18 <_fflush_r>
 8009ab6:	68e1      	ldr	r1, [r4, #12]
 8009ab8:	4b06      	ldr	r3, [pc, #24]	@ (8009ad4 <cleanup_stdio+0x3c>)
 8009aba:	4299      	cmp	r1, r3
 8009abc:	d004      	beq.n	8009ac8 <cleanup_stdio+0x30>
 8009abe:	4620      	mov	r0, r4
 8009ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ac4:	f003 b828 	b.w	800cb18 <_fflush_r>
 8009ac8:	bd10      	pop	{r4, pc}
 8009aca:	bf00      	nop
 8009acc:	20000f04 	.word	0x20000f04
 8009ad0:	20000f6c 	.word	0x20000f6c
 8009ad4:	20000fd4 	.word	0x20000fd4

08009ad8 <global_stdio_init.part.0>:
 8009ad8:	b510      	push	{r4, lr}
 8009ada:	4b0b      	ldr	r3, [pc, #44]	@ (8009b08 <global_stdio_init.part.0+0x30>)
 8009adc:	4c0b      	ldr	r4, [pc, #44]	@ (8009b0c <global_stdio_init.part.0+0x34>)
 8009ade:	4a0c      	ldr	r2, [pc, #48]	@ (8009b10 <global_stdio_init.part.0+0x38>)
 8009ae0:	601a      	str	r2, [r3, #0]
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	2104      	movs	r1, #4
 8009ae8:	f7ff ff94 	bl	8009a14 <std>
 8009aec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009af0:	2201      	movs	r2, #1
 8009af2:	2109      	movs	r1, #9
 8009af4:	f7ff ff8e 	bl	8009a14 <std>
 8009af8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009afc:	2202      	movs	r2, #2
 8009afe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b02:	2112      	movs	r1, #18
 8009b04:	f7ff bf86 	b.w	8009a14 <std>
 8009b08:	2000103c 	.word	0x2000103c
 8009b0c:	20000f04 	.word	0x20000f04
 8009b10:	08009a81 	.word	0x08009a81

08009b14 <__sfp_lock_acquire>:
 8009b14:	4801      	ldr	r0, [pc, #4]	@ (8009b1c <__sfp_lock_acquire+0x8>)
 8009b16:	f000 ba46 	b.w	8009fa6 <__retarget_lock_acquire_recursive>
 8009b1a:	bf00      	nop
 8009b1c:	20001045 	.word	0x20001045

08009b20 <__sfp_lock_release>:
 8009b20:	4801      	ldr	r0, [pc, #4]	@ (8009b28 <__sfp_lock_release+0x8>)
 8009b22:	f000 ba41 	b.w	8009fa8 <__retarget_lock_release_recursive>
 8009b26:	bf00      	nop
 8009b28:	20001045 	.word	0x20001045

08009b2c <__sinit>:
 8009b2c:	b510      	push	{r4, lr}
 8009b2e:	4604      	mov	r4, r0
 8009b30:	f7ff fff0 	bl	8009b14 <__sfp_lock_acquire>
 8009b34:	6a23      	ldr	r3, [r4, #32]
 8009b36:	b11b      	cbz	r3, 8009b40 <__sinit+0x14>
 8009b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b3c:	f7ff bff0 	b.w	8009b20 <__sfp_lock_release>
 8009b40:	4b04      	ldr	r3, [pc, #16]	@ (8009b54 <__sinit+0x28>)
 8009b42:	6223      	str	r3, [r4, #32]
 8009b44:	4b04      	ldr	r3, [pc, #16]	@ (8009b58 <__sinit+0x2c>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1f5      	bne.n	8009b38 <__sinit+0xc>
 8009b4c:	f7ff ffc4 	bl	8009ad8 <global_stdio_init.part.0>
 8009b50:	e7f2      	b.n	8009b38 <__sinit+0xc>
 8009b52:	bf00      	nop
 8009b54:	08009a99 	.word	0x08009a99
 8009b58:	2000103c 	.word	0x2000103c

08009b5c <_fwalk_sglue>:
 8009b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b60:	4607      	mov	r7, r0
 8009b62:	4688      	mov	r8, r1
 8009b64:	4614      	mov	r4, r2
 8009b66:	2600      	movs	r6, #0
 8009b68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b6c:	f1b9 0901 	subs.w	r9, r9, #1
 8009b70:	d505      	bpl.n	8009b7e <_fwalk_sglue+0x22>
 8009b72:	6824      	ldr	r4, [r4, #0]
 8009b74:	2c00      	cmp	r4, #0
 8009b76:	d1f7      	bne.n	8009b68 <_fwalk_sglue+0xc>
 8009b78:	4630      	mov	r0, r6
 8009b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b7e:	89ab      	ldrh	r3, [r5, #12]
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d907      	bls.n	8009b94 <_fwalk_sglue+0x38>
 8009b84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	d003      	beq.n	8009b94 <_fwalk_sglue+0x38>
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	4638      	mov	r0, r7
 8009b90:	47c0      	blx	r8
 8009b92:	4306      	orrs	r6, r0
 8009b94:	3568      	adds	r5, #104	@ 0x68
 8009b96:	e7e9      	b.n	8009b6c <_fwalk_sglue+0x10>

08009b98 <_puts_r>:
 8009b98:	6a03      	ldr	r3, [r0, #32]
 8009b9a:	b570      	push	{r4, r5, r6, lr}
 8009b9c:	6884      	ldr	r4, [r0, #8]
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	460e      	mov	r6, r1
 8009ba2:	b90b      	cbnz	r3, 8009ba8 <_puts_r+0x10>
 8009ba4:	f7ff ffc2 	bl	8009b2c <__sinit>
 8009ba8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009baa:	07db      	lsls	r3, r3, #31
 8009bac:	d405      	bmi.n	8009bba <_puts_r+0x22>
 8009bae:	89a3      	ldrh	r3, [r4, #12]
 8009bb0:	0598      	lsls	r0, r3, #22
 8009bb2:	d402      	bmi.n	8009bba <_puts_r+0x22>
 8009bb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bb6:	f000 f9f6 	bl	8009fa6 <__retarget_lock_acquire_recursive>
 8009bba:	89a3      	ldrh	r3, [r4, #12]
 8009bbc:	0719      	lsls	r1, r3, #28
 8009bbe:	d502      	bpl.n	8009bc6 <_puts_r+0x2e>
 8009bc0:	6923      	ldr	r3, [r4, #16]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d135      	bne.n	8009c32 <_puts_r+0x9a>
 8009bc6:	4621      	mov	r1, r4
 8009bc8:	4628      	mov	r0, r5
 8009bca:	f000 f919 	bl	8009e00 <__swsetup_r>
 8009bce:	b380      	cbz	r0, 8009c32 <_puts_r+0x9a>
 8009bd0:	f04f 35ff 	mov.w	r5, #4294967295
 8009bd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bd6:	07da      	lsls	r2, r3, #31
 8009bd8:	d405      	bmi.n	8009be6 <_puts_r+0x4e>
 8009bda:	89a3      	ldrh	r3, [r4, #12]
 8009bdc:	059b      	lsls	r3, r3, #22
 8009bde:	d402      	bmi.n	8009be6 <_puts_r+0x4e>
 8009be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009be2:	f000 f9e1 	bl	8009fa8 <__retarget_lock_release_recursive>
 8009be6:	4628      	mov	r0, r5
 8009be8:	bd70      	pop	{r4, r5, r6, pc}
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	da04      	bge.n	8009bf8 <_puts_r+0x60>
 8009bee:	69a2      	ldr	r2, [r4, #24]
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	dc17      	bgt.n	8009c24 <_puts_r+0x8c>
 8009bf4:	290a      	cmp	r1, #10
 8009bf6:	d015      	beq.n	8009c24 <_puts_r+0x8c>
 8009bf8:	6823      	ldr	r3, [r4, #0]
 8009bfa:	1c5a      	adds	r2, r3, #1
 8009bfc:	6022      	str	r2, [r4, #0]
 8009bfe:	7019      	strb	r1, [r3, #0]
 8009c00:	68a3      	ldr	r3, [r4, #8]
 8009c02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009c06:	3b01      	subs	r3, #1
 8009c08:	60a3      	str	r3, [r4, #8]
 8009c0a:	2900      	cmp	r1, #0
 8009c0c:	d1ed      	bne.n	8009bea <_puts_r+0x52>
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	da11      	bge.n	8009c36 <_puts_r+0x9e>
 8009c12:	4622      	mov	r2, r4
 8009c14:	210a      	movs	r1, #10
 8009c16:	4628      	mov	r0, r5
 8009c18:	f000 f8b3 	bl	8009d82 <__swbuf_r>
 8009c1c:	3001      	adds	r0, #1
 8009c1e:	d0d7      	beq.n	8009bd0 <_puts_r+0x38>
 8009c20:	250a      	movs	r5, #10
 8009c22:	e7d7      	b.n	8009bd4 <_puts_r+0x3c>
 8009c24:	4622      	mov	r2, r4
 8009c26:	4628      	mov	r0, r5
 8009c28:	f000 f8ab 	bl	8009d82 <__swbuf_r>
 8009c2c:	3001      	adds	r0, #1
 8009c2e:	d1e7      	bne.n	8009c00 <_puts_r+0x68>
 8009c30:	e7ce      	b.n	8009bd0 <_puts_r+0x38>
 8009c32:	3e01      	subs	r6, #1
 8009c34:	e7e4      	b.n	8009c00 <_puts_r+0x68>
 8009c36:	6823      	ldr	r3, [r4, #0]
 8009c38:	1c5a      	adds	r2, r3, #1
 8009c3a:	6022      	str	r2, [r4, #0]
 8009c3c:	220a      	movs	r2, #10
 8009c3e:	701a      	strb	r2, [r3, #0]
 8009c40:	e7ee      	b.n	8009c20 <_puts_r+0x88>
	...

08009c44 <puts>:
 8009c44:	4b02      	ldr	r3, [pc, #8]	@ (8009c50 <puts+0xc>)
 8009c46:	4601      	mov	r1, r0
 8009c48:	6818      	ldr	r0, [r3, #0]
 8009c4a:	f7ff bfa5 	b.w	8009b98 <_puts_r>
 8009c4e:	bf00      	nop
 8009c50:	20000018 	.word	0x20000018

08009c54 <sniprintf>:
 8009c54:	b40c      	push	{r2, r3}
 8009c56:	b530      	push	{r4, r5, lr}
 8009c58:	4b17      	ldr	r3, [pc, #92]	@ (8009cb8 <sniprintf+0x64>)
 8009c5a:	1e0c      	subs	r4, r1, #0
 8009c5c:	681d      	ldr	r5, [r3, #0]
 8009c5e:	b09d      	sub	sp, #116	@ 0x74
 8009c60:	da08      	bge.n	8009c74 <sniprintf+0x20>
 8009c62:	238b      	movs	r3, #139	@ 0x8b
 8009c64:	602b      	str	r3, [r5, #0]
 8009c66:	f04f 30ff 	mov.w	r0, #4294967295
 8009c6a:	b01d      	add	sp, #116	@ 0x74
 8009c6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c70:	b002      	add	sp, #8
 8009c72:	4770      	bx	lr
 8009c74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009c78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c7c:	bf14      	ite	ne
 8009c7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009c82:	4623      	moveq	r3, r4
 8009c84:	9304      	str	r3, [sp, #16]
 8009c86:	9307      	str	r3, [sp, #28]
 8009c88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c8c:	9002      	str	r0, [sp, #8]
 8009c8e:	9006      	str	r0, [sp, #24]
 8009c90:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c94:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c96:	ab21      	add	r3, sp, #132	@ 0x84
 8009c98:	a902      	add	r1, sp, #8
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	9301      	str	r3, [sp, #4]
 8009c9e:	f002 fc79 	bl	800c594 <_svfiprintf_r>
 8009ca2:	1c43      	adds	r3, r0, #1
 8009ca4:	bfbc      	itt	lt
 8009ca6:	238b      	movlt	r3, #139	@ 0x8b
 8009ca8:	602b      	strlt	r3, [r5, #0]
 8009caa:	2c00      	cmp	r4, #0
 8009cac:	d0dd      	beq.n	8009c6a <sniprintf+0x16>
 8009cae:	9b02      	ldr	r3, [sp, #8]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	701a      	strb	r2, [r3, #0]
 8009cb4:	e7d9      	b.n	8009c6a <sniprintf+0x16>
 8009cb6:	bf00      	nop
 8009cb8:	20000018 	.word	0x20000018

08009cbc <siprintf>:
 8009cbc:	b40e      	push	{r1, r2, r3}
 8009cbe:	b500      	push	{lr}
 8009cc0:	b09c      	sub	sp, #112	@ 0x70
 8009cc2:	ab1d      	add	r3, sp, #116	@ 0x74
 8009cc4:	9002      	str	r0, [sp, #8]
 8009cc6:	9006      	str	r0, [sp, #24]
 8009cc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009ccc:	4809      	ldr	r0, [pc, #36]	@ (8009cf4 <siprintf+0x38>)
 8009cce:	9107      	str	r1, [sp, #28]
 8009cd0:	9104      	str	r1, [sp, #16]
 8009cd2:	4909      	ldr	r1, [pc, #36]	@ (8009cf8 <siprintf+0x3c>)
 8009cd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cd8:	9105      	str	r1, [sp, #20]
 8009cda:	6800      	ldr	r0, [r0, #0]
 8009cdc:	9301      	str	r3, [sp, #4]
 8009cde:	a902      	add	r1, sp, #8
 8009ce0:	f002 fc58 	bl	800c594 <_svfiprintf_r>
 8009ce4:	9b02      	ldr	r3, [sp, #8]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	701a      	strb	r2, [r3, #0]
 8009cea:	b01c      	add	sp, #112	@ 0x70
 8009cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cf0:	b003      	add	sp, #12
 8009cf2:	4770      	bx	lr
 8009cf4:	20000018 	.word	0x20000018
 8009cf8:	ffff0208 	.word	0xffff0208

08009cfc <__sread>:
 8009cfc:	b510      	push	{r4, lr}
 8009cfe:	460c      	mov	r4, r1
 8009d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d04:	f000 f900 	bl	8009f08 <_read_r>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	bfab      	itete	ge
 8009d0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009d0e:	89a3      	ldrhlt	r3, [r4, #12]
 8009d10:	181b      	addge	r3, r3, r0
 8009d12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009d16:	bfac      	ite	ge
 8009d18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009d1a:	81a3      	strhlt	r3, [r4, #12]
 8009d1c:	bd10      	pop	{r4, pc}

08009d1e <__swrite>:
 8009d1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d22:	461f      	mov	r7, r3
 8009d24:	898b      	ldrh	r3, [r1, #12]
 8009d26:	05db      	lsls	r3, r3, #23
 8009d28:	4605      	mov	r5, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	4616      	mov	r6, r2
 8009d2e:	d505      	bpl.n	8009d3c <__swrite+0x1e>
 8009d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d34:	2302      	movs	r3, #2
 8009d36:	2200      	movs	r2, #0
 8009d38:	f000 f8d4 	bl	8009ee4 <_lseek_r>
 8009d3c:	89a3      	ldrh	r3, [r4, #12]
 8009d3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d46:	81a3      	strh	r3, [r4, #12]
 8009d48:	4632      	mov	r2, r6
 8009d4a:	463b      	mov	r3, r7
 8009d4c:	4628      	mov	r0, r5
 8009d4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d52:	f000 b8eb 	b.w	8009f2c <_write_r>

08009d56 <__sseek>:
 8009d56:	b510      	push	{r4, lr}
 8009d58:	460c      	mov	r4, r1
 8009d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d5e:	f000 f8c1 	bl	8009ee4 <_lseek_r>
 8009d62:	1c43      	adds	r3, r0, #1
 8009d64:	89a3      	ldrh	r3, [r4, #12]
 8009d66:	bf15      	itete	ne
 8009d68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009d6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009d6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009d72:	81a3      	strheq	r3, [r4, #12]
 8009d74:	bf18      	it	ne
 8009d76:	81a3      	strhne	r3, [r4, #12]
 8009d78:	bd10      	pop	{r4, pc}

08009d7a <__sclose>:
 8009d7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d7e:	f000 b8a1 	b.w	8009ec4 <_close_r>

08009d82 <__swbuf_r>:
 8009d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d84:	460e      	mov	r6, r1
 8009d86:	4614      	mov	r4, r2
 8009d88:	4605      	mov	r5, r0
 8009d8a:	b118      	cbz	r0, 8009d94 <__swbuf_r+0x12>
 8009d8c:	6a03      	ldr	r3, [r0, #32]
 8009d8e:	b90b      	cbnz	r3, 8009d94 <__swbuf_r+0x12>
 8009d90:	f7ff fecc 	bl	8009b2c <__sinit>
 8009d94:	69a3      	ldr	r3, [r4, #24]
 8009d96:	60a3      	str	r3, [r4, #8]
 8009d98:	89a3      	ldrh	r3, [r4, #12]
 8009d9a:	071a      	lsls	r2, r3, #28
 8009d9c:	d501      	bpl.n	8009da2 <__swbuf_r+0x20>
 8009d9e:	6923      	ldr	r3, [r4, #16]
 8009da0:	b943      	cbnz	r3, 8009db4 <__swbuf_r+0x32>
 8009da2:	4621      	mov	r1, r4
 8009da4:	4628      	mov	r0, r5
 8009da6:	f000 f82b 	bl	8009e00 <__swsetup_r>
 8009daa:	b118      	cbz	r0, 8009db4 <__swbuf_r+0x32>
 8009dac:	f04f 37ff 	mov.w	r7, #4294967295
 8009db0:	4638      	mov	r0, r7
 8009db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	6922      	ldr	r2, [r4, #16]
 8009db8:	1a98      	subs	r0, r3, r2
 8009dba:	6963      	ldr	r3, [r4, #20]
 8009dbc:	b2f6      	uxtb	r6, r6
 8009dbe:	4283      	cmp	r3, r0
 8009dc0:	4637      	mov	r7, r6
 8009dc2:	dc05      	bgt.n	8009dd0 <__swbuf_r+0x4e>
 8009dc4:	4621      	mov	r1, r4
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f002 fea6 	bl	800cb18 <_fflush_r>
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	d1ed      	bne.n	8009dac <__swbuf_r+0x2a>
 8009dd0:	68a3      	ldr	r3, [r4, #8]
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	60a3      	str	r3, [r4, #8]
 8009dd6:	6823      	ldr	r3, [r4, #0]
 8009dd8:	1c5a      	adds	r2, r3, #1
 8009dda:	6022      	str	r2, [r4, #0]
 8009ddc:	701e      	strb	r6, [r3, #0]
 8009dde:	6962      	ldr	r2, [r4, #20]
 8009de0:	1c43      	adds	r3, r0, #1
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d004      	beq.n	8009df0 <__swbuf_r+0x6e>
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	07db      	lsls	r3, r3, #31
 8009dea:	d5e1      	bpl.n	8009db0 <__swbuf_r+0x2e>
 8009dec:	2e0a      	cmp	r6, #10
 8009dee:	d1df      	bne.n	8009db0 <__swbuf_r+0x2e>
 8009df0:	4621      	mov	r1, r4
 8009df2:	4628      	mov	r0, r5
 8009df4:	f002 fe90 	bl	800cb18 <_fflush_r>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d0d9      	beq.n	8009db0 <__swbuf_r+0x2e>
 8009dfc:	e7d6      	b.n	8009dac <__swbuf_r+0x2a>
	...

08009e00 <__swsetup_r>:
 8009e00:	b538      	push	{r3, r4, r5, lr}
 8009e02:	4b29      	ldr	r3, [pc, #164]	@ (8009ea8 <__swsetup_r+0xa8>)
 8009e04:	4605      	mov	r5, r0
 8009e06:	6818      	ldr	r0, [r3, #0]
 8009e08:	460c      	mov	r4, r1
 8009e0a:	b118      	cbz	r0, 8009e14 <__swsetup_r+0x14>
 8009e0c:	6a03      	ldr	r3, [r0, #32]
 8009e0e:	b90b      	cbnz	r3, 8009e14 <__swsetup_r+0x14>
 8009e10:	f7ff fe8c 	bl	8009b2c <__sinit>
 8009e14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e18:	0719      	lsls	r1, r3, #28
 8009e1a:	d422      	bmi.n	8009e62 <__swsetup_r+0x62>
 8009e1c:	06da      	lsls	r2, r3, #27
 8009e1e:	d407      	bmi.n	8009e30 <__swsetup_r+0x30>
 8009e20:	2209      	movs	r2, #9
 8009e22:	602a      	str	r2, [r5, #0]
 8009e24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e28:	81a3      	strh	r3, [r4, #12]
 8009e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2e:	e033      	b.n	8009e98 <__swsetup_r+0x98>
 8009e30:	0758      	lsls	r0, r3, #29
 8009e32:	d512      	bpl.n	8009e5a <__swsetup_r+0x5a>
 8009e34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e36:	b141      	cbz	r1, 8009e4a <__swsetup_r+0x4a>
 8009e38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e3c:	4299      	cmp	r1, r3
 8009e3e:	d002      	beq.n	8009e46 <__swsetup_r+0x46>
 8009e40:	4628      	mov	r0, r5
 8009e42:	f000 ff15 	bl	800ac70 <_free_r>
 8009e46:	2300      	movs	r3, #0
 8009e48:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e4a:	89a3      	ldrh	r3, [r4, #12]
 8009e4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e50:	81a3      	strh	r3, [r4, #12]
 8009e52:	2300      	movs	r3, #0
 8009e54:	6063      	str	r3, [r4, #4]
 8009e56:	6923      	ldr	r3, [r4, #16]
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	89a3      	ldrh	r3, [r4, #12]
 8009e5c:	f043 0308 	orr.w	r3, r3, #8
 8009e60:	81a3      	strh	r3, [r4, #12]
 8009e62:	6923      	ldr	r3, [r4, #16]
 8009e64:	b94b      	cbnz	r3, 8009e7a <__swsetup_r+0x7a>
 8009e66:	89a3      	ldrh	r3, [r4, #12]
 8009e68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e70:	d003      	beq.n	8009e7a <__swsetup_r+0x7a>
 8009e72:	4621      	mov	r1, r4
 8009e74:	4628      	mov	r0, r5
 8009e76:	f002 fe9d 	bl	800cbb4 <__smakebuf_r>
 8009e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7e:	f013 0201 	ands.w	r2, r3, #1
 8009e82:	d00a      	beq.n	8009e9a <__swsetup_r+0x9a>
 8009e84:	2200      	movs	r2, #0
 8009e86:	60a2      	str	r2, [r4, #8]
 8009e88:	6962      	ldr	r2, [r4, #20]
 8009e8a:	4252      	negs	r2, r2
 8009e8c:	61a2      	str	r2, [r4, #24]
 8009e8e:	6922      	ldr	r2, [r4, #16]
 8009e90:	b942      	cbnz	r2, 8009ea4 <__swsetup_r+0xa4>
 8009e92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e96:	d1c5      	bne.n	8009e24 <__swsetup_r+0x24>
 8009e98:	bd38      	pop	{r3, r4, r5, pc}
 8009e9a:	0799      	lsls	r1, r3, #30
 8009e9c:	bf58      	it	pl
 8009e9e:	6962      	ldrpl	r2, [r4, #20]
 8009ea0:	60a2      	str	r2, [r4, #8]
 8009ea2:	e7f4      	b.n	8009e8e <__swsetup_r+0x8e>
 8009ea4:	2000      	movs	r0, #0
 8009ea6:	e7f7      	b.n	8009e98 <__swsetup_r+0x98>
 8009ea8:	20000018 	.word	0x20000018

08009eac <memset>:
 8009eac:	4402      	add	r2, r0
 8009eae:	4603      	mov	r3, r0
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d100      	bne.n	8009eb6 <memset+0xa>
 8009eb4:	4770      	bx	lr
 8009eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8009eba:	e7f9      	b.n	8009eb0 <memset+0x4>

08009ebc <_localeconv_r>:
 8009ebc:	4800      	ldr	r0, [pc, #0]	@ (8009ec0 <_localeconv_r+0x4>)
 8009ebe:	4770      	bx	lr
 8009ec0:	20000158 	.word	0x20000158

08009ec4 <_close_r>:
 8009ec4:	b538      	push	{r3, r4, r5, lr}
 8009ec6:	4d06      	ldr	r5, [pc, #24]	@ (8009ee0 <_close_r+0x1c>)
 8009ec8:	2300      	movs	r3, #0
 8009eca:	4604      	mov	r4, r0
 8009ecc:	4608      	mov	r0, r1
 8009ece:	602b      	str	r3, [r5, #0]
 8009ed0:	f7f7 fd60 	bl	8001994 <_close>
 8009ed4:	1c43      	adds	r3, r0, #1
 8009ed6:	d102      	bne.n	8009ede <_close_r+0x1a>
 8009ed8:	682b      	ldr	r3, [r5, #0]
 8009eda:	b103      	cbz	r3, 8009ede <_close_r+0x1a>
 8009edc:	6023      	str	r3, [r4, #0]
 8009ede:	bd38      	pop	{r3, r4, r5, pc}
 8009ee0:	20001040 	.word	0x20001040

08009ee4 <_lseek_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4d07      	ldr	r5, [pc, #28]	@ (8009f04 <_lseek_r+0x20>)
 8009ee8:	4604      	mov	r4, r0
 8009eea:	4608      	mov	r0, r1
 8009eec:	4611      	mov	r1, r2
 8009eee:	2200      	movs	r2, #0
 8009ef0:	602a      	str	r2, [r5, #0]
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	f7f7 fd75 	bl	80019e2 <_lseek>
 8009ef8:	1c43      	adds	r3, r0, #1
 8009efa:	d102      	bne.n	8009f02 <_lseek_r+0x1e>
 8009efc:	682b      	ldr	r3, [r5, #0]
 8009efe:	b103      	cbz	r3, 8009f02 <_lseek_r+0x1e>
 8009f00:	6023      	str	r3, [r4, #0]
 8009f02:	bd38      	pop	{r3, r4, r5, pc}
 8009f04:	20001040 	.word	0x20001040

08009f08 <_read_r>:
 8009f08:	b538      	push	{r3, r4, r5, lr}
 8009f0a:	4d07      	ldr	r5, [pc, #28]	@ (8009f28 <_read_r+0x20>)
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	4608      	mov	r0, r1
 8009f10:	4611      	mov	r1, r2
 8009f12:	2200      	movs	r2, #0
 8009f14:	602a      	str	r2, [r5, #0]
 8009f16:	461a      	mov	r2, r3
 8009f18:	f7f7 fd03 	bl	8001922 <_read>
 8009f1c:	1c43      	adds	r3, r0, #1
 8009f1e:	d102      	bne.n	8009f26 <_read_r+0x1e>
 8009f20:	682b      	ldr	r3, [r5, #0]
 8009f22:	b103      	cbz	r3, 8009f26 <_read_r+0x1e>
 8009f24:	6023      	str	r3, [r4, #0]
 8009f26:	bd38      	pop	{r3, r4, r5, pc}
 8009f28:	20001040 	.word	0x20001040

08009f2c <_write_r>:
 8009f2c:	b538      	push	{r3, r4, r5, lr}
 8009f2e:	4d07      	ldr	r5, [pc, #28]	@ (8009f4c <_write_r+0x20>)
 8009f30:	4604      	mov	r4, r0
 8009f32:	4608      	mov	r0, r1
 8009f34:	4611      	mov	r1, r2
 8009f36:	2200      	movs	r2, #0
 8009f38:	602a      	str	r2, [r5, #0]
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	f7f7 fd0e 	bl	800195c <_write>
 8009f40:	1c43      	adds	r3, r0, #1
 8009f42:	d102      	bne.n	8009f4a <_write_r+0x1e>
 8009f44:	682b      	ldr	r3, [r5, #0]
 8009f46:	b103      	cbz	r3, 8009f4a <_write_r+0x1e>
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	bd38      	pop	{r3, r4, r5, pc}
 8009f4c:	20001040 	.word	0x20001040

08009f50 <__errno>:
 8009f50:	4b01      	ldr	r3, [pc, #4]	@ (8009f58 <__errno+0x8>)
 8009f52:	6818      	ldr	r0, [r3, #0]
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop
 8009f58:	20000018 	.word	0x20000018

08009f5c <__libc_init_array>:
 8009f5c:	b570      	push	{r4, r5, r6, lr}
 8009f5e:	4d0d      	ldr	r5, [pc, #52]	@ (8009f94 <__libc_init_array+0x38>)
 8009f60:	4c0d      	ldr	r4, [pc, #52]	@ (8009f98 <__libc_init_array+0x3c>)
 8009f62:	1b64      	subs	r4, r4, r5
 8009f64:	10a4      	asrs	r4, r4, #2
 8009f66:	2600      	movs	r6, #0
 8009f68:	42a6      	cmp	r6, r4
 8009f6a:	d109      	bne.n	8009f80 <__libc_init_array+0x24>
 8009f6c:	4d0b      	ldr	r5, [pc, #44]	@ (8009f9c <__libc_init_array+0x40>)
 8009f6e:	4c0c      	ldr	r4, [pc, #48]	@ (8009fa0 <__libc_init_array+0x44>)
 8009f70:	f003 fcc8 	bl	800d904 <_init>
 8009f74:	1b64      	subs	r4, r4, r5
 8009f76:	10a4      	asrs	r4, r4, #2
 8009f78:	2600      	movs	r6, #0
 8009f7a:	42a6      	cmp	r6, r4
 8009f7c:	d105      	bne.n	8009f8a <__libc_init_array+0x2e>
 8009f7e:	bd70      	pop	{r4, r5, r6, pc}
 8009f80:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f84:	4798      	blx	r3
 8009f86:	3601      	adds	r6, #1
 8009f88:	e7ee      	b.n	8009f68 <__libc_init_array+0xc>
 8009f8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f8e:	4798      	blx	r3
 8009f90:	3601      	adds	r6, #1
 8009f92:	e7f2      	b.n	8009f7a <__libc_init_array+0x1e>
 8009f94:	0800de88 	.word	0x0800de88
 8009f98:	0800de88 	.word	0x0800de88
 8009f9c:	0800de88 	.word	0x0800de88
 8009fa0:	0800de8c 	.word	0x0800de8c

08009fa4 <__retarget_lock_init_recursive>:
 8009fa4:	4770      	bx	lr

08009fa6 <__retarget_lock_acquire_recursive>:
 8009fa6:	4770      	bx	lr

08009fa8 <__retarget_lock_release_recursive>:
 8009fa8:	4770      	bx	lr

08009faa <memcpy>:
 8009faa:	440a      	add	r2, r1
 8009fac:	4291      	cmp	r1, r2
 8009fae:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fb2:	d100      	bne.n	8009fb6 <memcpy+0xc>
 8009fb4:	4770      	bx	lr
 8009fb6:	b510      	push	{r4, lr}
 8009fb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fc0:	4291      	cmp	r1, r2
 8009fc2:	d1f9      	bne.n	8009fb8 <memcpy+0xe>
 8009fc4:	bd10      	pop	{r4, pc}
	...

08009fc8 <nanf>:
 8009fc8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009fd0 <nanf+0x8>
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop
 8009fd0:	7fc00000 	.word	0x7fc00000

08009fd4 <quorem>:
 8009fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd8:	6903      	ldr	r3, [r0, #16]
 8009fda:	690c      	ldr	r4, [r1, #16]
 8009fdc:	42a3      	cmp	r3, r4
 8009fde:	4607      	mov	r7, r0
 8009fe0:	db7e      	blt.n	800a0e0 <quorem+0x10c>
 8009fe2:	3c01      	subs	r4, #1
 8009fe4:	f101 0814 	add.w	r8, r1, #20
 8009fe8:	00a3      	lsls	r3, r4, #2
 8009fea:	f100 0514 	add.w	r5, r0, #20
 8009fee:	9300      	str	r3, [sp, #0]
 8009ff0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ff4:	9301      	str	r3, [sp, #4]
 8009ff6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ffa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ffe:	3301      	adds	r3, #1
 800a000:	429a      	cmp	r2, r3
 800a002:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a006:	fbb2 f6f3 	udiv	r6, r2, r3
 800a00a:	d32e      	bcc.n	800a06a <quorem+0x96>
 800a00c:	f04f 0a00 	mov.w	sl, #0
 800a010:	46c4      	mov	ip, r8
 800a012:	46ae      	mov	lr, r5
 800a014:	46d3      	mov	fp, sl
 800a016:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a01a:	b298      	uxth	r0, r3
 800a01c:	fb06 a000 	mla	r0, r6, r0, sl
 800a020:	0c02      	lsrs	r2, r0, #16
 800a022:	0c1b      	lsrs	r3, r3, #16
 800a024:	fb06 2303 	mla	r3, r6, r3, r2
 800a028:	f8de 2000 	ldr.w	r2, [lr]
 800a02c:	b280      	uxth	r0, r0
 800a02e:	b292      	uxth	r2, r2
 800a030:	1a12      	subs	r2, r2, r0
 800a032:	445a      	add	r2, fp
 800a034:	f8de 0000 	ldr.w	r0, [lr]
 800a038:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a042:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a046:	b292      	uxth	r2, r2
 800a048:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a04c:	45e1      	cmp	r9, ip
 800a04e:	f84e 2b04 	str.w	r2, [lr], #4
 800a052:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a056:	d2de      	bcs.n	800a016 <quorem+0x42>
 800a058:	9b00      	ldr	r3, [sp, #0]
 800a05a:	58eb      	ldr	r3, [r5, r3]
 800a05c:	b92b      	cbnz	r3, 800a06a <quorem+0x96>
 800a05e:	9b01      	ldr	r3, [sp, #4]
 800a060:	3b04      	subs	r3, #4
 800a062:	429d      	cmp	r5, r3
 800a064:	461a      	mov	r2, r3
 800a066:	d32f      	bcc.n	800a0c8 <quorem+0xf4>
 800a068:	613c      	str	r4, [r7, #16]
 800a06a:	4638      	mov	r0, r7
 800a06c:	f001 f9c4 	bl	800b3f8 <__mcmp>
 800a070:	2800      	cmp	r0, #0
 800a072:	db25      	blt.n	800a0c0 <quorem+0xec>
 800a074:	4629      	mov	r1, r5
 800a076:	2000      	movs	r0, #0
 800a078:	f858 2b04 	ldr.w	r2, [r8], #4
 800a07c:	f8d1 c000 	ldr.w	ip, [r1]
 800a080:	fa1f fe82 	uxth.w	lr, r2
 800a084:	fa1f f38c 	uxth.w	r3, ip
 800a088:	eba3 030e 	sub.w	r3, r3, lr
 800a08c:	4403      	add	r3, r0
 800a08e:	0c12      	lsrs	r2, r2, #16
 800a090:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a094:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a098:	b29b      	uxth	r3, r3
 800a09a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a09e:	45c1      	cmp	r9, r8
 800a0a0:	f841 3b04 	str.w	r3, [r1], #4
 800a0a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a0a8:	d2e6      	bcs.n	800a078 <quorem+0xa4>
 800a0aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0b2:	b922      	cbnz	r2, 800a0be <quorem+0xea>
 800a0b4:	3b04      	subs	r3, #4
 800a0b6:	429d      	cmp	r5, r3
 800a0b8:	461a      	mov	r2, r3
 800a0ba:	d30b      	bcc.n	800a0d4 <quorem+0x100>
 800a0bc:	613c      	str	r4, [r7, #16]
 800a0be:	3601      	adds	r6, #1
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	b003      	add	sp, #12
 800a0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c8:	6812      	ldr	r2, [r2, #0]
 800a0ca:	3b04      	subs	r3, #4
 800a0cc:	2a00      	cmp	r2, #0
 800a0ce:	d1cb      	bne.n	800a068 <quorem+0x94>
 800a0d0:	3c01      	subs	r4, #1
 800a0d2:	e7c6      	b.n	800a062 <quorem+0x8e>
 800a0d4:	6812      	ldr	r2, [r2, #0]
 800a0d6:	3b04      	subs	r3, #4
 800a0d8:	2a00      	cmp	r2, #0
 800a0da:	d1ef      	bne.n	800a0bc <quorem+0xe8>
 800a0dc:	3c01      	subs	r4, #1
 800a0de:	e7ea      	b.n	800a0b6 <quorem+0xe2>
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	e7ee      	b.n	800a0c2 <quorem+0xee>
 800a0e4:	0000      	movs	r0, r0
	...

0800a0e8 <_dtoa_r>:
 800a0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ec:	69c7      	ldr	r7, [r0, #28]
 800a0ee:	b099      	sub	sp, #100	@ 0x64
 800a0f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a0f4:	ec55 4b10 	vmov	r4, r5, d0
 800a0f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a0fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0fc:	4683      	mov	fp, r0
 800a0fe:	920e      	str	r2, [sp, #56]	@ 0x38
 800a100:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a102:	b97f      	cbnz	r7, 800a124 <_dtoa_r+0x3c>
 800a104:	2010      	movs	r0, #16
 800a106:	f000 fdfd 	bl	800ad04 <malloc>
 800a10a:	4602      	mov	r2, r0
 800a10c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a110:	b920      	cbnz	r0, 800a11c <_dtoa_r+0x34>
 800a112:	4ba7      	ldr	r3, [pc, #668]	@ (800a3b0 <_dtoa_r+0x2c8>)
 800a114:	21ef      	movs	r1, #239	@ 0xef
 800a116:	48a7      	ldr	r0, [pc, #668]	@ (800a3b4 <_dtoa_r+0x2cc>)
 800a118:	f002 fdee 	bl	800ccf8 <__assert_func>
 800a11c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a120:	6007      	str	r7, [r0, #0]
 800a122:	60c7      	str	r7, [r0, #12]
 800a124:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a128:	6819      	ldr	r1, [r3, #0]
 800a12a:	b159      	cbz	r1, 800a144 <_dtoa_r+0x5c>
 800a12c:	685a      	ldr	r2, [r3, #4]
 800a12e:	604a      	str	r2, [r1, #4]
 800a130:	2301      	movs	r3, #1
 800a132:	4093      	lsls	r3, r2
 800a134:	608b      	str	r3, [r1, #8]
 800a136:	4658      	mov	r0, fp
 800a138:	f000 feda 	bl	800aef0 <_Bfree>
 800a13c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a140:	2200      	movs	r2, #0
 800a142:	601a      	str	r2, [r3, #0]
 800a144:	1e2b      	subs	r3, r5, #0
 800a146:	bfb9      	ittee	lt
 800a148:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a14c:	9303      	strlt	r3, [sp, #12]
 800a14e:	2300      	movge	r3, #0
 800a150:	6033      	strge	r3, [r6, #0]
 800a152:	9f03      	ldr	r7, [sp, #12]
 800a154:	4b98      	ldr	r3, [pc, #608]	@ (800a3b8 <_dtoa_r+0x2d0>)
 800a156:	bfbc      	itt	lt
 800a158:	2201      	movlt	r2, #1
 800a15a:	6032      	strlt	r2, [r6, #0]
 800a15c:	43bb      	bics	r3, r7
 800a15e:	d112      	bne.n	800a186 <_dtoa_r+0x9e>
 800a160:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a162:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a166:	6013      	str	r3, [r2, #0]
 800a168:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a16c:	4323      	orrs	r3, r4
 800a16e:	f000 854d 	beq.w	800ac0c <_dtoa_r+0xb24>
 800a172:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a174:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a3cc <_dtoa_r+0x2e4>
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f000 854f 	beq.w	800ac1c <_dtoa_r+0xb34>
 800a17e:	f10a 0303 	add.w	r3, sl, #3
 800a182:	f000 bd49 	b.w	800ac18 <_dtoa_r+0xb30>
 800a186:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a18a:	2200      	movs	r2, #0
 800a18c:	ec51 0b17 	vmov	r0, r1, d7
 800a190:	2300      	movs	r3, #0
 800a192:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a196:	f7f6 fcbf 	bl	8000b18 <__aeabi_dcmpeq>
 800a19a:	4680      	mov	r8, r0
 800a19c:	b158      	cbz	r0, 800a1b6 <_dtoa_r+0xce>
 800a19e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	6013      	str	r3, [r2, #0]
 800a1a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a1a6:	b113      	cbz	r3, 800a1ae <_dtoa_r+0xc6>
 800a1a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a1aa:	4b84      	ldr	r3, [pc, #528]	@ (800a3bc <_dtoa_r+0x2d4>)
 800a1ac:	6013      	str	r3, [r2, #0]
 800a1ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a3d0 <_dtoa_r+0x2e8>
 800a1b2:	f000 bd33 	b.w	800ac1c <_dtoa_r+0xb34>
 800a1b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a1ba:	aa16      	add	r2, sp, #88	@ 0x58
 800a1bc:	a917      	add	r1, sp, #92	@ 0x5c
 800a1be:	4658      	mov	r0, fp
 800a1c0:	f001 fa3a 	bl	800b638 <__d2b>
 800a1c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a1c8:	4681      	mov	r9, r0
 800a1ca:	2e00      	cmp	r6, #0
 800a1cc:	d077      	beq.n	800a2be <_dtoa_r+0x1d6>
 800a1ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a1d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a1e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a1e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	4b74      	ldr	r3, [pc, #464]	@ (800a3c0 <_dtoa_r+0x2d8>)
 800a1ee:	f7f6 f873 	bl	80002d8 <__aeabi_dsub>
 800a1f2:	a369      	add	r3, pc, #420	@ (adr r3, 800a398 <_dtoa_r+0x2b0>)
 800a1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f8:	f7f6 fa26 	bl	8000648 <__aeabi_dmul>
 800a1fc:	a368      	add	r3, pc, #416	@ (adr r3, 800a3a0 <_dtoa_r+0x2b8>)
 800a1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a202:	f7f6 f86b 	bl	80002dc <__adddf3>
 800a206:	4604      	mov	r4, r0
 800a208:	4630      	mov	r0, r6
 800a20a:	460d      	mov	r5, r1
 800a20c:	f7f6 f9b2 	bl	8000574 <__aeabi_i2d>
 800a210:	a365      	add	r3, pc, #404	@ (adr r3, 800a3a8 <_dtoa_r+0x2c0>)
 800a212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a216:	f7f6 fa17 	bl	8000648 <__aeabi_dmul>
 800a21a:	4602      	mov	r2, r0
 800a21c:	460b      	mov	r3, r1
 800a21e:	4620      	mov	r0, r4
 800a220:	4629      	mov	r1, r5
 800a222:	f7f6 f85b 	bl	80002dc <__adddf3>
 800a226:	4604      	mov	r4, r0
 800a228:	460d      	mov	r5, r1
 800a22a:	f7f6 fcbd 	bl	8000ba8 <__aeabi_d2iz>
 800a22e:	2200      	movs	r2, #0
 800a230:	4607      	mov	r7, r0
 800a232:	2300      	movs	r3, #0
 800a234:	4620      	mov	r0, r4
 800a236:	4629      	mov	r1, r5
 800a238:	f7f6 fc78 	bl	8000b2c <__aeabi_dcmplt>
 800a23c:	b140      	cbz	r0, 800a250 <_dtoa_r+0x168>
 800a23e:	4638      	mov	r0, r7
 800a240:	f7f6 f998 	bl	8000574 <__aeabi_i2d>
 800a244:	4622      	mov	r2, r4
 800a246:	462b      	mov	r3, r5
 800a248:	f7f6 fc66 	bl	8000b18 <__aeabi_dcmpeq>
 800a24c:	b900      	cbnz	r0, 800a250 <_dtoa_r+0x168>
 800a24e:	3f01      	subs	r7, #1
 800a250:	2f16      	cmp	r7, #22
 800a252:	d851      	bhi.n	800a2f8 <_dtoa_r+0x210>
 800a254:	4b5b      	ldr	r3, [pc, #364]	@ (800a3c4 <_dtoa_r+0x2dc>)
 800a256:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a262:	f7f6 fc63 	bl	8000b2c <__aeabi_dcmplt>
 800a266:	2800      	cmp	r0, #0
 800a268:	d048      	beq.n	800a2fc <_dtoa_r+0x214>
 800a26a:	3f01      	subs	r7, #1
 800a26c:	2300      	movs	r3, #0
 800a26e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a270:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a272:	1b9b      	subs	r3, r3, r6
 800a274:	1e5a      	subs	r2, r3, #1
 800a276:	bf44      	itt	mi
 800a278:	f1c3 0801 	rsbmi	r8, r3, #1
 800a27c:	2300      	movmi	r3, #0
 800a27e:	9208      	str	r2, [sp, #32]
 800a280:	bf54      	ite	pl
 800a282:	f04f 0800 	movpl.w	r8, #0
 800a286:	9308      	strmi	r3, [sp, #32]
 800a288:	2f00      	cmp	r7, #0
 800a28a:	db39      	blt.n	800a300 <_dtoa_r+0x218>
 800a28c:	9b08      	ldr	r3, [sp, #32]
 800a28e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a290:	443b      	add	r3, r7
 800a292:	9308      	str	r3, [sp, #32]
 800a294:	2300      	movs	r3, #0
 800a296:	930a      	str	r3, [sp, #40]	@ 0x28
 800a298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a29a:	2b09      	cmp	r3, #9
 800a29c:	d864      	bhi.n	800a368 <_dtoa_r+0x280>
 800a29e:	2b05      	cmp	r3, #5
 800a2a0:	bfc4      	itt	gt
 800a2a2:	3b04      	subgt	r3, #4
 800a2a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2a8:	f1a3 0302 	sub.w	r3, r3, #2
 800a2ac:	bfcc      	ite	gt
 800a2ae:	2400      	movgt	r4, #0
 800a2b0:	2401      	movle	r4, #1
 800a2b2:	2b03      	cmp	r3, #3
 800a2b4:	d863      	bhi.n	800a37e <_dtoa_r+0x296>
 800a2b6:	e8df f003 	tbb	[pc, r3]
 800a2ba:	372a      	.short	0x372a
 800a2bc:	5535      	.short	0x5535
 800a2be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a2c2:	441e      	add	r6, r3
 800a2c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a2c8:	2b20      	cmp	r3, #32
 800a2ca:	bfc1      	itttt	gt
 800a2cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a2d0:	409f      	lslgt	r7, r3
 800a2d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a2d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a2da:	bfd6      	itet	le
 800a2dc:	f1c3 0320 	rsble	r3, r3, #32
 800a2e0:	ea47 0003 	orrgt.w	r0, r7, r3
 800a2e4:	fa04 f003 	lslle.w	r0, r4, r3
 800a2e8:	f7f6 f934 	bl	8000554 <__aeabi_ui2d>
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a2f2:	3e01      	subs	r6, #1
 800a2f4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a2f6:	e777      	b.n	800a1e8 <_dtoa_r+0x100>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e7b8      	b.n	800a26e <_dtoa_r+0x186>
 800a2fc:	9012      	str	r0, [sp, #72]	@ 0x48
 800a2fe:	e7b7      	b.n	800a270 <_dtoa_r+0x188>
 800a300:	427b      	negs	r3, r7
 800a302:	930a      	str	r3, [sp, #40]	@ 0x28
 800a304:	2300      	movs	r3, #0
 800a306:	eba8 0807 	sub.w	r8, r8, r7
 800a30a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a30c:	e7c4      	b.n	800a298 <_dtoa_r+0x1b0>
 800a30e:	2300      	movs	r3, #0
 800a310:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a312:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a314:	2b00      	cmp	r3, #0
 800a316:	dc35      	bgt.n	800a384 <_dtoa_r+0x29c>
 800a318:	2301      	movs	r3, #1
 800a31a:	9300      	str	r3, [sp, #0]
 800a31c:	9307      	str	r3, [sp, #28]
 800a31e:	461a      	mov	r2, r3
 800a320:	920e      	str	r2, [sp, #56]	@ 0x38
 800a322:	e00b      	b.n	800a33c <_dtoa_r+0x254>
 800a324:	2301      	movs	r3, #1
 800a326:	e7f3      	b.n	800a310 <_dtoa_r+0x228>
 800a328:	2300      	movs	r3, #0
 800a32a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a32c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a32e:	18fb      	adds	r3, r7, r3
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	3301      	adds	r3, #1
 800a334:	2b01      	cmp	r3, #1
 800a336:	9307      	str	r3, [sp, #28]
 800a338:	bfb8      	it	lt
 800a33a:	2301      	movlt	r3, #1
 800a33c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a340:	2100      	movs	r1, #0
 800a342:	2204      	movs	r2, #4
 800a344:	f102 0514 	add.w	r5, r2, #20
 800a348:	429d      	cmp	r5, r3
 800a34a:	d91f      	bls.n	800a38c <_dtoa_r+0x2a4>
 800a34c:	6041      	str	r1, [r0, #4]
 800a34e:	4658      	mov	r0, fp
 800a350:	f000 fd8e 	bl	800ae70 <_Balloc>
 800a354:	4682      	mov	sl, r0
 800a356:	2800      	cmp	r0, #0
 800a358:	d13c      	bne.n	800a3d4 <_dtoa_r+0x2ec>
 800a35a:	4b1b      	ldr	r3, [pc, #108]	@ (800a3c8 <_dtoa_r+0x2e0>)
 800a35c:	4602      	mov	r2, r0
 800a35e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a362:	e6d8      	b.n	800a116 <_dtoa_r+0x2e>
 800a364:	2301      	movs	r3, #1
 800a366:	e7e0      	b.n	800a32a <_dtoa_r+0x242>
 800a368:	2401      	movs	r4, #1
 800a36a:	2300      	movs	r3, #0
 800a36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a36e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a370:	f04f 33ff 	mov.w	r3, #4294967295
 800a374:	9300      	str	r3, [sp, #0]
 800a376:	9307      	str	r3, [sp, #28]
 800a378:	2200      	movs	r2, #0
 800a37a:	2312      	movs	r3, #18
 800a37c:	e7d0      	b.n	800a320 <_dtoa_r+0x238>
 800a37e:	2301      	movs	r3, #1
 800a380:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a382:	e7f5      	b.n	800a370 <_dtoa_r+0x288>
 800a384:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a386:	9300      	str	r3, [sp, #0]
 800a388:	9307      	str	r3, [sp, #28]
 800a38a:	e7d7      	b.n	800a33c <_dtoa_r+0x254>
 800a38c:	3101      	adds	r1, #1
 800a38e:	0052      	lsls	r2, r2, #1
 800a390:	e7d8      	b.n	800a344 <_dtoa_r+0x25c>
 800a392:	bf00      	nop
 800a394:	f3af 8000 	nop.w
 800a398:	636f4361 	.word	0x636f4361
 800a39c:	3fd287a7 	.word	0x3fd287a7
 800a3a0:	8b60c8b3 	.word	0x8b60c8b3
 800a3a4:	3fc68a28 	.word	0x3fc68a28
 800a3a8:	509f79fb 	.word	0x509f79fb
 800a3ac:	3fd34413 	.word	0x3fd34413
 800a3b0:	0800da56 	.word	0x0800da56
 800a3b4:	0800da6d 	.word	0x0800da6d
 800a3b8:	7ff00000 	.word	0x7ff00000
 800a3bc:	0800da21 	.word	0x0800da21
 800a3c0:	3ff80000 	.word	0x3ff80000
 800a3c4:	0800db68 	.word	0x0800db68
 800a3c8:	0800dac5 	.word	0x0800dac5
 800a3cc:	0800da52 	.word	0x0800da52
 800a3d0:	0800da20 	.word	0x0800da20
 800a3d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a3d8:	6018      	str	r0, [r3, #0]
 800a3da:	9b07      	ldr	r3, [sp, #28]
 800a3dc:	2b0e      	cmp	r3, #14
 800a3de:	f200 80a4 	bhi.w	800a52a <_dtoa_r+0x442>
 800a3e2:	2c00      	cmp	r4, #0
 800a3e4:	f000 80a1 	beq.w	800a52a <_dtoa_r+0x442>
 800a3e8:	2f00      	cmp	r7, #0
 800a3ea:	dd33      	ble.n	800a454 <_dtoa_r+0x36c>
 800a3ec:	4bad      	ldr	r3, [pc, #692]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a3ee:	f007 020f 	and.w	r2, r7, #15
 800a3f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3f6:	ed93 7b00 	vldr	d7, [r3]
 800a3fa:	05f8      	lsls	r0, r7, #23
 800a3fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a400:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a404:	d516      	bpl.n	800a434 <_dtoa_r+0x34c>
 800a406:	4ba8      	ldr	r3, [pc, #672]	@ (800a6a8 <_dtoa_r+0x5c0>)
 800a408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a40c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a410:	f7f6 fa44 	bl	800089c <__aeabi_ddiv>
 800a414:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a418:	f004 040f 	and.w	r4, r4, #15
 800a41c:	2603      	movs	r6, #3
 800a41e:	4da2      	ldr	r5, [pc, #648]	@ (800a6a8 <_dtoa_r+0x5c0>)
 800a420:	b954      	cbnz	r4, 800a438 <_dtoa_r+0x350>
 800a422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a42a:	f7f6 fa37 	bl	800089c <__aeabi_ddiv>
 800a42e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a432:	e028      	b.n	800a486 <_dtoa_r+0x39e>
 800a434:	2602      	movs	r6, #2
 800a436:	e7f2      	b.n	800a41e <_dtoa_r+0x336>
 800a438:	07e1      	lsls	r1, r4, #31
 800a43a:	d508      	bpl.n	800a44e <_dtoa_r+0x366>
 800a43c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a440:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a444:	f7f6 f900 	bl	8000648 <__aeabi_dmul>
 800a448:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a44c:	3601      	adds	r6, #1
 800a44e:	1064      	asrs	r4, r4, #1
 800a450:	3508      	adds	r5, #8
 800a452:	e7e5      	b.n	800a420 <_dtoa_r+0x338>
 800a454:	f000 80d2 	beq.w	800a5fc <_dtoa_r+0x514>
 800a458:	427c      	negs	r4, r7
 800a45a:	4b92      	ldr	r3, [pc, #584]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a45c:	4d92      	ldr	r5, [pc, #584]	@ (800a6a8 <_dtoa_r+0x5c0>)
 800a45e:	f004 020f 	and.w	r2, r4, #15
 800a462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a46e:	f7f6 f8eb 	bl	8000648 <__aeabi_dmul>
 800a472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a476:	1124      	asrs	r4, r4, #4
 800a478:	2300      	movs	r3, #0
 800a47a:	2602      	movs	r6, #2
 800a47c:	2c00      	cmp	r4, #0
 800a47e:	f040 80b2 	bne.w	800a5e6 <_dtoa_r+0x4fe>
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1d3      	bne.n	800a42e <_dtoa_r+0x346>
 800a486:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a488:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f000 80b7 	beq.w	800a600 <_dtoa_r+0x518>
 800a492:	4b86      	ldr	r3, [pc, #536]	@ (800a6ac <_dtoa_r+0x5c4>)
 800a494:	2200      	movs	r2, #0
 800a496:	4620      	mov	r0, r4
 800a498:	4629      	mov	r1, r5
 800a49a:	f7f6 fb47 	bl	8000b2c <__aeabi_dcmplt>
 800a49e:	2800      	cmp	r0, #0
 800a4a0:	f000 80ae 	beq.w	800a600 <_dtoa_r+0x518>
 800a4a4:	9b07      	ldr	r3, [sp, #28]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	f000 80aa 	beq.w	800a600 <_dtoa_r+0x518>
 800a4ac:	9b00      	ldr	r3, [sp, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	dd37      	ble.n	800a522 <_dtoa_r+0x43a>
 800a4b2:	1e7b      	subs	r3, r7, #1
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	4b7d      	ldr	r3, [pc, #500]	@ (800a6b0 <_dtoa_r+0x5c8>)
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f7f6 f8c3 	bl	8000648 <__aeabi_dmul>
 800a4c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4c6:	9c00      	ldr	r4, [sp, #0]
 800a4c8:	3601      	adds	r6, #1
 800a4ca:	4630      	mov	r0, r6
 800a4cc:	f7f6 f852 	bl	8000574 <__aeabi_i2d>
 800a4d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4d4:	f7f6 f8b8 	bl	8000648 <__aeabi_dmul>
 800a4d8:	4b76      	ldr	r3, [pc, #472]	@ (800a6b4 <_dtoa_r+0x5cc>)
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f7f5 fefe 	bl	80002dc <__adddf3>
 800a4e0:	4605      	mov	r5, r0
 800a4e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a4e6:	2c00      	cmp	r4, #0
 800a4e8:	f040 808d 	bne.w	800a606 <_dtoa_r+0x51e>
 800a4ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4f0:	4b71      	ldr	r3, [pc, #452]	@ (800a6b8 <_dtoa_r+0x5d0>)
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	f7f5 fef0 	bl	80002d8 <__aeabi_dsub>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a500:	462a      	mov	r2, r5
 800a502:	4633      	mov	r3, r6
 800a504:	f7f6 fb30 	bl	8000b68 <__aeabi_dcmpgt>
 800a508:	2800      	cmp	r0, #0
 800a50a:	f040 828b 	bne.w	800aa24 <_dtoa_r+0x93c>
 800a50e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a512:	462a      	mov	r2, r5
 800a514:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a518:	f7f6 fb08 	bl	8000b2c <__aeabi_dcmplt>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	f040 8128 	bne.w	800a772 <_dtoa_r+0x68a>
 800a522:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a526:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a52a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f2c0 815a 	blt.w	800a7e6 <_dtoa_r+0x6fe>
 800a532:	2f0e      	cmp	r7, #14
 800a534:	f300 8157 	bgt.w	800a7e6 <_dtoa_r+0x6fe>
 800a538:	4b5a      	ldr	r3, [pc, #360]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a53a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a53e:	ed93 7b00 	vldr	d7, [r3]
 800a542:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a544:	2b00      	cmp	r3, #0
 800a546:	ed8d 7b00 	vstr	d7, [sp]
 800a54a:	da03      	bge.n	800a554 <_dtoa_r+0x46c>
 800a54c:	9b07      	ldr	r3, [sp, #28]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f340 8101 	ble.w	800a756 <_dtoa_r+0x66e>
 800a554:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a558:	4656      	mov	r6, sl
 800a55a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a55e:	4620      	mov	r0, r4
 800a560:	4629      	mov	r1, r5
 800a562:	f7f6 f99b 	bl	800089c <__aeabi_ddiv>
 800a566:	f7f6 fb1f 	bl	8000ba8 <__aeabi_d2iz>
 800a56a:	4680      	mov	r8, r0
 800a56c:	f7f6 f802 	bl	8000574 <__aeabi_i2d>
 800a570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a574:	f7f6 f868 	bl	8000648 <__aeabi_dmul>
 800a578:	4602      	mov	r2, r0
 800a57a:	460b      	mov	r3, r1
 800a57c:	4620      	mov	r0, r4
 800a57e:	4629      	mov	r1, r5
 800a580:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a584:	f7f5 fea8 	bl	80002d8 <__aeabi_dsub>
 800a588:	f806 4b01 	strb.w	r4, [r6], #1
 800a58c:	9d07      	ldr	r5, [sp, #28]
 800a58e:	eba6 040a 	sub.w	r4, r6, sl
 800a592:	42a5      	cmp	r5, r4
 800a594:	4602      	mov	r2, r0
 800a596:	460b      	mov	r3, r1
 800a598:	f040 8117 	bne.w	800a7ca <_dtoa_r+0x6e2>
 800a59c:	f7f5 fe9e 	bl	80002dc <__adddf3>
 800a5a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	460d      	mov	r5, r1
 800a5a8:	f7f6 fade 	bl	8000b68 <__aeabi_dcmpgt>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	f040 80f9 	bne.w	800a7a4 <_dtoa_r+0x6bc>
 800a5b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	4629      	mov	r1, r5
 800a5ba:	f7f6 faad 	bl	8000b18 <__aeabi_dcmpeq>
 800a5be:	b118      	cbz	r0, 800a5c8 <_dtoa_r+0x4e0>
 800a5c0:	f018 0f01 	tst.w	r8, #1
 800a5c4:	f040 80ee 	bne.w	800a7a4 <_dtoa_r+0x6bc>
 800a5c8:	4649      	mov	r1, r9
 800a5ca:	4658      	mov	r0, fp
 800a5cc:	f000 fc90 	bl	800aef0 <_Bfree>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	7033      	strb	r3, [r6, #0]
 800a5d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a5d6:	3701      	adds	r7, #1
 800a5d8:	601f      	str	r7, [r3, #0]
 800a5da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	f000 831d 	beq.w	800ac1c <_dtoa_r+0xb34>
 800a5e2:	601e      	str	r6, [r3, #0]
 800a5e4:	e31a      	b.n	800ac1c <_dtoa_r+0xb34>
 800a5e6:	07e2      	lsls	r2, r4, #31
 800a5e8:	d505      	bpl.n	800a5f6 <_dtoa_r+0x50e>
 800a5ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5ee:	f7f6 f82b 	bl	8000648 <__aeabi_dmul>
 800a5f2:	3601      	adds	r6, #1
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	1064      	asrs	r4, r4, #1
 800a5f8:	3508      	adds	r5, #8
 800a5fa:	e73f      	b.n	800a47c <_dtoa_r+0x394>
 800a5fc:	2602      	movs	r6, #2
 800a5fe:	e742      	b.n	800a486 <_dtoa_r+0x39e>
 800a600:	9c07      	ldr	r4, [sp, #28]
 800a602:	9704      	str	r7, [sp, #16]
 800a604:	e761      	b.n	800a4ca <_dtoa_r+0x3e2>
 800a606:	4b27      	ldr	r3, [pc, #156]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a608:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a60a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a60e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a612:	4454      	add	r4, sl
 800a614:	2900      	cmp	r1, #0
 800a616:	d053      	beq.n	800a6c0 <_dtoa_r+0x5d8>
 800a618:	4928      	ldr	r1, [pc, #160]	@ (800a6bc <_dtoa_r+0x5d4>)
 800a61a:	2000      	movs	r0, #0
 800a61c:	f7f6 f93e 	bl	800089c <__aeabi_ddiv>
 800a620:	4633      	mov	r3, r6
 800a622:	462a      	mov	r2, r5
 800a624:	f7f5 fe58 	bl	80002d8 <__aeabi_dsub>
 800a628:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a62c:	4656      	mov	r6, sl
 800a62e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a632:	f7f6 fab9 	bl	8000ba8 <__aeabi_d2iz>
 800a636:	4605      	mov	r5, r0
 800a638:	f7f5 ff9c 	bl	8000574 <__aeabi_i2d>
 800a63c:	4602      	mov	r2, r0
 800a63e:	460b      	mov	r3, r1
 800a640:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a644:	f7f5 fe48 	bl	80002d8 <__aeabi_dsub>
 800a648:	3530      	adds	r5, #48	@ 0x30
 800a64a:	4602      	mov	r2, r0
 800a64c:	460b      	mov	r3, r1
 800a64e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a652:	f806 5b01 	strb.w	r5, [r6], #1
 800a656:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a65a:	f7f6 fa67 	bl	8000b2c <__aeabi_dcmplt>
 800a65e:	2800      	cmp	r0, #0
 800a660:	d171      	bne.n	800a746 <_dtoa_r+0x65e>
 800a662:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a666:	4911      	ldr	r1, [pc, #68]	@ (800a6ac <_dtoa_r+0x5c4>)
 800a668:	2000      	movs	r0, #0
 800a66a:	f7f5 fe35 	bl	80002d8 <__aeabi_dsub>
 800a66e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a672:	f7f6 fa5b 	bl	8000b2c <__aeabi_dcmplt>
 800a676:	2800      	cmp	r0, #0
 800a678:	f040 8095 	bne.w	800a7a6 <_dtoa_r+0x6be>
 800a67c:	42a6      	cmp	r6, r4
 800a67e:	f43f af50 	beq.w	800a522 <_dtoa_r+0x43a>
 800a682:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a686:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b0 <_dtoa_r+0x5c8>)
 800a688:	2200      	movs	r2, #0
 800a68a:	f7f5 ffdd 	bl	8000648 <__aeabi_dmul>
 800a68e:	4b08      	ldr	r3, [pc, #32]	@ (800a6b0 <_dtoa_r+0x5c8>)
 800a690:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a694:	2200      	movs	r2, #0
 800a696:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a69a:	f7f5 ffd5 	bl	8000648 <__aeabi_dmul>
 800a69e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6a2:	e7c4      	b.n	800a62e <_dtoa_r+0x546>
 800a6a4:	0800db68 	.word	0x0800db68
 800a6a8:	0800db40 	.word	0x0800db40
 800a6ac:	3ff00000 	.word	0x3ff00000
 800a6b0:	40240000 	.word	0x40240000
 800a6b4:	401c0000 	.word	0x401c0000
 800a6b8:	40140000 	.word	0x40140000
 800a6bc:	3fe00000 	.word	0x3fe00000
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	f7f5 ffc0 	bl	8000648 <__aeabi_dmul>
 800a6c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a6cc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a6ce:	4656      	mov	r6, sl
 800a6d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6d4:	f7f6 fa68 	bl	8000ba8 <__aeabi_d2iz>
 800a6d8:	4605      	mov	r5, r0
 800a6da:	f7f5 ff4b 	bl	8000574 <__aeabi_i2d>
 800a6de:	4602      	mov	r2, r0
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6e6:	f7f5 fdf7 	bl	80002d8 <__aeabi_dsub>
 800a6ea:	3530      	adds	r5, #48	@ 0x30
 800a6ec:	f806 5b01 	strb.w	r5, [r6], #1
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	42a6      	cmp	r6, r4
 800a6f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a6fa:	f04f 0200 	mov.w	r2, #0
 800a6fe:	d124      	bne.n	800a74a <_dtoa_r+0x662>
 800a700:	4bac      	ldr	r3, [pc, #688]	@ (800a9b4 <_dtoa_r+0x8cc>)
 800a702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a706:	f7f5 fde9 	bl	80002dc <__adddf3>
 800a70a:	4602      	mov	r2, r0
 800a70c:	460b      	mov	r3, r1
 800a70e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a712:	f7f6 fa29 	bl	8000b68 <__aeabi_dcmpgt>
 800a716:	2800      	cmp	r0, #0
 800a718:	d145      	bne.n	800a7a6 <_dtoa_r+0x6be>
 800a71a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a71e:	49a5      	ldr	r1, [pc, #660]	@ (800a9b4 <_dtoa_r+0x8cc>)
 800a720:	2000      	movs	r0, #0
 800a722:	f7f5 fdd9 	bl	80002d8 <__aeabi_dsub>
 800a726:	4602      	mov	r2, r0
 800a728:	460b      	mov	r3, r1
 800a72a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a72e:	f7f6 f9fd 	bl	8000b2c <__aeabi_dcmplt>
 800a732:	2800      	cmp	r0, #0
 800a734:	f43f aef5 	beq.w	800a522 <_dtoa_r+0x43a>
 800a738:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a73a:	1e73      	subs	r3, r6, #1
 800a73c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a73e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a742:	2b30      	cmp	r3, #48	@ 0x30
 800a744:	d0f8      	beq.n	800a738 <_dtoa_r+0x650>
 800a746:	9f04      	ldr	r7, [sp, #16]
 800a748:	e73e      	b.n	800a5c8 <_dtoa_r+0x4e0>
 800a74a:	4b9b      	ldr	r3, [pc, #620]	@ (800a9b8 <_dtoa_r+0x8d0>)
 800a74c:	f7f5 ff7c 	bl	8000648 <__aeabi_dmul>
 800a750:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a754:	e7bc      	b.n	800a6d0 <_dtoa_r+0x5e8>
 800a756:	d10c      	bne.n	800a772 <_dtoa_r+0x68a>
 800a758:	4b98      	ldr	r3, [pc, #608]	@ (800a9bc <_dtoa_r+0x8d4>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a760:	f7f5 ff72 	bl	8000648 <__aeabi_dmul>
 800a764:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a768:	f7f6 f9f4 	bl	8000b54 <__aeabi_dcmpge>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	f000 8157 	beq.w	800aa20 <_dtoa_r+0x938>
 800a772:	2400      	movs	r4, #0
 800a774:	4625      	mov	r5, r4
 800a776:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a778:	43db      	mvns	r3, r3
 800a77a:	9304      	str	r3, [sp, #16]
 800a77c:	4656      	mov	r6, sl
 800a77e:	2700      	movs	r7, #0
 800a780:	4621      	mov	r1, r4
 800a782:	4658      	mov	r0, fp
 800a784:	f000 fbb4 	bl	800aef0 <_Bfree>
 800a788:	2d00      	cmp	r5, #0
 800a78a:	d0dc      	beq.n	800a746 <_dtoa_r+0x65e>
 800a78c:	b12f      	cbz	r7, 800a79a <_dtoa_r+0x6b2>
 800a78e:	42af      	cmp	r7, r5
 800a790:	d003      	beq.n	800a79a <_dtoa_r+0x6b2>
 800a792:	4639      	mov	r1, r7
 800a794:	4658      	mov	r0, fp
 800a796:	f000 fbab 	bl	800aef0 <_Bfree>
 800a79a:	4629      	mov	r1, r5
 800a79c:	4658      	mov	r0, fp
 800a79e:	f000 fba7 	bl	800aef0 <_Bfree>
 800a7a2:	e7d0      	b.n	800a746 <_dtoa_r+0x65e>
 800a7a4:	9704      	str	r7, [sp, #16]
 800a7a6:	4633      	mov	r3, r6
 800a7a8:	461e      	mov	r6, r3
 800a7aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7ae:	2a39      	cmp	r2, #57	@ 0x39
 800a7b0:	d107      	bne.n	800a7c2 <_dtoa_r+0x6da>
 800a7b2:	459a      	cmp	sl, r3
 800a7b4:	d1f8      	bne.n	800a7a8 <_dtoa_r+0x6c0>
 800a7b6:	9a04      	ldr	r2, [sp, #16]
 800a7b8:	3201      	adds	r2, #1
 800a7ba:	9204      	str	r2, [sp, #16]
 800a7bc:	2230      	movs	r2, #48	@ 0x30
 800a7be:	f88a 2000 	strb.w	r2, [sl]
 800a7c2:	781a      	ldrb	r2, [r3, #0]
 800a7c4:	3201      	adds	r2, #1
 800a7c6:	701a      	strb	r2, [r3, #0]
 800a7c8:	e7bd      	b.n	800a746 <_dtoa_r+0x65e>
 800a7ca:	4b7b      	ldr	r3, [pc, #492]	@ (800a9b8 <_dtoa_r+0x8d0>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f7f5 ff3b 	bl	8000648 <__aeabi_dmul>
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	460d      	mov	r5, r1
 800a7da:	f7f6 f99d 	bl	8000b18 <__aeabi_dcmpeq>
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	f43f aebb 	beq.w	800a55a <_dtoa_r+0x472>
 800a7e4:	e6f0      	b.n	800a5c8 <_dtoa_r+0x4e0>
 800a7e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a7e8:	2a00      	cmp	r2, #0
 800a7ea:	f000 80db 	beq.w	800a9a4 <_dtoa_r+0x8bc>
 800a7ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7f0:	2a01      	cmp	r2, #1
 800a7f2:	f300 80bf 	bgt.w	800a974 <_dtoa_r+0x88c>
 800a7f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a7f8:	2a00      	cmp	r2, #0
 800a7fa:	f000 80b7 	beq.w	800a96c <_dtoa_r+0x884>
 800a7fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a802:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a804:	4646      	mov	r6, r8
 800a806:	9a08      	ldr	r2, [sp, #32]
 800a808:	2101      	movs	r1, #1
 800a80a:	441a      	add	r2, r3
 800a80c:	4658      	mov	r0, fp
 800a80e:	4498      	add	r8, r3
 800a810:	9208      	str	r2, [sp, #32]
 800a812:	f000 fc6b 	bl	800b0ec <__i2b>
 800a816:	4605      	mov	r5, r0
 800a818:	b15e      	cbz	r6, 800a832 <_dtoa_r+0x74a>
 800a81a:	9b08      	ldr	r3, [sp, #32]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	dd08      	ble.n	800a832 <_dtoa_r+0x74a>
 800a820:	42b3      	cmp	r3, r6
 800a822:	9a08      	ldr	r2, [sp, #32]
 800a824:	bfa8      	it	ge
 800a826:	4633      	movge	r3, r6
 800a828:	eba8 0803 	sub.w	r8, r8, r3
 800a82c:	1af6      	subs	r6, r6, r3
 800a82e:	1ad3      	subs	r3, r2, r3
 800a830:	9308      	str	r3, [sp, #32]
 800a832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a834:	b1f3      	cbz	r3, 800a874 <_dtoa_r+0x78c>
 800a836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f000 80b7 	beq.w	800a9ac <_dtoa_r+0x8c4>
 800a83e:	b18c      	cbz	r4, 800a864 <_dtoa_r+0x77c>
 800a840:	4629      	mov	r1, r5
 800a842:	4622      	mov	r2, r4
 800a844:	4658      	mov	r0, fp
 800a846:	f000 fd11 	bl	800b26c <__pow5mult>
 800a84a:	464a      	mov	r2, r9
 800a84c:	4601      	mov	r1, r0
 800a84e:	4605      	mov	r5, r0
 800a850:	4658      	mov	r0, fp
 800a852:	f000 fc61 	bl	800b118 <__multiply>
 800a856:	4649      	mov	r1, r9
 800a858:	9004      	str	r0, [sp, #16]
 800a85a:	4658      	mov	r0, fp
 800a85c:	f000 fb48 	bl	800aef0 <_Bfree>
 800a860:	9b04      	ldr	r3, [sp, #16]
 800a862:	4699      	mov	r9, r3
 800a864:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a866:	1b1a      	subs	r2, r3, r4
 800a868:	d004      	beq.n	800a874 <_dtoa_r+0x78c>
 800a86a:	4649      	mov	r1, r9
 800a86c:	4658      	mov	r0, fp
 800a86e:	f000 fcfd 	bl	800b26c <__pow5mult>
 800a872:	4681      	mov	r9, r0
 800a874:	2101      	movs	r1, #1
 800a876:	4658      	mov	r0, fp
 800a878:	f000 fc38 	bl	800b0ec <__i2b>
 800a87c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a87e:	4604      	mov	r4, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	f000 81cf 	beq.w	800ac24 <_dtoa_r+0xb3c>
 800a886:	461a      	mov	r2, r3
 800a888:	4601      	mov	r1, r0
 800a88a:	4658      	mov	r0, fp
 800a88c:	f000 fcee 	bl	800b26c <__pow5mult>
 800a890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a892:	2b01      	cmp	r3, #1
 800a894:	4604      	mov	r4, r0
 800a896:	f300 8095 	bgt.w	800a9c4 <_dtoa_r+0x8dc>
 800a89a:	9b02      	ldr	r3, [sp, #8]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f040 8087 	bne.w	800a9b0 <_dtoa_r+0x8c8>
 800a8a2:	9b03      	ldr	r3, [sp, #12]
 800a8a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f040 8089 	bne.w	800a9c0 <_dtoa_r+0x8d8>
 800a8ae:	9b03      	ldr	r3, [sp, #12]
 800a8b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8b4:	0d1b      	lsrs	r3, r3, #20
 800a8b6:	051b      	lsls	r3, r3, #20
 800a8b8:	b12b      	cbz	r3, 800a8c6 <_dtoa_r+0x7de>
 800a8ba:	9b08      	ldr	r3, [sp, #32]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	9308      	str	r3, [sp, #32]
 800a8c0:	f108 0801 	add.w	r8, r8, #1
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	f000 81b0 	beq.w	800ac30 <_dtoa_r+0xb48>
 800a8d0:	6923      	ldr	r3, [r4, #16]
 800a8d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a8d6:	6918      	ldr	r0, [r3, #16]
 800a8d8:	f000 fbbc 	bl	800b054 <__hi0bits>
 800a8dc:	f1c0 0020 	rsb	r0, r0, #32
 800a8e0:	9b08      	ldr	r3, [sp, #32]
 800a8e2:	4418      	add	r0, r3
 800a8e4:	f010 001f 	ands.w	r0, r0, #31
 800a8e8:	d077      	beq.n	800a9da <_dtoa_r+0x8f2>
 800a8ea:	f1c0 0320 	rsb	r3, r0, #32
 800a8ee:	2b04      	cmp	r3, #4
 800a8f0:	dd6b      	ble.n	800a9ca <_dtoa_r+0x8e2>
 800a8f2:	9b08      	ldr	r3, [sp, #32]
 800a8f4:	f1c0 001c 	rsb	r0, r0, #28
 800a8f8:	4403      	add	r3, r0
 800a8fa:	4480      	add	r8, r0
 800a8fc:	4406      	add	r6, r0
 800a8fe:	9308      	str	r3, [sp, #32]
 800a900:	f1b8 0f00 	cmp.w	r8, #0
 800a904:	dd05      	ble.n	800a912 <_dtoa_r+0x82a>
 800a906:	4649      	mov	r1, r9
 800a908:	4642      	mov	r2, r8
 800a90a:	4658      	mov	r0, fp
 800a90c:	f000 fd08 	bl	800b320 <__lshift>
 800a910:	4681      	mov	r9, r0
 800a912:	9b08      	ldr	r3, [sp, #32]
 800a914:	2b00      	cmp	r3, #0
 800a916:	dd05      	ble.n	800a924 <_dtoa_r+0x83c>
 800a918:	4621      	mov	r1, r4
 800a91a:	461a      	mov	r2, r3
 800a91c:	4658      	mov	r0, fp
 800a91e:	f000 fcff 	bl	800b320 <__lshift>
 800a922:	4604      	mov	r4, r0
 800a924:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a926:	2b00      	cmp	r3, #0
 800a928:	d059      	beq.n	800a9de <_dtoa_r+0x8f6>
 800a92a:	4621      	mov	r1, r4
 800a92c:	4648      	mov	r0, r9
 800a92e:	f000 fd63 	bl	800b3f8 <__mcmp>
 800a932:	2800      	cmp	r0, #0
 800a934:	da53      	bge.n	800a9de <_dtoa_r+0x8f6>
 800a936:	1e7b      	subs	r3, r7, #1
 800a938:	9304      	str	r3, [sp, #16]
 800a93a:	4649      	mov	r1, r9
 800a93c:	2300      	movs	r3, #0
 800a93e:	220a      	movs	r2, #10
 800a940:	4658      	mov	r0, fp
 800a942:	f000 faf7 	bl	800af34 <__multadd>
 800a946:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a948:	4681      	mov	r9, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f000 8172 	beq.w	800ac34 <_dtoa_r+0xb4c>
 800a950:	2300      	movs	r3, #0
 800a952:	4629      	mov	r1, r5
 800a954:	220a      	movs	r2, #10
 800a956:	4658      	mov	r0, fp
 800a958:	f000 faec 	bl	800af34 <__multadd>
 800a95c:	9b00      	ldr	r3, [sp, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	4605      	mov	r5, r0
 800a962:	dc67      	bgt.n	800aa34 <_dtoa_r+0x94c>
 800a964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a966:	2b02      	cmp	r3, #2
 800a968:	dc41      	bgt.n	800a9ee <_dtoa_r+0x906>
 800a96a:	e063      	b.n	800aa34 <_dtoa_r+0x94c>
 800a96c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a96e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a972:	e746      	b.n	800a802 <_dtoa_r+0x71a>
 800a974:	9b07      	ldr	r3, [sp, #28]
 800a976:	1e5c      	subs	r4, r3, #1
 800a978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a97a:	42a3      	cmp	r3, r4
 800a97c:	bfbf      	itttt	lt
 800a97e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a980:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a982:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a984:	1ae3      	sublt	r3, r4, r3
 800a986:	bfb4      	ite	lt
 800a988:	18d2      	addlt	r2, r2, r3
 800a98a:	1b1c      	subge	r4, r3, r4
 800a98c:	9b07      	ldr	r3, [sp, #28]
 800a98e:	bfbc      	itt	lt
 800a990:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a992:	2400      	movlt	r4, #0
 800a994:	2b00      	cmp	r3, #0
 800a996:	bfb5      	itete	lt
 800a998:	eba8 0603 	sublt.w	r6, r8, r3
 800a99c:	9b07      	ldrge	r3, [sp, #28]
 800a99e:	2300      	movlt	r3, #0
 800a9a0:	4646      	movge	r6, r8
 800a9a2:	e730      	b.n	800a806 <_dtoa_r+0x71e>
 800a9a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a9a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a9a8:	4646      	mov	r6, r8
 800a9aa:	e735      	b.n	800a818 <_dtoa_r+0x730>
 800a9ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9ae:	e75c      	b.n	800a86a <_dtoa_r+0x782>
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	e788      	b.n	800a8c6 <_dtoa_r+0x7de>
 800a9b4:	3fe00000 	.word	0x3fe00000
 800a9b8:	40240000 	.word	0x40240000
 800a9bc:	40140000 	.word	0x40140000
 800a9c0:	9b02      	ldr	r3, [sp, #8]
 800a9c2:	e780      	b.n	800a8c6 <_dtoa_r+0x7de>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9c8:	e782      	b.n	800a8d0 <_dtoa_r+0x7e8>
 800a9ca:	d099      	beq.n	800a900 <_dtoa_r+0x818>
 800a9cc:	9a08      	ldr	r2, [sp, #32]
 800a9ce:	331c      	adds	r3, #28
 800a9d0:	441a      	add	r2, r3
 800a9d2:	4498      	add	r8, r3
 800a9d4:	441e      	add	r6, r3
 800a9d6:	9208      	str	r2, [sp, #32]
 800a9d8:	e792      	b.n	800a900 <_dtoa_r+0x818>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	e7f6      	b.n	800a9cc <_dtoa_r+0x8e4>
 800a9de:	9b07      	ldr	r3, [sp, #28]
 800a9e0:	9704      	str	r7, [sp, #16]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	dc20      	bgt.n	800aa28 <_dtoa_r+0x940>
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ea:	2b02      	cmp	r3, #2
 800a9ec:	dd1e      	ble.n	800aa2c <_dtoa_r+0x944>
 800a9ee:	9b00      	ldr	r3, [sp, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	f47f aec0 	bne.w	800a776 <_dtoa_r+0x68e>
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	2205      	movs	r2, #5
 800a9fa:	4658      	mov	r0, fp
 800a9fc:	f000 fa9a 	bl	800af34 <__multadd>
 800aa00:	4601      	mov	r1, r0
 800aa02:	4604      	mov	r4, r0
 800aa04:	4648      	mov	r0, r9
 800aa06:	f000 fcf7 	bl	800b3f8 <__mcmp>
 800aa0a:	2800      	cmp	r0, #0
 800aa0c:	f77f aeb3 	ble.w	800a776 <_dtoa_r+0x68e>
 800aa10:	4656      	mov	r6, sl
 800aa12:	2331      	movs	r3, #49	@ 0x31
 800aa14:	f806 3b01 	strb.w	r3, [r6], #1
 800aa18:	9b04      	ldr	r3, [sp, #16]
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	9304      	str	r3, [sp, #16]
 800aa1e:	e6ae      	b.n	800a77e <_dtoa_r+0x696>
 800aa20:	9c07      	ldr	r4, [sp, #28]
 800aa22:	9704      	str	r7, [sp, #16]
 800aa24:	4625      	mov	r5, r4
 800aa26:	e7f3      	b.n	800aa10 <_dtoa_r+0x928>
 800aa28:	9b07      	ldr	r3, [sp, #28]
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 8104 	beq.w	800ac3c <_dtoa_r+0xb54>
 800aa34:	2e00      	cmp	r6, #0
 800aa36:	dd05      	ble.n	800aa44 <_dtoa_r+0x95c>
 800aa38:	4629      	mov	r1, r5
 800aa3a:	4632      	mov	r2, r6
 800aa3c:	4658      	mov	r0, fp
 800aa3e:	f000 fc6f 	bl	800b320 <__lshift>
 800aa42:	4605      	mov	r5, r0
 800aa44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d05a      	beq.n	800ab00 <_dtoa_r+0xa18>
 800aa4a:	6869      	ldr	r1, [r5, #4]
 800aa4c:	4658      	mov	r0, fp
 800aa4e:	f000 fa0f 	bl	800ae70 <_Balloc>
 800aa52:	4606      	mov	r6, r0
 800aa54:	b928      	cbnz	r0, 800aa62 <_dtoa_r+0x97a>
 800aa56:	4b84      	ldr	r3, [pc, #528]	@ (800ac68 <_dtoa_r+0xb80>)
 800aa58:	4602      	mov	r2, r0
 800aa5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aa5e:	f7ff bb5a 	b.w	800a116 <_dtoa_r+0x2e>
 800aa62:	692a      	ldr	r2, [r5, #16]
 800aa64:	3202      	adds	r2, #2
 800aa66:	0092      	lsls	r2, r2, #2
 800aa68:	f105 010c 	add.w	r1, r5, #12
 800aa6c:	300c      	adds	r0, #12
 800aa6e:	f7ff fa9c 	bl	8009faa <memcpy>
 800aa72:	2201      	movs	r2, #1
 800aa74:	4631      	mov	r1, r6
 800aa76:	4658      	mov	r0, fp
 800aa78:	f000 fc52 	bl	800b320 <__lshift>
 800aa7c:	f10a 0301 	add.w	r3, sl, #1
 800aa80:	9307      	str	r3, [sp, #28]
 800aa82:	9b00      	ldr	r3, [sp, #0]
 800aa84:	4453      	add	r3, sl
 800aa86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa88:	9b02      	ldr	r3, [sp, #8]
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	462f      	mov	r7, r5
 800aa90:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa92:	4605      	mov	r5, r0
 800aa94:	9b07      	ldr	r3, [sp, #28]
 800aa96:	4621      	mov	r1, r4
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	4648      	mov	r0, r9
 800aa9c:	9300      	str	r3, [sp, #0]
 800aa9e:	f7ff fa99 	bl	8009fd4 <quorem>
 800aaa2:	4639      	mov	r1, r7
 800aaa4:	9002      	str	r0, [sp, #8]
 800aaa6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aaaa:	4648      	mov	r0, r9
 800aaac:	f000 fca4 	bl	800b3f8 <__mcmp>
 800aab0:	462a      	mov	r2, r5
 800aab2:	9008      	str	r0, [sp, #32]
 800aab4:	4621      	mov	r1, r4
 800aab6:	4658      	mov	r0, fp
 800aab8:	f000 fcba 	bl	800b430 <__mdiff>
 800aabc:	68c2      	ldr	r2, [r0, #12]
 800aabe:	4606      	mov	r6, r0
 800aac0:	bb02      	cbnz	r2, 800ab04 <_dtoa_r+0xa1c>
 800aac2:	4601      	mov	r1, r0
 800aac4:	4648      	mov	r0, r9
 800aac6:	f000 fc97 	bl	800b3f8 <__mcmp>
 800aaca:	4602      	mov	r2, r0
 800aacc:	4631      	mov	r1, r6
 800aace:	4658      	mov	r0, fp
 800aad0:	920e      	str	r2, [sp, #56]	@ 0x38
 800aad2:	f000 fa0d 	bl	800aef0 <_Bfree>
 800aad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aada:	9e07      	ldr	r6, [sp, #28]
 800aadc:	ea43 0102 	orr.w	r1, r3, r2
 800aae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aae2:	4319      	orrs	r1, r3
 800aae4:	d110      	bne.n	800ab08 <_dtoa_r+0xa20>
 800aae6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aaea:	d029      	beq.n	800ab40 <_dtoa_r+0xa58>
 800aaec:	9b08      	ldr	r3, [sp, #32]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	dd02      	ble.n	800aaf8 <_dtoa_r+0xa10>
 800aaf2:	9b02      	ldr	r3, [sp, #8]
 800aaf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800aaf8:	9b00      	ldr	r3, [sp, #0]
 800aafa:	f883 8000 	strb.w	r8, [r3]
 800aafe:	e63f      	b.n	800a780 <_dtoa_r+0x698>
 800ab00:	4628      	mov	r0, r5
 800ab02:	e7bb      	b.n	800aa7c <_dtoa_r+0x994>
 800ab04:	2201      	movs	r2, #1
 800ab06:	e7e1      	b.n	800aacc <_dtoa_r+0x9e4>
 800ab08:	9b08      	ldr	r3, [sp, #32]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	db04      	blt.n	800ab18 <_dtoa_r+0xa30>
 800ab0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab10:	430b      	orrs	r3, r1
 800ab12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab14:	430b      	orrs	r3, r1
 800ab16:	d120      	bne.n	800ab5a <_dtoa_r+0xa72>
 800ab18:	2a00      	cmp	r2, #0
 800ab1a:	dded      	ble.n	800aaf8 <_dtoa_r+0xa10>
 800ab1c:	4649      	mov	r1, r9
 800ab1e:	2201      	movs	r2, #1
 800ab20:	4658      	mov	r0, fp
 800ab22:	f000 fbfd 	bl	800b320 <__lshift>
 800ab26:	4621      	mov	r1, r4
 800ab28:	4681      	mov	r9, r0
 800ab2a:	f000 fc65 	bl	800b3f8 <__mcmp>
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	dc03      	bgt.n	800ab3a <_dtoa_r+0xa52>
 800ab32:	d1e1      	bne.n	800aaf8 <_dtoa_r+0xa10>
 800ab34:	f018 0f01 	tst.w	r8, #1
 800ab38:	d0de      	beq.n	800aaf8 <_dtoa_r+0xa10>
 800ab3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ab3e:	d1d8      	bne.n	800aaf2 <_dtoa_r+0xa0a>
 800ab40:	9a00      	ldr	r2, [sp, #0]
 800ab42:	2339      	movs	r3, #57	@ 0x39
 800ab44:	7013      	strb	r3, [r2, #0]
 800ab46:	4633      	mov	r3, r6
 800ab48:	461e      	mov	r6, r3
 800ab4a:	3b01      	subs	r3, #1
 800ab4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ab50:	2a39      	cmp	r2, #57	@ 0x39
 800ab52:	d052      	beq.n	800abfa <_dtoa_r+0xb12>
 800ab54:	3201      	adds	r2, #1
 800ab56:	701a      	strb	r2, [r3, #0]
 800ab58:	e612      	b.n	800a780 <_dtoa_r+0x698>
 800ab5a:	2a00      	cmp	r2, #0
 800ab5c:	dd07      	ble.n	800ab6e <_dtoa_r+0xa86>
 800ab5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ab62:	d0ed      	beq.n	800ab40 <_dtoa_r+0xa58>
 800ab64:	9a00      	ldr	r2, [sp, #0]
 800ab66:	f108 0301 	add.w	r3, r8, #1
 800ab6a:	7013      	strb	r3, [r2, #0]
 800ab6c:	e608      	b.n	800a780 <_dtoa_r+0x698>
 800ab6e:	9b07      	ldr	r3, [sp, #28]
 800ab70:	9a07      	ldr	r2, [sp, #28]
 800ab72:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ab76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d028      	beq.n	800abce <_dtoa_r+0xae6>
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	2300      	movs	r3, #0
 800ab80:	220a      	movs	r2, #10
 800ab82:	4658      	mov	r0, fp
 800ab84:	f000 f9d6 	bl	800af34 <__multadd>
 800ab88:	42af      	cmp	r7, r5
 800ab8a:	4681      	mov	r9, r0
 800ab8c:	f04f 0300 	mov.w	r3, #0
 800ab90:	f04f 020a 	mov.w	r2, #10
 800ab94:	4639      	mov	r1, r7
 800ab96:	4658      	mov	r0, fp
 800ab98:	d107      	bne.n	800abaa <_dtoa_r+0xac2>
 800ab9a:	f000 f9cb 	bl	800af34 <__multadd>
 800ab9e:	4607      	mov	r7, r0
 800aba0:	4605      	mov	r5, r0
 800aba2:	9b07      	ldr	r3, [sp, #28]
 800aba4:	3301      	adds	r3, #1
 800aba6:	9307      	str	r3, [sp, #28]
 800aba8:	e774      	b.n	800aa94 <_dtoa_r+0x9ac>
 800abaa:	f000 f9c3 	bl	800af34 <__multadd>
 800abae:	4629      	mov	r1, r5
 800abb0:	4607      	mov	r7, r0
 800abb2:	2300      	movs	r3, #0
 800abb4:	220a      	movs	r2, #10
 800abb6:	4658      	mov	r0, fp
 800abb8:	f000 f9bc 	bl	800af34 <__multadd>
 800abbc:	4605      	mov	r5, r0
 800abbe:	e7f0      	b.n	800aba2 <_dtoa_r+0xaba>
 800abc0:	9b00      	ldr	r3, [sp, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	bfcc      	ite	gt
 800abc6:	461e      	movgt	r6, r3
 800abc8:	2601      	movle	r6, #1
 800abca:	4456      	add	r6, sl
 800abcc:	2700      	movs	r7, #0
 800abce:	4649      	mov	r1, r9
 800abd0:	2201      	movs	r2, #1
 800abd2:	4658      	mov	r0, fp
 800abd4:	f000 fba4 	bl	800b320 <__lshift>
 800abd8:	4621      	mov	r1, r4
 800abda:	4681      	mov	r9, r0
 800abdc:	f000 fc0c 	bl	800b3f8 <__mcmp>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	dcb0      	bgt.n	800ab46 <_dtoa_r+0xa5e>
 800abe4:	d102      	bne.n	800abec <_dtoa_r+0xb04>
 800abe6:	f018 0f01 	tst.w	r8, #1
 800abea:	d1ac      	bne.n	800ab46 <_dtoa_r+0xa5e>
 800abec:	4633      	mov	r3, r6
 800abee:	461e      	mov	r6, r3
 800abf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abf4:	2a30      	cmp	r2, #48	@ 0x30
 800abf6:	d0fa      	beq.n	800abee <_dtoa_r+0xb06>
 800abf8:	e5c2      	b.n	800a780 <_dtoa_r+0x698>
 800abfa:	459a      	cmp	sl, r3
 800abfc:	d1a4      	bne.n	800ab48 <_dtoa_r+0xa60>
 800abfe:	9b04      	ldr	r3, [sp, #16]
 800ac00:	3301      	adds	r3, #1
 800ac02:	9304      	str	r3, [sp, #16]
 800ac04:	2331      	movs	r3, #49	@ 0x31
 800ac06:	f88a 3000 	strb.w	r3, [sl]
 800ac0a:	e5b9      	b.n	800a780 <_dtoa_r+0x698>
 800ac0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ac0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ac6c <_dtoa_r+0xb84>
 800ac12:	b11b      	cbz	r3, 800ac1c <_dtoa_r+0xb34>
 800ac14:	f10a 0308 	add.w	r3, sl, #8
 800ac18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	4650      	mov	r0, sl
 800ac1e:	b019      	add	sp, #100	@ 0x64
 800ac20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac26:	2b01      	cmp	r3, #1
 800ac28:	f77f ae37 	ble.w	800a89a <_dtoa_r+0x7b2>
 800ac2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac30:	2001      	movs	r0, #1
 800ac32:	e655      	b.n	800a8e0 <_dtoa_r+0x7f8>
 800ac34:	9b00      	ldr	r3, [sp, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	f77f aed6 	ble.w	800a9e8 <_dtoa_r+0x900>
 800ac3c:	4656      	mov	r6, sl
 800ac3e:	4621      	mov	r1, r4
 800ac40:	4648      	mov	r0, r9
 800ac42:	f7ff f9c7 	bl	8009fd4 <quorem>
 800ac46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ac4a:	f806 8b01 	strb.w	r8, [r6], #1
 800ac4e:	9b00      	ldr	r3, [sp, #0]
 800ac50:	eba6 020a 	sub.w	r2, r6, sl
 800ac54:	4293      	cmp	r3, r2
 800ac56:	ddb3      	ble.n	800abc0 <_dtoa_r+0xad8>
 800ac58:	4649      	mov	r1, r9
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	220a      	movs	r2, #10
 800ac5e:	4658      	mov	r0, fp
 800ac60:	f000 f968 	bl	800af34 <__multadd>
 800ac64:	4681      	mov	r9, r0
 800ac66:	e7ea      	b.n	800ac3e <_dtoa_r+0xb56>
 800ac68:	0800dac5 	.word	0x0800dac5
 800ac6c:	0800da49 	.word	0x0800da49

0800ac70 <_free_r>:
 800ac70:	b538      	push	{r3, r4, r5, lr}
 800ac72:	4605      	mov	r5, r0
 800ac74:	2900      	cmp	r1, #0
 800ac76:	d041      	beq.n	800acfc <_free_r+0x8c>
 800ac78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac7c:	1f0c      	subs	r4, r1, #4
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	bfb8      	it	lt
 800ac82:	18e4      	addlt	r4, r4, r3
 800ac84:	f000 f8e8 	bl	800ae58 <__malloc_lock>
 800ac88:	4a1d      	ldr	r2, [pc, #116]	@ (800ad00 <_free_r+0x90>)
 800ac8a:	6813      	ldr	r3, [r2, #0]
 800ac8c:	b933      	cbnz	r3, 800ac9c <_free_r+0x2c>
 800ac8e:	6063      	str	r3, [r4, #4]
 800ac90:	6014      	str	r4, [r2, #0]
 800ac92:	4628      	mov	r0, r5
 800ac94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac98:	f000 b8e4 	b.w	800ae64 <__malloc_unlock>
 800ac9c:	42a3      	cmp	r3, r4
 800ac9e:	d908      	bls.n	800acb2 <_free_r+0x42>
 800aca0:	6820      	ldr	r0, [r4, #0]
 800aca2:	1821      	adds	r1, r4, r0
 800aca4:	428b      	cmp	r3, r1
 800aca6:	bf01      	itttt	eq
 800aca8:	6819      	ldreq	r1, [r3, #0]
 800acaa:	685b      	ldreq	r3, [r3, #4]
 800acac:	1809      	addeq	r1, r1, r0
 800acae:	6021      	streq	r1, [r4, #0]
 800acb0:	e7ed      	b.n	800ac8e <_free_r+0x1e>
 800acb2:	461a      	mov	r2, r3
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	b10b      	cbz	r3, 800acbc <_free_r+0x4c>
 800acb8:	42a3      	cmp	r3, r4
 800acba:	d9fa      	bls.n	800acb2 <_free_r+0x42>
 800acbc:	6811      	ldr	r1, [r2, #0]
 800acbe:	1850      	adds	r0, r2, r1
 800acc0:	42a0      	cmp	r0, r4
 800acc2:	d10b      	bne.n	800acdc <_free_r+0x6c>
 800acc4:	6820      	ldr	r0, [r4, #0]
 800acc6:	4401      	add	r1, r0
 800acc8:	1850      	adds	r0, r2, r1
 800acca:	4283      	cmp	r3, r0
 800accc:	6011      	str	r1, [r2, #0]
 800acce:	d1e0      	bne.n	800ac92 <_free_r+0x22>
 800acd0:	6818      	ldr	r0, [r3, #0]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	6053      	str	r3, [r2, #4]
 800acd6:	4408      	add	r0, r1
 800acd8:	6010      	str	r0, [r2, #0]
 800acda:	e7da      	b.n	800ac92 <_free_r+0x22>
 800acdc:	d902      	bls.n	800ace4 <_free_r+0x74>
 800acde:	230c      	movs	r3, #12
 800ace0:	602b      	str	r3, [r5, #0]
 800ace2:	e7d6      	b.n	800ac92 <_free_r+0x22>
 800ace4:	6820      	ldr	r0, [r4, #0]
 800ace6:	1821      	adds	r1, r4, r0
 800ace8:	428b      	cmp	r3, r1
 800acea:	bf04      	itt	eq
 800acec:	6819      	ldreq	r1, [r3, #0]
 800acee:	685b      	ldreq	r3, [r3, #4]
 800acf0:	6063      	str	r3, [r4, #4]
 800acf2:	bf04      	itt	eq
 800acf4:	1809      	addeq	r1, r1, r0
 800acf6:	6021      	streq	r1, [r4, #0]
 800acf8:	6054      	str	r4, [r2, #4]
 800acfa:	e7ca      	b.n	800ac92 <_free_r+0x22>
 800acfc:	bd38      	pop	{r3, r4, r5, pc}
 800acfe:	bf00      	nop
 800ad00:	2000104c 	.word	0x2000104c

0800ad04 <malloc>:
 800ad04:	4b02      	ldr	r3, [pc, #8]	@ (800ad10 <malloc+0xc>)
 800ad06:	4601      	mov	r1, r0
 800ad08:	6818      	ldr	r0, [r3, #0]
 800ad0a:	f000 b825 	b.w	800ad58 <_malloc_r>
 800ad0e:	bf00      	nop
 800ad10:	20000018 	.word	0x20000018

0800ad14 <sbrk_aligned>:
 800ad14:	b570      	push	{r4, r5, r6, lr}
 800ad16:	4e0f      	ldr	r6, [pc, #60]	@ (800ad54 <sbrk_aligned+0x40>)
 800ad18:	460c      	mov	r4, r1
 800ad1a:	6831      	ldr	r1, [r6, #0]
 800ad1c:	4605      	mov	r5, r0
 800ad1e:	b911      	cbnz	r1, 800ad26 <sbrk_aligned+0x12>
 800ad20:	f001 ffd2 	bl	800ccc8 <_sbrk_r>
 800ad24:	6030      	str	r0, [r6, #0]
 800ad26:	4621      	mov	r1, r4
 800ad28:	4628      	mov	r0, r5
 800ad2a:	f001 ffcd 	bl	800ccc8 <_sbrk_r>
 800ad2e:	1c43      	adds	r3, r0, #1
 800ad30:	d103      	bne.n	800ad3a <sbrk_aligned+0x26>
 800ad32:	f04f 34ff 	mov.w	r4, #4294967295
 800ad36:	4620      	mov	r0, r4
 800ad38:	bd70      	pop	{r4, r5, r6, pc}
 800ad3a:	1cc4      	adds	r4, r0, #3
 800ad3c:	f024 0403 	bic.w	r4, r4, #3
 800ad40:	42a0      	cmp	r0, r4
 800ad42:	d0f8      	beq.n	800ad36 <sbrk_aligned+0x22>
 800ad44:	1a21      	subs	r1, r4, r0
 800ad46:	4628      	mov	r0, r5
 800ad48:	f001 ffbe 	bl	800ccc8 <_sbrk_r>
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d1f2      	bne.n	800ad36 <sbrk_aligned+0x22>
 800ad50:	e7ef      	b.n	800ad32 <sbrk_aligned+0x1e>
 800ad52:	bf00      	nop
 800ad54:	20001048 	.word	0x20001048

0800ad58 <_malloc_r>:
 800ad58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad5c:	1ccd      	adds	r5, r1, #3
 800ad5e:	f025 0503 	bic.w	r5, r5, #3
 800ad62:	3508      	adds	r5, #8
 800ad64:	2d0c      	cmp	r5, #12
 800ad66:	bf38      	it	cc
 800ad68:	250c      	movcc	r5, #12
 800ad6a:	2d00      	cmp	r5, #0
 800ad6c:	4606      	mov	r6, r0
 800ad6e:	db01      	blt.n	800ad74 <_malloc_r+0x1c>
 800ad70:	42a9      	cmp	r1, r5
 800ad72:	d904      	bls.n	800ad7e <_malloc_r+0x26>
 800ad74:	230c      	movs	r3, #12
 800ad76:	6033      	str	r3, [r6, #0]
 800ad78:	2000      	movs	r0, #0
 800ad7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae54 <_malloc_r+0xfc>
 800ad82:	f000 f869 	bl	800ae58 <__malloc_lock>
 800ad86:	f8d8 3000 	ldr.w	r3, [r8]
 800ad8a:	461c      	mov	r4, r3
 800ad8c:	bb44      	cbnz	r4, 800ade0 <_malloc_r+0x88>
 800ad8e:	4629      	mov	r1, r5
 800ad90:	4630      	mov	r0, r6
 800ad92:	f7ff ffbf 	bl	800ad14 <sbrk_aligned>
 800ad96:	1c43      	adds	r3, r0, #1
 800ad98:	4604      	mov	r4, r0
 800ad9a:	d158      	bne.n	800ae4e <_malloc_r+0xf6>
 800ad9c:	f8d8 4000 	ldr.w	r4, [r8]
 800ada0:	4627      	mov	r7, r4
 800ada2:	2f00      	cmp	r7, #0
 800ada4:	d143      	bne.n	800ae2e <_malloc_r+0xd6>
 800ada6:	2c00      	cmp	r4, #0
 800ada8:	d04b      	beq.n	800ae42 <_malloc_r+0xea>
 800adaa:	6823      	ldr	r3, [r4, #0]
 800adac:	4639      	mov	r1, r7
 800adae:	4630      	mov	r0, r6
 800adb0:	eb04 0903 	add.w	r9, r4, r3
 800adb4:	f001 ff88 	bl	800ccc8 <_sbrk_r>
 800adb8:	4581      	cmp	r9, r0
 800adba:	d142      	bne.n	800ae42 <_malloc_r+0xea>
 800adbc:	6821      	ldr	r1, [r4, #0]
 800adbe:	1a6d      	subs	r5, r5, r1
 800adc0:	4629      	mov	r1, r5
 800adc2:	4630      	mov	r0, r6
 800adc4:	f7ff ffa6 	bl	800ad14 <sbrk_aligned>
 800adc8:	3001      	adds	r0, #1
 800adca:	d03a      	beq.n	800ae42 <_malloc_r+0xea>
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	442b      	add	r3, r5
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	f8d8 3000 	ldr.w	r3, [r8]
 800add6:	685a      	ldr	r2, [r3, #4]
 800add8:	bb62      	cbnz	r2, 800ae34 <_malloc_r+0xdc>
 800adda:	f8c8 7000 	str.w	r7, [r8]
 800adde:	e00f      	b.n	800ae00 <_malloc_r+0xa8>
 800ade0:	6822      	ldr	r2, [r4, #0]
 800ade2:	1b52      	subs	r2, r2, r5
 800ade4:	d420      	bmi.n	800ae28 <_malloc_r+0xd0>
 800ade6:	2a0b      	cmp	r2, #11
 800ade8:	d917      	bls.n	800ae1a <_malloc_r+0xc2>
 800adea:	1961      	adds	r1, r4, r5
 800adec:	42a3      	cmp	r3, r4
 800adee:	6025      	str	r5, [r4, #0]
 800adf0:	bf18      	it	ne
 800adf2:	6059      	strne	r1, [r3, #4]
 800adf4:	6863      	ldr	r3, [r4, #4]
 800adf6:	bf08      	it	eq
 800adf8:	f8c8 1000 	streq.w	r1, [r8]
 800adfc:	5162      	str	r2, [r4, r5]
 800adfe:	604b      	str	r3, [r1, #4]
 800ae00:	4630      	mov	r0, r6
 800ae02:	f000 f82f 	bl	800ae64 <__malloc_unlock>
 800ae06:	f104 000b 	add.w	r0, r4, #11
 800ae0a:	1d23      	adds	r3, r4, #4
 800ae0c:	f020 0007 	bic.w	r0, r0, #7
 800ae10:	1ac2      	subs	r2, r0, r3
 800ae12:	bf1c      	itt	ne
 800ae14:	1a1b      	subne	r3, r3, r0
 800ae16:	50a3      	strne	r3, [r4, r2]
 800ae18:	e7af      	b.n	800ad7a <_malloc_r+0x22>
 800ae1a:	6862      	ldr	r2, [r4, #4]
 800ae1c:	42a3      	cmp	r3, r4
 800ae1e:	bf0c      	ite	eq
 800ae20:	f8c8 2000 	streq.w	r2, [r8]
 800ae24:	605a      	strne	r2, [r3, #4]
 800ae26:	e7eb      	b.n	800ae00 <_malloc_r+0xa8>
 800ae28:	4623      	mov	r3, r4
 800ae2a:	6864      	ldr	r4, [r4, #4]
 800ae2c:	e7ae      	b.n	800ad8c <_malloc_r+0x34>
 800ae2e:	463c      	mov	r4, r7
 800ae30:	687f      	ldr	r7, [r7, #4]
 800ae32:	e7b6      	b.n	800ada2 <_malloc_r+0x4a>
 800ae34:	461a      	mov	r2, r3
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	42a3      	cmp	r3, r4
 800ae3a:	d1fb      	bne.n	800ae34 <_malloc_r+0xdc>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	6053      	str	r3, [r2, #4]
 800ae40:	e7de      	b.n	800ae00 <_malloc_r+0xa8>
 800ae42:	230c      	movs	r3, #12
 800ae44:	6033      	str	r3, [r6, #0]
 800ae46:	4630      	mov	r0, r6
 800ae48:	f000 f80c 	bl	800ae64 <__malloc_unlock>
 800ae4c:	e794      	b.n	800ad78 <_malloc_r+0x20>
 800ae4e:	6005      	str	r5, [r0, #0]
 800ae50:	e7d6      	b.n	800ae00 <_malloc_r+0xa8>
 800ae52:	bf00      	nop
 800ae54:	2000104c 	.word	0x2000104c

0800ae58 <__malloc_lock>:
 800ae58:	4801      	ldr	r0, [pc, #4]	@ (800ae60 <__malloc_lock+0x8>)
 800ae5a:	f7ff b8a4 	b.w	8009fa6 <__retarget_lock_acquire_recursive>
 800ae5e:	bf00      	nop
 800ae60:	20001044 	.word	0x20001044

0800ae64 <__malloc_unlock>:
 800ae64:	4801      	ldr	r0, [pc, #4]	@ (800ae6c <__malloc_unlock+0x8>)
 800ae66:	f7ff b89f 	b.w	8009fa8 <__retarget_lock_release_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	20001044 	.word	0x20001044

0800ae70 <_Balloc>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	69c6      	ldr	r6, [r0, #28]
 800ae74:	4604      	mov	r4, r0
 800ae76:	460d      	mov	r5, r1
 800ae78:	b976      	cbnz	r6, 800ae98 <_Balloc+0x28>
 800ae7a:	2010      	movs	r0, #16
 800ae7c:	f7ff ff42 	bl	800ad04 <malloc>
 800ae80:	4602      	mov	r2, r0
 800ae82:	61e0      	str	r0, [r4, #28]
 800ae84:	b920      	cbnz	r0, 800ae90 <_Balloc+0x20>
 800ae86:	4b18      	ldr	r3, [pc, #96]	@ (800aee8 <_Balloc+0x78>)
 800ae88:	4818      	ldr	r0, [pc, #96]	@ (800aeec <_Balloc+0x7c>)
 800ae8a:	216b      	movs	r1, #107	@ 0x6b
 800ae8c:	f001 ff34 	bl	800ccf8 <__assert_func>
 800ae90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae94:	6006      	str	r6, [r0, #0]
 800ae96:	60c6      	str	r6, [r0, #12]
 800ae98:	69e6      	ldr	r6, [r4, #28]
 800ae9a:	68f3      	ldr	r3, [r6, #12]
 800ae9c:	b183      	cbz	r3, 800aec0 <_Balloc+0x50>
 800ae9e:	69e3      	ldr	r3, [r4, #28]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aea6:	b9b8      	cbnz	r0, 800aed8 <_Balloc+0x68>
 800aea8:	2101      	movs	r1, #1
 800aeaa:	fa01 f605 	lsl.w	r6, r1, r5
 800aeae:	1d72      	adds	r2, r6, #5
 800aeb0:	0092      	lsls	r2, r2, #2
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f001 ff3e 	bl	800cd34 <_calloc_r>
 800aeb8:	b160      	cbz	r0, 800aed4 <_Balloc+0x64>
 800aeba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aebe:	e00e      	b.n	800aede <_Balloc+0x6e>
 800aec0:	2221      	movs	r2, #33	@ 0x21
 800aec2:	2104      	movs	r1, #4
 800aec4:	4620      	mov	r0, r4
 800aec6:	f001 ff35 	bl	800cd34 <_calloc_r>
 800aeca:	69e3      	ldr	r3, [r4, #28]
 800aecc:	60f0      	str	r0, [r6, #12]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d1e4      	bne.n	800ae9e <_Balloc+0x2e>
 800aed4:	2000      	movs	r0, #0
 800aed6:	bd70      	pop	{r4, r5, r6, pc}
 800aed8:	6802      	ldr	r2, [r0, #0]
 800aeda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aede:	2300      	movs	r3, #0
 800aee0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aee4:	e7f7      	b.n	800aed6 <_Balloc+0x66>
 800aee6:	bf00      	nop
 800aee8:	0800da56 	.word	0x0800da56
 800aeec:	0800dad6 	.word	0x0800dad6

0800aef0 <_Bfree>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	69c6      	ldr	r6, [r0, #28]
 800aef4:	4605      	mov	r5, r0
 800aef6:	460c      	mov	r4, r1
 800aef8:	b976      	cbnz	r6, 800af18 <_Bfree+0x28>
 800aefa:	2010      	movs	r0, #16
 800aefc:	f7ff ff02 	bl	800ad04 <malloc>
 800af00:	4602      	mov	r2, r0
 800af02:	61e8      	str	r0, [r5, #28]
 800af04:	b920      	cbnz	r0, 800af10 <_Bfree+0x20>
 800af06:	4b09      	ldr	r3, [pc, #36]	@ (800af2c <_Bfree+0x3c>)
 800af08:	4809      	ldr	r0, [pc, #36]	@ (800af30 <_Bfree+0x40>)
 800af0a:	218f      	movs	r1, #143	@ 0x8f
 800af0c:	f001 fef4 	bl	800ccf8 <__assert_func>
 800af10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af14:	6006      	str	r6, [r0, #0]
 800af16:	60c6      	str	r6, [r0, #12]
 800af18:	b13c      	cbz	r4, 800af2a <_Bfree+0x3a>
 800af1a:	69eb      	ldr	r3, [r5, #28]
 800af1c:	6862      	ldr	r2, [r4, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af24:	6021      	str	r1, [r4, #0]
 800af26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af2a:	bd70      	pop	{r4, r5, r6, pc}
 800af2c:	0800da56 	.word	0x0800da56
 800af30:	0800dad6 	.word	0x0800dad6

0800af34 <__multadd>:
 800af34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af38:	690d      	ldr	r5, [r1, #16]
 800af3a:	4607      	mov	r7, r0
 800af3c:	460c      	mov	r4, r1
 800af3e:	461e      	mov	r6, r3
 800af40:	f101 0c14 	add.w	ip, r1, #20
 800af44:	2000      	movs	r0, #0
 800af46:	f8dc 3000 	ldr.w	r3, [ip]
 800af4a:	b299      	uxth	r1, r3
 800af4c:	fb02 6101 	mla	r1, r2, r1, r6
 800af50:	0c1e      	lsrs	r6, r3, #16
 800af52:	0c0b      	lsrs	r3, r1, #16
 800af54:	fb02 3306 	mla	r3, r2, r6, r3
 800af58:	b289      	uxth	r1, r1
 800af5a:	3001      	adds	r0, #1
 800af5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af60:	4285      	cmp	r5, r0
 800af62:	f84c 1b04 	str.w	r1, [ip], #4
 800af66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af6a:	dcec      	bgt.n	800af46 <__multadd+0x12>
 800af6c:	b30e      	cbz	r6, 800afb2 <__multadd+0x7e>
 800af6e:	68a3      	ldr	r3, [r4, #8]
 800af70:	42ab      	cmp	r3, r5
 800af72:	dc19      	bgt.n	800afa8 <__multadd+0x74>
 800af74:	6861      	ldr	r1, [r4, #4]
 800af76:	4638      	mov	r0, r7
 800af78:	3101      	adds	r1, #1
 800af7a:	f7ff ff79 	bl	800ae70 <_Balloc>
 800af7e:	4680      	mov	r8, r0
 800af80:	b928      	cbnz	r0, 800af8e <__multadd+0x5a>
 800af82:	4602      	mov	r2, r0
 800af84:	4b0c      	ldr	r3, [pc, #48]	@ (800afb8 <__multadd+0x84>)
 800af86:	480d      	ldr	r0, [pc, #52]	@ (800afbc <__multadd+0x88>)
 800af88:	21ba      	movs	r1, #186	@ 0xba
 800af8a:	f001 feb5 	bl	800ccf8 <__assert_func>
 800af8e:	6922      	ldr	r2, [r4, #16]
 800af90:	3202      	adds	r2, #2
 800af92:	f104 010c 	add.w	r1, r4, #12
 800af96:	0092      	lsls	r2, r2, #2
 800af98:	300c      	adds	r0, #12
 800af9a:	f7ff f806 	bl	8009faa <memcpy>
 800af9e:	4621      	mov	r1, r4
 800afa0:	4638      	mov	r0, r7
 800afa2:	f7ff ffa5 	bl	800aef0 <_Bfree>
 800afa6:	4644      	mov	r4, r8
 800afa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afac:	3501      	adds	r5, #1
 800afae:	615e      	str	r6, [r3, #20]
 800afb0:	6125      	str	r5, [r4, #16]
 800afb2:	4620      	mov	r0, r4
 800afb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afb8:	0800dac5 	.word	0x0800dac5
 800afbc:	0800dad6 	.word	0x0800dad6

0800afc0 <__s2b>:
 800afc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc4:	460c      	mov	r4, r1
 800afc6:	4615      	mov	r5, r2
 800afc8:	461f      	mov	r7, r3
 800afca:	2209      	movs	r2, #9
 800afcc:	3308      	adds	r3, #8
 800afce:	4606      	mov	r6, r0
 800afd0:	fb93 f3f2 	sdiv	r3, r3, r2
 800afd4:	2100      	movs	r1, #0
 800afd6:	2201      	movs	r2, #1
 800afd8:	429a      	cmp	r2, r3
 800afda:	db09      	blt.n	800aff0 <__s2b+0x30>
 800afdc:	4630      	mov	r0, r6
 800afde:	f7ff ff47 	bl	800ae70 <_Balloc>
 800afe2:	b940      	cbnz	r0, 800aff6 <__s2b+0x36>
 800afe4:	4602      	mov	r2, r0
 800afe6:	4b19      	ldr	r3, [pc, #100]	@ (800b04c <__s2b+0x8c>)
 800afe8:	4819      	ldr	r0, [pc, #100]	@ (800b050 <__s2b+0x90>)
 800afea:	21d3      	movs	r1, #211	@ 0xd3
 800afec:	f001 fe84 	bl	800ccf8 <__assert_func>
 800aff0:	0052      	lsls	r2, r2, #1
 800aff2:	3101      	adds	r1, #1
 800aff4:	e7f0      	b.n	800afd8 <__s2b+0x18>
 800aff6:	9b08      	ldr	r3, [sp, #32]
 800aff8:	6143      	str	r3, [r0, #20]
 800affa:	2d09      	cmp	r5, #9
 800affc:	f04f 0301 	mov.w	r3, #1
 800b000:	6103      	str	r3, [r0, #16]
 800b002:	dd16      	ble.n	800b032 <__s2b+0x72>
 800b004:	f104 0909 	add.w	r9, r4, #9
 800b008:	46c8      	mov	r8, r9
 800b00a:	442c      	add	r4, r5
 800b00c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b010:	4601      	mov	r1, r0
 800b012:	3b30      	subs	r3, #48	@ 0x30
 800b014:	220a      	movs	r2, #10
 800b016:	4630      	mov	r0, r6
 800b018:	f7ff ff8c 	bl	800af34 <__multadd>
 800b01c:	45a0      	cmp	r8, r4
 800b01e:	d1f5      	bne.n	800b00c <__s2b+0x4c>
 800b020:	f1a5 0408 	sub.w	r4, r5, #8
 800b024:	444c      	add	r4, r9
 800b026:	1b2d      	subs	r5, r5, r4
 800b028:	1963      	adds	r3, r4, r5
 800b02a:	42bb      	cmp	r3, r7
 800b02c:	db04      	blt.n	800b038 <__s2b+0x78>
 800b02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b032:	340a      	adds	r4, #10
 800b034:	2509      	movs	r5, #9
 800b036:	e7f6      	b.n	800b026 <__s2b+0x66>
 800b038:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b03c:	4601      	mov	r1, r0
 800b03e:	3b30      	subs	r3, #48	@ 0x30
 800b040:	220a      	movs	r2, #10
 800b042:	4630      	mov	r0, r6
 800b044:	f7ff ff76 	bl	800af34 <__multadd>
 800b048:	e7ee      	b.n	800b028 <__s2b+0x68>
 800b04a:	bf00      	nop
 800b04c:	0800dac5 	.word	0x0800dac5
 800b050:	0800dad6 	.word	0x0800dad6

0800b054 <__hi0bits>:
 800b054:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b058:	4603      	mov	r3, r0
 800b05a:	bf36      	itet	cc
 800b05c:	0403      	lslcc	r3, r0, #16
 800b05e:	2000      	movcs	r0, #0
 800b060:	2010      	movcc	r0, #16
 800b062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b066:	bf3c      	itt	cc
 800b068:	021b      	lslcc	r3, r3, #8
 800b06a:	3008      	addcc	r0, #8
 800b06c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b070:	bf3c      	itt	cc
 800b072:	011b      	lslcc	r3, r3, #4
 800b074:	3004      	addcc	r0, #4
 800b076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b07a:	bf3c      	itt	cc
 800b07c:	009b      	lslcc	r3, r3, #2
 800b07e:	3002      	addcc	r0, #2
 800b080:	2b00      	cmp	r3, #0
 800b082:	db05      	blt.n	800b090 <__hi0bits+0x3c>
 800b084:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b088:	f100 0001 	add.w	r0, r0, #1
 800b08c:	bf08      	it	eq
 800b08e:	2020      	moveq	r0, #32
 800b090:	4770      	bx	lr

0800b092 <__lo0bits>:
 800b092:	6803      	ldr	r3, [r0, #0]
 800b094:	4602      	mov	r2, r0
 800b096:	f013 0007 	ands.w	r0, r3, #7
 800b09a:	d00b      	beq.n	800b0b4 <__lo0bits+0x22>
 800b09c:	07d9      	lsls	r1, r3, #31
 800b09e:	d421      	bmi.n	800b0e4 <__lo0bits+0x52>
 800b0a0:	0798      	lsls	r0, r3, #30
 800b0a2:	bf49      	itett	mi
 800b0a4:	085b      	lsrmi	r3, r3, #1
 800b0a6:	089b      	lsrpl	r3, r3, #2
 800b0a8:	2001      	movmi	r0, #1
 800b0aa:	6013      	strmi	r3, [r2, #0]
 800b0ac:	bf5c      	itt	pl
 800b0ae:	6013      	strpl	r3, [r2, #0]
 800b0b0:	2002      	movpl	r0, #2
 800b0b2:	4770      	bx	lr
 800b0b4:	b299      	uxth	r1, r3
 800b0b6:	b909      	cbnz	r1, 800b0bc <__lo0bits+0x2a>
 800b0b8:	0c1b      	lsrs	r3, r3, #16
 800b0ba:	2010      	movs	r0, #16
 800b0bc:	b2d9      	uxtb	r1, r3
 800b0be:	b909      	cbnz	r1, 800b0c4 <__lo0bits+0x32>
 800b0c0:	3008      	adds	r0, #8
 800b0c2:	0a1b      	lsrs	r3, r3, #8
 800b0c4:	0719      	lsls	r1, r3, #28
 800b0c6:	bf04      	itt	eq
 800b0c8:	091b      	lsreq	r3, r3, #4
 800b0ca:	3004      	addeq	r0, #4
 800b0cc:	0799      	lsls	r1, r3, #30
 800b0ce:	bf04      	itt	eq
 800b0d0:	089b      	lsreq	r3, r3, #2
 800b0d2:	3002      	addeq	r0, #2
 800b0d4:	07d9      	lsls	r1, r3, #31
 800b0d6:	d403      	bmi.n	800b0e0 <__lo0bits+0x4e>
 800b0d8:	085b      	lsrs	r3, r3, #1
 800b0da:	f100 0001 	add.w	r0, r0, #1
 800b0de:	d003      	beq.n	800b0e8 <__lo0bits+0x56>
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	4770      	bx	lr
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	4770      	bx	lr
 800b0e8:	2020      	movs	r0, #32
 800b0ea:	4770      	bx	lr

0800b0ec <__i2b>:
 800b0ec:	b510      	push	{r4, lr}
 800b0ee:	460c      	mov	r4, r1
 800b0f0:	2101      	movs	r1, #1
 800b0f2:	f7ff febd 	bl	800ae70 <_Balloc>
 800b0f6:	4602      	mov	r2, r0
 800b0f8:	b928      	cbnz	r0, 800b106 <__i2b+0x1a>
 800b0fa:	4b05      	ldr	r3, [pc, #20]	@ (800b110 <__i2b+0x24>)
 800b0fc:	4805      	ldr	r0, [pc, #20]	@ (800b114 <__i2b+0x28>)
 800b0fe:	f240 1145 	movw	r1, #325	@ 0x145
 800b102:	f001 fdf9 	bl	800ccf8 <__assert_func>
 800b106:	2301      	movs	r3, #1
 800b108:	6144      	str	r4, [r0, #20]
 800b10a:	6103      	str	r3, [r0, #16]
 800b10c:	bd10      	pop	{r4, pc}
 800b10e:	bf00      	nop
 800b110:	0800dac5 	.word	0x0800dac5
 800b114:	0800dad6 	.word	0x0800dad6

0800b118 <__multiply>:
 800b118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b11c:	4614      	mov	r4, r2
 800b11e:	690a      	ldr	r2, [r1, #16]
 800b120:	6923      	ldr	r3, [r4, #16]
 800b122:	429a      	cmp	r2, r3
 800b124:	bfa8      	it	ge
 800b126:	4623      	movge	r3, r4
 800b128:	460f      	mov	r7, r1
 800b12a:	bfa4      	itt	ge
 800b12c:	460c      	movge	r4, r1
 800b12e:	461f      	movge	r7, r3
 800b130:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b134:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b138:	68a3      	ldr	r3, [r4, #8]
 800b13a:	6861      	ldr	r1, [r4, #4]
 800b13c:	eb0a 0609 	add.w	r6, sl, r9
 800b140:	42b3      	cmp	r3, r6
 800b142:	b085      	sub	sp, #20
 800b144:	bfb8      	it	lt
 800b146:	3101      	addlt	r1, #1
 800b148:	f7ff fe92 	bl	800ae70 <_Balloc>
 800b14c:	b930      	cbnz	r0, 800b15c <__multiply+0x44>
 800b14e:	4602      	mov	r2, r0
 800b150:	4b44      	ldr	r3, [pc, #272]	@ (800b264 <__multiply+0x14c>)
 800b152:	4845      	ldr	r0, [pc, #276]	@ (800b268 <__multiply+0x150>)
 800b154:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b158:	f001 fdce 	bl	800ccf8 <__assert_func>
 800b15c:	f100 0514 	add.w	r5, r0, #20
 800b160:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b164:	462b      	mov	r3, r5
 800b166:	2200      	movs	r2, #0
 800b168:	4543      	cmp	r3, r8
 800b16a:	d321      	bcc.n	800b1b0 <__multiply+0x98>
 800b16c:	f107 0114 	add.w	r1, r7, #20
 800b170:	f104 0214 	add.w	r2, r4, #20
 800b174:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b178:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b17c:	9302      	str	r3, [sp, #8]
 800b17e:	1b13      	subs	r3, r2, r4
 800b180:	3b15      	subs	r3, #21
 800b182:	f023 0303 	bic.w	r3, r3, #3
 800b186:	3304      	adds	r3, #4
 800b188:	f104 0715 	add.w	r7, r4, #21
 800b18c:	42ba      	cmp	r2, r7
 800b18e:	bf38      	it	cc
 800b190:	2304      	movcc	r3, #4
 800b192:	9301      	str	r3, [sp, #4]
 800b194:	9b02      	ldr	r3, [sp, #8]
 800b196:	9103      	str	r1, [sp, #12]
 800b198:	428b      	cmp	r3, r1
 800b19a:	d80c      	bhi.n	800b1b6 <__multiply+0x9e>
 800b19c:	2e00      	cmp	r6, #0
 800b19e:	dd03      	ble.n	800b1a8 <__multiply+0x90>
 800b1a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d05b      	beq.n	800b260 <__multiply+0x148>
 800b1a8:	6106      	str	r6, [r0, #16]
 800b1aa:	b005      	add	sp, #20
 800b1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b0:	f843 2b04 	str.w	r2, [r3], #4
 800b1b4:	e7d8      	b.n	800b168 <__multiply+0x50>
 800b1b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800b1ba:	f1ba 0f00 	cmp.w	sl, #0
 800b1be:	d024      	beq.n	800b20a <__multiply+0xf2>
 800b1c0:	f104 0e14 	add.w	lr, r4, #20
 800b1c4:	46a9      	mov	r9, r5
 800b1c6:	f04f 0c00 	mov.w	ip, #0
 800b1ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1ce:	f8d9 3000 	ldr.w	r3, [r9]
 800b1d2:	fa1f fb87 	uxth.w	fp, r7
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800b1dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b1e0:	f8d9 7000 	ldr.w	r7, [r9]
 800b1e4:	4463      	add	r3, ip
 800b1e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b1ea:	fb0a c70b 	mla	r7, sl, fp, ip
 800b1ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b1f2:	b29b      	uxth	r3, r3
 800b1f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b1f8:	4572      	cmp	r2, lr
 800b1fa:	f849 3b04 	str.w	r3, [r9], #4
 800b1fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b202:	d8e2      	bhi.n	800b1ca <__multiply+0xb2>
 800b204:	9b01      	ldr	r3, [sp, #4]
 800b206:	f845 c003 	str.w	ip, [r5, r3]
 800b20a:	9b03      	ldr	r3, [sp, #12]
 800b20c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b210:	3104      	adds	r1, #4
 800b212:	f1b9 0f00 	cmp.w	r9, #0
 800b216:	d021      	beq.n	800b25c <__multiply+0x144>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	f104 0c14 	add.w	ip, r4, #20
 800b21e:	46ae      	mov	lr, r5
 800b220:	f04f 0a00 	mov.w	sl, #0
 800b224:	f8bc b000 	ldrh.w	fp, [ip]
 800b228:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b22c:	fb09 770b 	mla	r7, r9, fp, r7
 800b230:	4457      	add	r7, sl
 800b232:	b29b      	uxth	r3, r3
 800b234:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b238:	f84e 3b04 	str.w	r3, [lr], #4
 800b23c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b240:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b244:	f8be 3000 	ldrh.w	r3, [lr]
 800b248:	fb09 330a 	mla	r3, r9, sl, r3
 800b24c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b250:	4562      	cmp	r2, ip
 800b252:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b256:	d8e5      	bhi.n	800b224 <__multiply+0x10c>
 800b258:	9f01      	ldr	r7, [sp, #4]
 800b25a:	51eb      	str	r3, [r5, r7]
 800b25c:	3504      	adds	r5, #4
 800b25e:	e799      	b.n	800b194 <__multiply+0x7c>
 800b260:	3e01      	subs	r6, #1
 800b262:	e79b      	b.n	800b19c <__multiply+0x84>
 800b264:	0800dac5 	.word	0x0800dac5
 800b268:	0800dad6 	.word	0x0800dad6

0800b26c <__pow5mult>:
 800b26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b270:	4615      	mov	r5, r2
 800b272:	f012 0203 	ands.w	r2, r2, #3
 800b276:	4607      	mov	r7, r0
 800b278:	460e      	mov	r6, r1
 800b27a:	d007      	beq.n	800b28c <__pow5mult+0x20>
 800b27c:	4c25      	ldr	r4, [pc, #148]	@ (800b314 <__pow5mult+0xa8>)
 800b27e:	3a01      	subs	r2, #1
 800b280:	2300      	movs	r3, #0
 800b282:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b286:	f7ff fe55 	bl	800af34 <__multadd>
 800b28a:	4606      	mov	r6, r0
 800b28c:	10ad      	asrs	r5, r5, #2
 800b28e:	d03d      	beq.n	800b30c <__pow5mult+0xa0>
 800b290:	69fc      	ldr	r4, [r7, #28]
 800b292:	b97c      	cbnz	r4, 800b2b4 <__pow5mult+0x48>
 800b294:	2010      	movs	r0, #16
 800b296:	f7ff fd35 	bl	800ad04 <malloc>
 800b29a:	4602      	mov	r2, r0
 800b29c:	61f8      	str	r0, [r7, #28]
 800b29e:	b928      	cbnz	r0, 800b2ac <__pow5mult+0x40>
 800b2a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b318 <__pow5mult+0xac>)
 800b2a2:	481e      	ldr	r0, [pc, #120]	@ (800b31c <__pow5mult+0xb0>)
 800b2a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b2a8:	f001 fd26 	bl	800ccf8 <__assert_func>
 800b2ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2b0:	6004      	str	r4, [r0, #0]
 800b2b2:	60c4      	str	r4, [r0, #12]
 800b2b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b2b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2bc:	b94c      	cbnz	r4, 800b2d2 <__pow5mult+0x66>
 800b2be:	f240 2171 	movw	r1, #625	@ 0x271
 800b2c2:	4638      	mov	r0, r7
 800b2c4:	f7ff ff12 	bl	800b0ec <__i2b>
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	6003      	str	r3, [r0, #0]
 800b2d2:	f04f 0900 	mov.w	r9, #0
 800b2d6:	07eb      	lsls	r3, r5, #31
 800b2d8:	d50a      	bpl.n	800b2f0 <__pow5mult+0x84>
 800b2da:	4631      	mov	r1, r6
 800b2dc:	4622      	mov	r2, r4
 800b2de:	4638      	mov	r0, r7
 800b2e0:	f7ff ff1a 	bl	800b118 <__multiply>
 800b2e4:	4631      	mov	r1, r6
 800b2e6:	4680      	mov	r8, r0
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	f7ff fe01 	bl	800aef0 <_Bfree>
 800b2ee:	4646      	mov	r6, r8
 800b2f0:	106d      	asrs	r5, r5, #1
 800b2f2:	d00b      	beq.n	800b30c <__pow5mult+0xa0>
 800b2f4:	6820      	ldr	r0, [r4, #0]
 800b2f6:	b938      	cbnz	r0, 800b308 <__pow5mult+0x9c>
 800b2f8:	4622      	mov	r2, r4
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	f7ff ff0b 	bl	800b118 <__multiply>
 800b302:	6020      	str	r0, [r4, #0]
 800b304:	f8c0 9000 	str.w	r9, [r0]
 800b308:	4604      	mov	r4, r0
 800b30a:	e7e4      	b.n	800b2d6 <__pow5mult+0x6a>
 800b30c:	4630      	mov	r0, r6
 800b30e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b312:	bf00      	nop
 800b314:	0800db30 	.word	0x0800db30
 800b318:	0800da56 	.word	0x0800da56
 800b31c:	0800dad6 	.word	0x0800dad6

0800b320 <__lshift>:
 800b320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	460c      	mov	r4, r1
 800b326:	6849      	ldr	r1, [r1, #4]
 800b328:	6923      	ldr	r3, [r4, #16]
 800b32a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b32e:	68a3      	ldr	r3, [r4, #8]
 800b330:	4607      	mov	r7, r0
 800b332:	4691      	mov	r9, r2
 800b334:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b338:	f108 0601 	add.w	r6, r8, #1
 800b33c:	42b3      	cmp	r3, r6
 800b33e:	db0b      	blt.n	800b358 <__lshift+0x38>
 800b340:	4638      	mov	r0, r7
 800b342:	f7ff fd95 	bl	800ae70 <_Balloc>
 800b346:	4605      	mov	r5, r0
 800b348:	b948      	cbnz	r0, 800b35e <__lshift+0x3e>
 800b34a:	4602      	mov	r2, r0
 800b34c:	4b28      	ldr	r3, [pc, #160]	@ (800b3f0 <__lshift+0xd0>)
 800b34e:	4829      	ldr	r0, [pc, #164]	@ (800b3f4 <__lshift+0xd4>)
 800b350:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b354:	f001 fcd0 	bl	800ccf8 <__assert_func>
 800b358:	3101      	adds	r1, #1
 800b35a:	005b      	lsls	r3, r3, #1
 800b35c:	e7ee      	b.n	800b33c <__lshift+0x1c>
 800b35e:	2300      	movs	r3, #0
 800b360:	f100 0114 	add.w	r1, r0, #20
 800b364:	f100 0210 	add.w	r2, r0, #16
 800b368:	4618      	mov	r0, r3
 800b36a:	4553      	cmp	r3, sl
 800b36c:	db33      	blt.n	800b3d6 <__lshift+0xb6>
 800b36e:	6920      	ldr	r0, [r4, #16]
 800b370:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b374:	f104 0314 	add.w	r3, r4, #20
 800b378:	f019 091f 	ands.w	r9, r9, #31
 800b37c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b380:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b384:	d02b      	beq.n	800b3de <__lshift+0xbe>
 800b386:	f1c9 0e20 	rsb	lr, r9, #32
 800b38a:	468a      	mov	sl, r1
 800b38c:	2200      	movs	r2, #0
 800b38e:	6818      	ldr	r0, [r3, #0]
 800b390:	fa00 f009 	lsl.w	r0, r0, r9
 800b394:	4310      	orrs	r0, r2
 800b396:	f84a 0b04 	str.w	r0, [sl], #4
 800b39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b39e:	459c      	cmp	ip, r3
 800b3a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b3a4:	d8f3      	bhi.n	800b38e <__lshift+0x6e>
 800b3a6:	ebac 0304 	sub.w	r3, ip, r4
 800b3aa:	3b15      	subs	r3, #21
 800b3ac:	f023 0303 	bic.w	r3, r3, #3
 800b3b0:	3304      	adds	r3, #4
 800b3b2:	f104 0015 	add.w	r0, r4, #21
 800b3b6:	4584      	cmp	ip, r0
 800b3b8:	bf38      	it	cc
 800b3ba:	2304      	movcc	r3, #4
 800b3bc:	50ca      	str	r2, [r1, r3]
 800b3be:	b10a      	cbz	r2, 800b3c4 <__lshift+0xa4>
 800b3c0:	f108 0602 	add.w	r6, r8, #2
 800b3c4:	3e01      	subs	r6, #1
 800b3c6:	4638      	mov	r0, r7
 800b3c8:	612e      	str	r6, [r5, #16]
 800b3ca:	4621      	mov	r1, r4
 800b3cc:	f7ff fd90 	bl	800aef0 <_Bfree>
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3da:	3301      	adds	r3, #1
 800b3dc:	e7c5      	b.n	800b36a <__lshift+0x4a>
 800b3de:	3904      	subs	r1, #4
 800b3e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3e8:	459c      	cmp	ip, r3
 800b3ea:	d8f9      	bhi.n	800b3e0 <__lshift+0xc0>
 800b3ec:	e7ea      	b.n	800b3c4 <__lshift+0xa4>
 800b3ee:	bf00      	nop
 800b3f0:	0800dac5 	.word	0x0800dac5
 800b3f4:	0800dad6 	.word	0x0800dad6

0800b3f8 <__mcmp>:
 800b3f8:	690a      	ldr	r2, [r1, #16]
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	6900      	ldr	r0, [r0, #16]
 800b3fe:	1a80      	subs	r0, r0, r2
 800b400:	b530      	push	{r4, r5, lr}
 800b402:	d10e      	bne.n	800b422 <__mcmp+0x2a>
 800b404:	3314      	adds	r3, #20
 800b406:	3114      	adds	r1, #20
 800b408:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b40c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b410:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b414:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b418:	4295      	cmp	r5, r2
 800b41a:	d003      	beq.n	800b424 <__mcmp+0x2c>
 800b41c:	d205      	bcs.n	800b42a <__mcmp+0x32>
 800b41e:	f04f 30ff 	mov.w	r0, #4294967295
 800b422:	bd30      	pop	{r4, r5, pc}
 800b424:	42a3      	cmp	r3, r4
 800b426:	d3f3      	bcc.n	800b410 <__mcmp+0x18>
 800b428:	e7fb      	b.n	800b422 <__mcmp+0x2a>
 800b42a:	2001      	movs	r0, #1
 800b42c:	e7f9      	b.n	800b422 <__mcmp+0x2a>
	...

0800b430 <__mdiff>:
 800b430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b434:	4689      	mov	r9, r1
 800b436:	4606      	mov	r6, r0
 800b438:	4611      	mov	r1, r2
 800b43a:	4648      	mov	r0, r9
 800b43c:	4614      	mov	r4, r2
 800b43e:	f7ff ffdb 	bl	800b3f8 <__mcmp>
 800b442:	1e05      	subs	r5, r0, #0
 800b444:	d112      	bne.n	800b46c <__mdiff+0x3c>
 800b446:	4629      	mov	r1, r5
 800b448:	4630      	mov	r0, r6
 800b44a:	f7ff fd11 	bl	800ae70 <_Balloc>
 800b44e:	4602      	mov	r2, r0
 800b450:	b928      	cbnz	r0, 800b45e <__mdiff+0x2e>
 800b452:	4b3f      	ldr	r3, [pc, #252]	@ (800b550 <__mdiff+0x120>)
 800b454:	f240 2137 	movw	r1, #567	@ 0x237
 800b458:	483e      	ldr	r0, [pc, #248]	@ (800b554 <__mdiff+0x124>)
 800b45a:	f001 fc4d 	bl	800ccf8 <__assert_func>
 800b45e:	2301      	movs	r3, #1
 800b460:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b464:	4610      	mov	r0, r2
 800b466:	b003      	add	sp, #12
 800b468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b46c:	bfbc      	itt	lt
 800b46e:	464b      	movlt	r3, r9
 800b470:	46a1      	movlt	r9, r4
 800b472:	4630      	mov	r0, r6
 800b474:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b478:	bfba      	itte	lt
 800b47a:	461c      	movlt	r4, r3
 800b47c:	2501      	movlt	r5, #1
 800b47e:	2500      	movge	r5, #0
 800b480:	f7ff fcf6 	bl	800ae70 <_Balloc>
 800b484:	4602      	mov	r2, r0
 800b486:	b918      	cbnz	r0, 800b490 <__mdiff+0x60>
 800b488:	4b31      	ldr	r3, [pc, #196]	@ (800b550 <__mdiff+0x120>)
 800b48a:	f240 2145 	movw	r1, #581	@ 0x245
 800b48e:	e7e3      	b.n	800b458 <__mdiff+0x28>
 800b490:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b494:	6926      	ldr	r6, [r4, #16]
 800b496:	60c5      	str	r5, [r0, #12]
 800b498:	f109 0310 	add.w	r3, r9, #16
 800b49c:	f109 0514 	add.w	r5, r9, #20
 800b4a0:	f104 0e14 	add.w	lr, r4, #20
 800b4a4:	f100 0b14 	add.w	fp, r0, #20
 800b4a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b4ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b4b0:	9301      	str	r3, [sp, #4]
 800b4b2:	46d9      	mov	r9, fp
 800b4b4:	f04f 0c00 	mov.w	ip, #0
 800b4b8:	9b01      	ldr	r3, [sp, #4]
 800b4ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b4be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b4c2:	9301      	str	r3, [sp, #4]
 800b4c4:	fa1f f38a 	uxth.w	r3, sl
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	b283      	uxth	r3, r0
 800b4cc:	1acb      	subs	r3, r1, r3
 800b4ce:	0c00      	lsrs	r0, r0, #16
 800b4d0:	4463      	add	r3, ip
 800b4d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b4d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b4e0:	4576      	cmp	r6, lr
 800b4e2:	f849 3b04 	str.w	r3, [r9], #4
 800b4e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4ea:	d8e5      	bhi.n	800b4b8 <__mdiff+0x88>
 800b4ec:	1b33      	subs	r3, r6, r4
 800b4ee:	3b15      	subs	r3, #21
 800b4f0:	f023 0303 	bic.w	r3, r3, #3
 800b4f4:	3415      	adds	r4, #21
 800b4f6:	3304      	adds	r3, #4
 800b4f8:	42a6      	cmp	r6, r4
 800b4fa:	bf38      	it	cc
 800b4fc:	2304      	movcc	r3, #4
 800b4fe:	441d      	add	r5, r3
 800b500:	445b      	add	r3, fp
 800b502:	461e      	mov	r6, r3
 800b504:	462c      	mov	r4, r5
 800b506:	4544      	cmp	r4, r8
 800b508:	d30e      	bcc.n	800b528 <__mdiff+0xf8>
 800b50a:	f108 0103 	add.w	r1, r8, #3
 800b50e:	1b49      	subs	r1, r1, r5
 800b510:	f021 0103 	bic.w	r1, r1, #3
 800b514:	3d03      	subs	r5, #3
 800b516:	45a8      	cmp	r8, r5
 800b518:	bf38      	it	cc
 800b51a:	2100      	movcc	r1, #0
 800b51c:	440b      	add	r3, r1
 800b51e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b522:	b191      	cbz	r1, 800b54a <__mdiff+0x11a>
 800b524:	6117      	str	r7, [r2, #16]
 800b526:	e79d      	b.n	800b464 <__mdiff+0x34>
 800b528:	f854 1b04 	ldr.w	r1, [r4], #4
 800b52c:	46e6      	mov	lr, ip
 800b52e:	0c08      	lsrs	r0, r1, #16
 800b530:	fa1c fc81 	uxtah	ip, ip, r1
 800b534:	4471      	add	r1, lr
 800b536:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b53a:	b289      	uxth	r1, r1
 800b53c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b540:	f846 1b04 	str.w	r1, [r6], #4
 800b544:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b548:	e7dd      	b.n	800b506 <__mdiff+0xd6>
 800b54a:	3f01      	subs	r7, #1
 800b54c:	e7e7      	b.n	800b51e <__mdiff+0xee>
 800b54e:	bf00      	nop
 800b550:	0800dac5 	.word	0x0800dac5
 800b554:	0800dad6 	.word	0x0800dad6

0800b558 <__ulp>:
 800b558:	b082      	sub	sp, #8
 800b55a:	ed8d 0b00 	vstr	d0, [sp]
 800b55e:	9a01      	ldr	r2, [sp, #4]
 800b560:	4b0f      	ldr	r3, [pc, #60]	@ (800b5a0 <__ulp+0x48>)
 800b562:	4013      	ands	r3, r2
 800b564:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dc08      	bgt.n	800b57e <__ulp+0x26>
 800b56c:	425b      	negs	r3, r3
 800b56e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b572:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b576:	da04      	bge.n	800b582 <__ulp+0x2a>
 800b578:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b57c:	4113      	asrs	r3, r2
 800b57e:	2200      	movs	r2, #0
 800b580:	e008      	b.n	800b594 <__ulp+0x3c>
 800b582:	f1a2 0314 	sub.w	r3, r2, #20
 800b586:	2b1e      	cmp	r3, #30
 800b588:	bfda      	itte	le
 800b58a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b58e:	40da      	lsrle	r2, r3
 800b590:	2201      	movgt	r2, #1
 800b592:	2300      	movs	r3, #0
 800b594:	4619      	mov	r1, r3
 800b596:	4610      	mov	r0, r2
 800b598:	ec41 0b10 	vmov	d0, r0, r1
 800b59c:	b002      	add	sp, #8
 800b59e:	4770      	bx	lr
 800b5a0:	7ff00000 	.word	0x7ff00000

0800b5a4 <__b2d>:
 800b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a8:	6906      	ldr	r6, [r0, #16]
 800b5aa:	f100 0814 	add.w	r8, r0, #20
 800b5ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b5b2:	1f37      	subs	r7, r6, #4
 800b5b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b5b8:	4610      	mov	r0, r2
 800b5ba:	f7ff fd4b 	bl	800b054 <__hi0bits>
 800b5be:	f1c0 0320 	rsb	r3, r0, #32
 800b5c2:	280a      	cmp	r0, #10
 800b5c4:	600b      	str	r3, [r1, #0]
 800b5c6:	491b      	ldr	r1, [pc, #108]	@ (800b634 <__b2d+0x90>)
 800b5c8:	dc15      	bgt.n	800b5f6 <__b2d+0x52>
 800b5ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800b5ce:	fa22 f30c 	lsr.w	r3, r2, ip
 800b5d2:	45b8      	cmp	r8, r7
 800b5d4:	ea43 0501 	orr.w	r5, r3, r1
 800b5d8:	bf34      	ite	cc
 800b5da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5de:	2300      	movcs	r3, #0
 800b5e0:	3015      	adds	r0, #21
 800b5e2:	fa02 f000 	lsl.w	r0, r2, r0
 800b5e6:	fa23 f30c 	lsr.w	r3, r3, ip
 800b5ea:	4303      	orrs	r3, r0
 800b5ec:	461c      	mov	r4, r3
 800b5ee:	ec45 4b10 	vmov	d0, r4, r5
 800b5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5f6:	45b8      	cmp	r8, r7
 800b5f8:	bf3a      	itte	cc
 800b5fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5fe:	f1a6 0708 	subcc.w	r7, r6, #8
 800b602:	2300      	movcs	r3, #0
 800b604:	380b      	subs	r0, #11
 800b606:	d012      	beq.n	800b62e <__b2d+0x8a>
 800b608:	f1c0 0120 	rsb	r1, r0, #32
 800b60c:	fa23 f401 	lsr.w	r4, r3, r1
 800b610:	4082      	lsls	r2, r0
 800b612:	4322      	orrs	r2, r4
 800b614:	4547      	cmp	r7, r8
 800b616:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b61a:	bf8c      	ite	hi
 800b61c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b620:	2200      	movls	r2, #0
 800b622:	4083      	lsls	r3, r0
 800b624:	40ca      	lsrs	r2, r1
 800b626:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b62a:	4313      	orrs	r3, r2
 800b62c:	e7de      	b.n	800b5ec <__b2d+0x48>
 800b62e:	ea42 0501 	orr.w	r5, r2, r1
 800b632:	e7db      	b.n	800b5ec <__b2d+0x48>
 800b634:	3ff00000 	.word	0x3ff00000

0800b638 <__d2b>:
 800b638:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b63c:	460f      	mov	r7, r1
 800b63e:	2101      	movs	r1, #1
 800b640:	ec59 8b10 	vmov	r8, r9, d0
 800b644:	4616      	mov	r6, r2
 800b646:	f7ff fc13 	bl	800ae70 <_Balloc>
 800b64a:	4604      	mov	r4, r0
 800b64c:	b930      	cbnz	r0, 800b65c <__d2b+0x24>
 800b64e:	4602      	mov	r2, r0
 800b650:	4b23      	ldr	r3, [pc, #140]	@ (800b6e0 <__d2b+0xa8>)
 800b652:	4824      	ldr	r0, [pc, #144]	@ (800b6e4 <__d2b+0xac>)
 800b654:	f240 310f 	movw	r1, #783	@ 0x30f
 800b658:	f001 fb4e 	bl	800ccf8 <__assert_func>
 800b65c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b664:	b10d      	cbz	r5, 800b66a <__d2b+0x32>
 800b666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	f1b8 0300 	subs.w	r3, r8, #0
 800b670:	d023      	beq.n	800b6ba <__d2b+0x82>
 800b672:	4668      	mov	r0, sp
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	f7ff fd0c 	bl	800b092 <__lo0bits>
 800b67a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b67e:	b1d0      	cbz	r0, 800b6b6 <__d2b+0x7e>
 800b680:	f1c0 0320 	rsb	r3, r0, #32
 800b684:	fa02 f303 	lsl.w	r3, r2, r3
 800b688:	430b      	orrs	r3, r1
 800b68a:	40c2      	lsrs	r2, r0
 800b68c:	6163      	str	r3, [r4, #20]
 800b68e:	9201      	str	r2, [sp, #4]
 800b690:	9b01      	ldr	r3, [sp, #4]
 800b692:	61a3      	str	r3, [r4, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	bf0c      	ite	eq
 800b698:	2201      	moveq	r2, #1
 800b69a:	2202      	movne	r2, #2
 800b69c:	6122      	str	r2, [r4, #16]
 800b69e:	b1a5      	cbz	r5, 800b6ca <__d2b+0x92>
 800b6a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b6a4:	4405      	add	r5, r0
 800b6a6:	603d      	str	r5, [r7, #0]
 800b6a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b6ac:	6030      	str	r0, [r6, #0]
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	b003      	add	sp, #12
 800b6b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6b6:	6161      	str	r1, [r4, #20]
 800b6b8:	e7ea      	b.n	800b690 <__d2b+0x58>
 800b6ba:	a801      	add	r0, sp, #4
 800b6bc:	f7ff fce9 	bl	800b092 <__lo0bits>
 800b6c0:	9b01      	ldr	r3, [sp, #4]
 800b6c2:	6163      	str	r3, [r4, #20]
 800b6c4:	3020      	adds	r0, #32
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	e7e8      	b.n	800b69c <__d2b+0x64>
 800b6ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b6d2:	6038      	str	r0, [r7, #0]
 800b6d4:	6918      	ldr	r0, [r3, #16]
 800b6d6:	f7ff fcbd 	bl	800b054 <__hi0bits>
 800b6da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6de:	e7e5      	b.n	800b6ac <__d2b+0x74>
 800b6e0:	0800dac5 	.word	0x0800dac5
 800b6e4:	0800dad6 	.word	0x0800dad6

0800b6e8 <__ratio>:
 800b6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ec:	b085      	sub	sp, #20
 800b6ee:	e9cd 1000 	strd	r1, r0, [sp]
 800b6f2:	a902      	add	r1, sp, #8
 800b6f4:	f7ff ff56 	bl	800b5a4 <__b2d>
 800b6f8:	9800      	ldr	r0, [sp, #0]
 800b6fa:	a903      	add	r1, sp, #12
 800b6fc:	ec55 4b10 	vmov	r4, r5, d0
 800b700:	f7ff ff50 	bl	800b5a4 <__b2d>
 800b704:	9b01      	ldr	r3, [sp, #4]
 800b706:	6919      	ldr	r1, [r3, #16]
 800b708:	9b00      	ldr	r3, [sp, #0]
 800b70a:	691b      	ldr	r3, [r3, #16]
 800b70c:	1ac9      	subs	r1, r1, r3
 800b70e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b712:	1a9b      	subs	r3, r3, r2
 800b714:	ec5b ab10 	vmov	sl, fp, d0
 800b718:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	bfce      	itee	gt
 800b720:	462a      	movgt	r2, r5
 800b722:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b726:	465a      	movle	r2, fp
 800b728:	462f      	mov	r7, r5
 800b72a:	46d9      	mov	r9, fp
 800b72c:	bfcc      	ite	gt
 800b72e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b732:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b736:	464b      	mov	r3, r9
 800b738:	4652      	mov	r2, sl
 800b73a:	4620      	mov	r0, r4
 800b73c:	4639      	mov	r1, r7
 800b73e:	f7f5 f8ad 	bl	800089c <__aeabi_ddiv>
 800b742:	ec41 0b10 	vmov	d0, r0, r1
 800b746:	b005      	add	sp, #20
 800b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b74c <__copybits>:
 800b74c:	3901      	subs	r1, #1
 800b74e:	b570      	push	{r4, r5, r6, lr}
 800b750:	1149      	asrs	r1, r1, #5
 800b752:	6914      	ldr	r4, [r2, #16]
 800b754:	3101      	adds	r1, #1
 800b756:	f102 0314 	add.w	r3, r2, #20
 800b75a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b75e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b762:	1f05      	subs	r5, r0, #4
 800b764:	42a3      	cmp	r3, r4
 800b766:	d30c      	bcc.n	800b782 <__copybits+0x36>
 800b768:	1aa3      	subs	r3, r4, r2
 800b76a:	3b11      	subs	r3, #17
 800b76c:	f023 0303 	bic.w	r3, r3, #3
 800b770:	3211      	adds	r2, #17
 800b772:	42a2      	cmp	r2, r4
 800b774:	bf88      	it	hi
 800b776:	2300      	movhi	r3, #0
 800b778:	4418      	add	r0, r3
 800b77a:	2300      	movs	r3, #0
 800b77c:	4288      	cmp	r0, r1
 800b77e:	d305      	bcc.n	800b78c <__copybits+0x40>
 800b780:	bd70      	pop	{r4, r5, r6, pc}
 800b782:	f853 6b04 	ldr.w	r6, [r3], #4
 800b786:	f845 6f04 	str.w	r6, [r5, #4]!
 800b78a:	e7eb      	b.n	800b764 <__copybits+0x18>
 800b78c:	f840 3b04 	str.w	r3, [r0], #4
 800b790:	e7f4      	b.n	800b77c <__copybits+0x30>

0800b792 <__any_on>:
 800b792:	f100 0214 	add.w	r2, r0, #20
 800b796:	6900      	ldr	r0, [r0, #16]
 800b798:	114b      	asrs	r3, r1, #5
 800b79a:	4298      	cmp	r0, r3
 800b79c:	b510      	push	{r4, lr}
 800b79e:	db11      	blt.n	800b7c4 <__any_on+0x32>
 800b7a0:	dd0a      	ble.n	800b7b8 <__any_on+0x26>
 800b7a2:	f011 011f 	ands.w	r1, r1, #31
 800b7a6:	d007      	beq.n	800b7b8 <__any_on+0x26>
 800b7a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b7ac:	fa24 f001 	lsr.w	r0, r4, r1
 800b7b0:	fa00 f101 	lsl.w	r1, r0, r1
 800b7b4:	428c      	cmp	r4, r1
 800b7b6:	d10b      	bne.n	800b7d0 <__any_on+0x3e>
 800b7b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d803      	bhi.n	800b7c8 <__any_on+0x36>
 800b7c0:	2000      	movs	r0, #0
 800b7c2:	bd10      	pop	{r4, pc}
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	e7f7      	b.n	800b7b8 <__any_on+0x26>
 800b7c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7cc:	2900      	cmp	r1, #0
 800b7ce:	d0f5      	beq.n	800b7bc <__any_on+0x2a>
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	e7f6      	b.n	800b7c2 <__any_on+0x30>

0800b7d4 <sulp>:
 800b7d4:	b570      	push	{r4, r5, r6, lr}
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	460d      	mov	r5, r1
 800b7da:	ec45 4b10 	vmov	d0, r4, r5
 800b7de:	4616      	mov	r6, r2
 800b7e0:	f7ff feba 	bl	800b558 <__ulp>
 800b7e4:	ec51 0b10 	vmov	r0, r1, d0
 800b7e8:	b17e      	cbz	r6, 800b80a <sulp+0x36>
 800b7ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b7ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	dd09      	ble.n	800b80a <sulp+0x36>
 800b7f6:	051b      	lsls	r3, r3, #20
 800b7f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b7fc:	2400      	movs	r4, #0
 800b7fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b802:	4622      	mov	r2, r4
 800b804:	462b      	mov	r3, r5
 800b806:	f7f4 ff1f 	bl	8000648 <__aeabi_dmul>
 800b80a:	ec41 0b10 	vmov	d0, r0, r1
 800b80e:	bd70      	pop	{r4, r5, r6, pc}

0800b810 <_strtod_l>:
 800b810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b814:	b09f      	sub	sp, #124	@ 0x7c
 800b816:	460c      	mov	r4, r1
 800b818:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b81a:	2200      	movs	r2, #0
 800b81c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b81e:	9005      	str	r0, [sp, #20]
 800b820:	f04f 0a00 	mov.w	sl, #0
 800b824:	f04f 0b00 	mov.w	fp, #0
 800b828:	460a      	mov	r2, r1
 800b82a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b82c:	7811      	ldrb	r1, [r2, #0]
 800b82e:	292b      	cmp	r1, #43	@ 0x2b
 800b830:	d04a      	beq.n	800b8c8 <_strtod_l+0xb8>
 800b832:	d838      	bhi.n	800b8a6 <_strtod_l+0x96>
 800b834:	290d      	cmp	r1, #13
 800b836:	d832      	bhi.n	800b89e <_strtod_l+0x8e>
 800b838:	2908      	cmp	r1, #8
 800b83a:	d832      	bhi.n	800b8a2 <_strtod_l+0x92>
 800b83c:	2900      	cmp	r1, #0
 800b83e:	d03b      	beq.n	800b8b8 <_strtod_l+0xa8>
 800b840:	2200      	movs	r2, #0
 800b842:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b844:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b846:	782a      	ldrb	r2, [r5, #0]
 800b848:	2a30      	cmp	r2, #48	@ 0x30
 800b84a:	f040 80b3 	bne.w	800b9b4 <_strtod_l+0x1a4>
 800b84e:	786a      	ldrb	r2, [r5, #1]
 800b850:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b854:	2a58      	cmp	r2, #88	@ 0x58
 800b856:	d16e      	bne.n	800b936 <_strtod_l+0x126>
 800b858:	9302      	str	r3, [sp, #8]
 800b85a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b85c:	9301      	str	r3, [sp, #4]
 800b85e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	4a8e      	ldr	r2, [pc, #568]	@ (800ba9c <_strtod_l+0x28c>)
 800b864:	9805      	ldr	r0, [sp, #20]
 800b866:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b868:	a919      	add	r1, sp, #100	@ 0x64
 800b86a:	f001 fadf 	bl	800ce2c <__gethex>
 800b86e:	f010 060f 	ands.w	r6, r0, #15
 800b872:	4604      	mov	r4, r0
 800b874:	d005      	beq.n	800b882 <_strtod_l+0x72>
 800b876:	2e06      	cmp	r6, #6
 800b878:	d128      	bne.n	800b8cc <_strtod_l+0xbc>
 800b87a:	3501      	adds	r5, #1
 800b87c:	2300      	movs	r3, #0
 800b87e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b880:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b882:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b884:	2b00      	cmp	r3, #0
 800b886:	f040 858e 	bne.w	800c3a6 <_strtod_l+0xb96>
 800b88a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b88c:	b1cb      	cbz	r3, 800b8c2 <_strtod_l+0xb2>
 800b88e:	4652      	mov	r2, sl
 800b890:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b894:	ec43 2b10 	vmov	d0, r2, r3
 800b898:	b01f      	add	sp, #124	@ 0x7c
 800b89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b89e:	2920      	cmp	r1, #32
 800b8a0:	d1ce      	bne.n	800b840 <_strtod_l+0x30>
 800b8a2:	3201      	adds	r2, #1
 800b8a4:	e7c1      	b.n	800b82a <_strtod_l+0x1a>
 800b8a6:	292d      	cmp	r1, #45	@ 0x2d
 800b8a8:	d1ca      	bne.n	800b840 <_strtod_l+0x30>
 800b8aa:	2101      	movs	r1, #1
 800b8ac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b8ae:	1c51      	adds	r1, r2, #1
 800b8b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b8b2:	7852      	ldrb	r2, [r2, #1]
 800b8b4:	2a00      	cmp	r2, #0
 800b8b6:	d1c5      	bne.n	800b844 <_strtod_l+0x34>
 800b8b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b8ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	f040 8570 	bne.w	800c3a2 <_strtod_l+0xb92>
 800b8c2:	4652      	mov	r2, sl
 800b8c4:	465b      	mov	r3, fp
 800b8c6:	e7e5      	b.n	800b894 <_strtod_l+0x84>
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	e7ef      	b.n	800b8ac <_strtod_l+0x9c>
 800b8cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b8ce:	b13a      	cbz	r2, 800b8e0 <_strtod_l+0xd0>
 800b8d0:	2135      	movs	r1, #53	@ 0x35
 800b8d2:	a81c      	add	r0, sp, #112	@ 0x70
 800b8d4:	f7ff ff3a 	bl	800b74c <__copybits>
 800b8d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8da:	9805      	ldr	r0, [sp, #20]
 800b8dc:	f7ff fb08 	bl	800aef0 <_Bfree>
 800b8e0:	3e01      	subs	r6, #1
 800b8e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b8e4:	2e04      	cmp	r6, #4
 800b8e6:	d806      	bhi.n	800b8f6 <_strtod_l+0xe6>
 800b8e8:	e8df f006 	tbb	[pc, r6]
 800b8ec:	201d0314 	.word	0x201d0314
 800b8f0:	14          	.byte	0x14
 800b8f1:	00          	.byte	0x00
 800b8f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b8f6:	05e1      	lsls	r1, r4, #23
 800b8f8:	bf48      	it	mi
 800b8fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b8fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b902:	0d1b      	lsrs	r3, r3, #20
 800b904:	051b      	lsls	r3, r3, #20
 800b906:	2b00      	cmp	r3, #0
 800b908:	d1bb      	bne.n	800b882 <_strtod_l+0x72>
 800b90a:	f7fe fb21 	bl	8009f50 <__errno>
 800b90e:	2322      	movs	r3, #34	@ 0x22
 800b910:	6003      	str	r3, [r0, #0]
 800b912:	e7b6      	b.n	800b882 <_strtod_l+0x72>
 800b914:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b918:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b91c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b920:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b924:	e7e7      	b.n	800b8f6 <_strtod_l+0xe6>
 800b926:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800baa4 <_strtod_l+0x294>
 800b92a:	e7e4      	b.n	800b8f6 <_strtod_l+0xe6>
 800b92c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b930:	f04f 3aff 	mov.w	sl, #4294967295
 800b934:	e7df      	b.n	800b8f6 <_strtod_l+0xe6>
 800b936:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b938:	1c5a      	adds	r2, r3, #1
 800b93a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b93c:	785b      	ldrb	r3, [r3, #1]
 800b93e:	2b30      	cmp	r3, #48	@ 0x30
 800b940:	d0f9      	beq.n	800b936 <_strtod_l+0x126>
 800b942:	2b00      	cmp	r3, #0
 800b944:	d09d      	beq.n	800b882 <_strtod_l+0x72>
 800b946:	2301      	movs	r3, #1
 800b948:	9309      	str	r3, [sp, #36]	@ 0x24
 800b94a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b94c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b94e:	2300      	movs	r3, #0
 800b950:	9308      	str	r3, [sp, #32]
 800b952:	930a      	str	r3, [sp, #40]	@ 0x28
 800b954:	461f      	mov	r7, r3
 800b956:	220a      	movs	r2, #10
 800b958:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b95a:	7805      	ldrb	r5, [r0, #0]
 800b95c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b960:	b2d9      	uxtb	r1, r3
 800b962:	2909      	cmp	r1, #9
 800b964:	d928      	bls.n	800b9b8 <_strtod_l+0x1a8>
 800b966:	494e      	ldr	r1, [pc, #312]	@ (800baa0 <_strtod_l+0x290>)
 800b968:	2201      	movs	r2, #1
 800b96a:	f001 f979 	bl	800cc60 <strncmp>
 800b96e:	2800      	cmp	r0, #0
 800b970:	d032      	beq.n	800b9d8 <_strtod_l+0x1c8>
 800b972:	2000      	movs	r0, #0
 800b974:	462a      	mov	r2, r5
 800b976:	4681      	mov	r9, r0
 800b978:	463d      	mov	r5, r7
 800b97a:	4603      	mov	r3, r0
 800b97c:	2a65      	cmp	r2, #101	@ 0x65
 800b97e:	d001      	beq.n	800b984 <_strtod_l+0x174>
 800b980:	2a45      	cmp	r2, #69	@ 0x45
 800b982:	d114      	bne.n	800b9ae <_strtod_l+0x19e>
 800b984:	b91d      	cbnz	r5, 800b98e <_strtod_l+0x17e>
 800b986:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b988:	4302      	orrs	r2, r0
 800b98a:	d095      	beq.n	800b8b8 <_strtod_l+0xa8>
 800b98c:	2500      	movs	r5, #0
 800b98e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b990:	1c62      	adds	r2, r4, #1
 800b992:	9219      	str	r2, [sp, #100]	@ 0x64
 800b994:	7862      	ldrb	r2, [r4, #1]
 800b996:	2a2b      	cmp	r2, #43	@ 0x2b
 800b998:	d077      	beq.n	800ba8a <_strtod_l+0x27a>
 800b99a:	2a2d      	cmp	r2, #45	@ 0x2d
 800b99c:	d07b      	beq.n	800ba96 <_strtod_l+0x286>
 800b99e:	f04f 0c00 	mov.w	ip, #0
 800b9a2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b9a6:	2909      	cmp	r1, #9
 800b9a8:	f240 8082 	bls.w	800bab0 <_strtod_l+0x2a0>
 800b9ac:	9419      	str	r4, [sp, #100]	@ 0x64
 800b9ae:	f04f 0800 	mov.w	r8, #0
 800b9b2:	e0a2      	b.n	800bafa <_strtod_l+0x2ea>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	e7c7      	b.n	800b948 <_strtod_l+0x138>
 800b9b8:	2f08      	cmp	r7, #8
 800b9ba:	bfd5      	itete	le
 800b9bc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b9be:	9908      	ldrgt	r1, [sp, #32]
 800b9c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800b9c4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b9c8:	f100 0001 	add.w	r0, r0, #1
 800b9cc:	bfd4      	ite	le
 800b9ce:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b9d0:	9308      	strgt	r3, [sp, #32]
 800b9d2:	3701      	adds	r7, #1
 800b9d4:	9019      	str	r0, [sp, #100]	@ 0x64
 800b9d6:	e7bf      	b.n	800b958 <_strtod_l+0x148>
 800b9d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9da:	1c5a      	adds	r2, r3, #1
 800b9dc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9de:	785a      	ldrb	r2, [r3, #1]
 800b9e0:	b37f      	cbz	r7, 800ba42 <_strtod_l+0x232>
 800b9e2:	4681      	mov	r9, r0
 800b9e4:	463d      	mov	r5, r7
 800b9e6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b9ea:	2b09      	cmp	r3, #9
 800b9ec:	d912      	bls.n	800ba14 <_strtod_l+0x204>
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	e7c4      	b.n	800b97c <_strtod_l+0x16c>
 800b9f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9f4:	1c5a      	adds	r2, r3, #1
 800b9f6:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9f8:	785a      	ldrb	r2, [r3, #1]
 800b9fa:	3001      	adds	r0, #1
 800b9fc:	2a30      	cmp	r2, #48	@ 0x30
 800b9fe:	d0f8      	beq.n	800b9f2 <_strtod_l+0x1e2>
 800ba00:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ba04:	2b08      	cmp	r3, #8
 800ba06:	f200 84d3 	bhi.w	800c3b0 <_strtod_l+0xba0>
 800ba0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba0c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba0e:	4681      	mov	r9, r0
 800ba10:	2000      	movs	r0, #0
 800ba12:	4605      	mov	r5, r0
 800ba14:	3a30      	subs	r2, #48	@ 0x30
 800ba16:	f100 0301 	add.w	r3, r0, #1
 800ba1a:	d02a      	beq.n	800ba72 <_strtod_l+0x262>
 800ba1c:	4499      	add	r9, r3
 800ba1e:	eb00 0c05 	add.w	ip, r0, r5
 800ba22:	462b      	mov	r3, r5
 800ba24:	210a      	movs	r1, #10
 800ba26:	4563      	cmp	r3, ip
 800ba28:	d10d      	bne.n	800ba46 <_strtod_l+0x236>
 800ba2a:	1c69      	adds	r1, r5, #1
 800ba2c:	4401      	add	r1, r0
 800ba2e:	4428      	add	r0, r5
 800ba30:	2808      	cmp	r0, #8
 800ba32:	dc16      	bgt.n	800ba62 <_strtod_l+0x252>
 800ba34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ba36:	230a      	movs	r3, #10
 800ba38:	fb03 2300 	mla	r3, r3, r0, r2
 800ba3c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba3e:	2300      	movs	r3, #0
 800ba40:	e018      	b.n	800ba74 <_strtod_l+0x264>
 800ba42:	4638      	mov	r0, r7
 800ba44:	e7da      	b.n	800b9fc <_strtod_l+0x1ec>
 800ba46:	2b08      	cmp	r3, #8
 800ba48:	f103 0301 	add.w	r3, r3, #1
 800ba4c:	dc03      	bgt.n	800ba56 <_strtod_l+0x246>
 800ba4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ba50:	434e      	muls	r6, r1
 800ba52:	960a      	str	r6, [sp, #40]	@ 0x28
 800ba54:	e7e7      	b.n	800ba26 <_strtod_l+0x216>
 800ba56:	2b10      	cmp	r3, #16
 800ba58:	bfde      	ittt	le
 800ba5a:	9e08      	ldrle	r6, [sp, #32]
 800ba5c:	434e      	mulle	r6, r1
 800ba5e:	9608      	strle	r6, [sp, #32]
 800ba60:	e7e1      	b.n	800ba26 <_strtod_l+0x216>
 800ba62:	280f      	cmp	r0, #15
 800ba64:	dceb      	bgt.n	800ba3e <_strtod_l+0x22e>
 800ba66:	9808      	ldr	r0, [sp, #32]
 800ba68:	230a      	movs	r3, #10
 800ba6a:	fb03 2300 	mla	r3, r3, r0, r2
 800ba6e:	9308      	str	r3, [sp, #32]
 800ba70:	e7e5      	b.n	800ba3e <_strtod_l+0x22e>
 800ba72:	4629      	mov	r1, r5
 800ba74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ba76:	1c50      	adds	r0, r2, #1
 800ba78:	9019      	str	r0, [sp, #100]	@ 0x64
 800ba7a:	7852      	ldrb	r2, [r2, #1]
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	460d      	mov	r5, r1
 800ba80:	e7b1      	b.n	800b9e6 <_strtod_l+0x1d6>
 800ba82:	f04f 0900 	mov.w	r9, #0
 800ba86:	2301      	movs	r3, #1
 800ba88:	e77d      	b.n	800b986 <_strtod_l+0x176>
 800ba8a:	f04f 0c00 	mov.w	ip, #0
 800ba8e:	1ca2      	adds	r2, r4, #2
 800ba90:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba92:	78a2      	ldrb	r2, [r4, #2]
 800ba94:	e785      	b.n	800b9a2 <_strtod_l+0x192>
 800ba96:	f04f 0c01 	mov.w	ip, #1
 800ba9a:	e7f8      	b.n	800ba8e <_strtod_l+0x27e>
 800ba9c:	0800dc48 	.word	0x0800dc48
 800baa0:	0800dc30 	.word	0x0800dc30
 800baa4:	7ff00000 	.word	0x7ff00000
 800baa8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800baaa:	1c51      	adds	r1, r2, #1
 800baac:	9119      	str	r1, [sp, #100]	@ 0x64
 800baae:	7852      	ldrb	r2, [r2, #1]
 800bab0:	2a30      	cmp	r2, #48	@ 0x30
 800bab2:	d0f9      	beq.n	800baa8 <_strtod_l+0x298>
 800bab4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bab8:	2908      	cmp	r1, #8
 800baba:	f63f af78 	bhi.w	800b9ae <_strtod_l+0x19e>
 800babe:	3a30      	subs	r2, #48	@ 0x30
 800bac0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bac2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bac4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bac6:	f04f 080a 	mov.w	r8, #10
 800baca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bacc:	1c56      	adds	r6, r2, #1
 800bace:	9619      	str	r6, [sp, #100]	@ 0x64
 800bad0:	7852      	ldrb	r2, [r2, #1]
 800bad2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bad6:	f1be 0f09 	cmp.w	lr, #9
 800bada:	d939      	bls.n	800bb50 <_strtod_l+0x340>
 800badc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bade:	1a76      	subs	r6, r6, r1
 800bae0:	2e08      	cmp	r6, #8
 800bae2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bae6:	dc03      	bgt.n	800baf0 <_strtod_l+0x2e0>
 800bae8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800baea:	4588      	cmp	r8, r1
 800baec:	bfa8      	it	ge
 800baee:	4688      	movge	r8, r1
 800baf0:	f1bc 0f00 	cmp.w	ip, #0
 800baf4:	d001      	beq.n	800bafa <_strtod_l+0x2ea>
 800baf6:	f1c8 0800 	rsb	r8, r8, #0
 800bafa:	2d00      	cmp	r5, #0
 800bafc:	d14e      	bne.n	800bb9c <_strtod_l+0x38c>
 800bafe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb00:	4308      	orrs	r0, r1
 800bb02:	f47f aebe 	bne.w	800b882 <_strtod_l+0x72>
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f47f aed6 	bne.w	800b8b8 <_strtod_l+0xa8>
 800bb0c:	2a69      	cmp	r2, #105	@ 0x69
 800bb0e:	d028      	beq.n	800bb62 <_strtod_l+0x352>
 800bb10:	dc25      	bgt.n	800bb5e <_strtod_l+0x34e>
 800bb12:	2a49      	cmp	r2, #73	@ 0x49
 800bb14:	d025      	beq.n	800bb62 <_strtod_l+0x352>
 800bb16:	2a4e      	cmp	r2, #78	@ 0x4e
 800bb18:	f47f aece 	bne.w	800b8b8 <_strtod_l+0xa8>
 800bb1c:	499b      	ldr	r1, [pc, #620]	@ (800bd8c <_strtod_l+0x57c>)
 800bb1e:	a819      	add	r0, sp, #100	@ 0x64
 800bb20:	f001 fba6 	bl	800d270 <__match>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	f43f aec7 	beq.w	800b8b8 <_strtod_l+0xa8>
 800bb2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	2b28      	cmp	r3, #40	@ 0x28
 800bb30:	d12e      	bne.n	800bb90 <_strtod_l+0x380>
 800bb32:	4997      	ldr	r1, [pc, #604]	@ (800bd90 <_strtod_l+0x580>)
 800bb34:	aa1c      	add	r2, sp, #112	@ 0x70
 800bb36:	a819      	add	r0, sp, #100	@ 0x64
 800bb38:	f001 fbae 	bl	800d298 <__hexnan>
 800bb3c:	2805      	cmp	r0, #5
 800bb3e:	d127      	bne.n	800bb90 <_strtod_l+0x380>
 800bb40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bb42:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bb46:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bb4a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bb4e:	e698      	b.n	800b882 <_strtod_l+0x72>
 800bb50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bb52:	fb08 2101 	mla	r1, r8, r1, r2
 800bb56:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bb5a:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb5c:	e7b5      	b.n	800baca <_strtod_l+0x2ba>
 800bb5e:	2a6e      	cmp	r2, #110	@ 0x6e
 800bb60:	e7da      	b.n	800bb18 <_strtod_l+0x308>
 800bb62:	498c      	ldr	r1, [pc, #560]	@ (800bd94 <_strtod_l+0x584>)
 800bb64:	a819      	add	r0, sp, #100	@ 0x64
 800bb66:	f001 fb83 	bl	800d270 <__match>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	f43f aea4 	beq.w	800b8b8 <_strtod_l+0xa8>
 800bb70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb72:	4989      	ldr	r1, [pc, #548]	@ (800bd98 <_strtod_l+0x588>)
 800bb74:	3b01      	subs	r3, #1
 800bb76:	a819      	add	r0, sp, #100	@ 0x64
 800bb78:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb7a:	f001 fb79 	bl	800d270 <__match>
 800bb7e:	b910      	cbnz	r0, 800bb86 <_strtod_l+0x376>
 800bb80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb82:	3301      	adds	r3, #1
 800bb84:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb86:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bda8 <_strtod_l+0x598>
 800bb8a:	f04f 0a00 	mov.w	sl, #0
 800bb8e:	e678      	b.n	800b882 <_strtod_l+0x72>
 800bb90:	4882      	ldr	r0, [pc, #520]	@ (800bd9c <_strtod_l+0x58c>)
 800bb92:	f001 f8a9 	bl	800cce8 <nan>
 800bb96:	ec5b ab10 	vmov	sl, fp, d0
 800bb9a:	e672      	b.n	800b882 <_strtod_l+0x72>
 800bb9c:	eba8 0309 	sub.w	r3, r8, r9
 800bba0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bba2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bba4:	2f00      	cmp	r7, #0
 800bba6:	bf08      	it	eq
 800bba8:	462f      	moveq	r7, r5
 800bbaa:	2d10      	cmp	r5, #16
 800bbac:	462c      	mov	r4, r5
 800bbae:	bfa8      	it	ge
 800bbb0:	2410      	movge	r4, #16
 800bbb2:	f7f4 fccf 	bl	8000554 <__aeabi_ui2d>
 800bbb6:	2d09      	cmp	r5, #9
 800bbb8:	4682      	mov	sl, r0
 800bbba:	468b      	mov	fp, r1
 800bbbc:	dc13      	bgt.n	800bbe6 <_strtod_l+0x3d6>
 800bbbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f43f ae5e 	beq.w	800b882 <_strtod_l+0x72>
 800bbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc8:	dd78      	ble.n	800bcbc <_strtod_l+0x4ac>
 800bbca:	2b16      	cmp	r3, #22
 800bbcc:	dc5f      	bgt.n	800bc8e <_strtod_l+0x47e>
 800bbce:	4974      	ldr	r1, [pc, #464]	@ (800bda0 <_strtod_l+0x590>)
 800bbd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bbd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbd8:	4652      	mov	r2, sl
 800bbda:	465b      	mov	r3, fp
 800bbdc:	f7f4 fd34 	bl	8000648 <__aeabi_dmul>
 800bbe0:	4682      	mov	sl, r0
 800bbe2:	468b      	mov	fp, r1
 800bbe4:	e64d      	b.n	800b882 <_strtod_l+0x72>
 800bbe6:	4b6e      	ldr	r3, [pc, #440]	@ (800bda0 <_strtod_l+0x590>)
 800bbe8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800bbf0:	f7f4 fd2a 	bl	8000648 <__aeabi_dmul>
 800bbf4:	4682      	mov	sl, r0
 800bbf6:	9808      	ldr	r0, [sp, #32]
 800bbf8:	468b      	mov	fp, r1
 800bbfa:	f7f4 fcab 	bl	8000554 <__aeabi_ui2d>
 800bbfe:	4602      	mov	r2, r0
 800bc00:	460b      	mov	r3, r1
 800bc02:	4650      	mov	r0, sl
 800bc04:	4659      	mov	r1, fp
 800bc06:	f7f4 fb69 	bl	80002dc <__adddf3>
 800bc0a:	2d0f      	cmp	r5, #15
 800bc0c:	4682      	mov	sl, r0
 800bc0e:	468b      	mov	fp, r1
 800bc10:	ddd5      	ble.n	800bbbe <_strtod_l+0x3ae>
 800bc12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc14:	1b2c      	subs	r4, r5, r4
 800bc16:	441c      	add	r4, r3
 800bc18:	2c00      	cmp	r4, #0
 800bc1a:	f340 8096 	ble.w	800bd4a <_strtod_l+0x53a>
 800bc1e:	f014 030f 	ands.w	r3, r4, #15
 800bc22:	d00a      	beq.n	800bc3a <_strtod_l+0x42a>
 800bc24:	495e      	ldr	r1, [pc, #376]	@ (800bda0 <_strtod_l+0x590>)
 800bc26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bc2a:	4652      	mov	r2, sl
 800bc2c:	465b      	mov	r3, fp
 800bc2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc32:	f7f4 fd09 	bl	8000648 <__aeabi_dmul>
 800bc36:	4682      	mov	sl, r0
 800bc38:	468b      	mov	fp, r1
 800bc3a:	f034 040f 	bics.w	r4, r4, #15
 800bc3e:	d073      	beq.n	800bd28 <_strtod_l+0x518>
 800bc40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800bc44:	dd48      	ble.n	800bcd8 <_strtod_l+0x4c8>
 800bc46:	2400      	movs	r4, #0
 800bc48:	46a0      	mov	r8, r4
 800bc4a:	940a      	str	r4, [sp, #40]	@ 0x28
 800bc4c:	46a1      	mov	r9, r4
 800bc4e:	9a05      	ldr	r2, [sp, #20]
 800bc50:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bda8 <_strtod_l+0x598>
 800bc54:	2322      	movs	r3, #34	@ 0x22
 800bc56:	6013      	str	r3, [r2, #0]
 800bc58:	f04f 0a00 	mov.w	sl, #0
 800bc5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f43f ae0f 	beq.w	800b882 <_strtod_l+0x72>
 800bc64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc66:	9805      	ldr	r0, [sp, #20]
 800bc68:	f7ff f942 	bl	800aef0 <_Bfree>
 800bc6c:	9805      	ldr	r0, [sp, #20]
 800bc6e:	4649      	mov	r1, r9
 800bc70:	f7ff f93e 	bl	800aef0 <_Bfree>
 800bc74:	9805      	ldr	r0, [sp, #20]
 800bc76:	4641      	mov	r1, r8
 800bc78:	f7ff f93a 	bl	800aef0 <_Bfree>
 800bc7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc7e:	9805      	ldr	r0, [sp, #20]
 800bc80:	f7ff f936 	bl	800aef0 <_Bfree>
 800bc84:	9805      	ldr	r0, [sp, #20]
 800bc86:	4621      	mov	r1, r4
 800bc88:	f7ff f932 	bl	800aef0 <_Bfree>
 800bc8c:	e5f9      	b.n	800b882 <_strtod_l+0x72>
 800bc8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bc94:	4293      	cmp	r3, r2
 800bc96:	dbbc      	blt.n	800bc12 <_strtod_l+0x402>
 800bc98:	4c41      	ldr	r4, [pc, #260]	@ (800bda0 <_strtod_l+0x590>)
 800bc9a:	f1c5 050f 	rsb	r5, r5, #15
 800bc9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bca2:	4652      	mov	r2, sl
 800bca4:	465b      	mov	r3, fp
 800bca6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcaa:	f7f4 fccd 	bl	8000648 <__aeabi_dmul>
 800bcae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcb0:	1b5d      	subs	r5, r3, r5
 800bcb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bcb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bcba:	e78f      	b.n	800bbdc <_strtod_l+0x3cc>
 800bcbc:	3316      	adds	r3, #22
 800bcbe:	dba8      	blt.n	800bc12 <_strtod_l+0x402>
 800bcc0:	4b37      	ldr	r3, [pc, #220]	@ (800bda0 <_strtod_l+0x590>)
 800bcc2:	eba9 0808 	sub.w	r8, r9, r8
 800bcc6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bcca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bcce:	4650      	mov	r0, sl
 800bcd0:	4659      	mov	r1, fp
 800bcd2:	f7f4 fde3 	bl	800089c <__aeabi_ddiv>
 800bcd6:	e783      	b.n	800bbe0 <_strtod_l+0x3d0>
 800bcd8:	4b32      	ldr	r3, [pc, #200]	@ (800bda4 <_strtod_l+0x594>)
 800bcda:	9308      	str	r3, [sp, #32]
 800bcdc:	2300      	movs	r3, #0
 800bcde:	1124      	asrs	r4, r4, #4
 800bce0:	4650      	mov	r0, sl
 800bce2:	4659      	mov	r1, fp
 800bce4:	461e      	mov	r6, r3
 800bce6:	2c01      	cmp	r4, #1
 800bce8:	dc21      	bgt.n	800bd2e <_strtod_l+0x51e>
 800bcea:	b10b      	cbz	r3, 800bcf0 <_strtod_l+0x4e0>
 800bcec:	4682      	mov	sl, r0
 800bcee:	468b      	mov	fp, r1
 800bcf0:	492c      	ldr	r1, [pc, #176]	@ (800bda4 <_strtod_l+0x594>)
 800bcf2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bcf6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bcfa:	4652      	mov	r2, sl
 800bcfc:	465b      	mov	r3, fp
 800bcfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd02:	f7f4 fca1 	bl	8000648 <__aeabi_dmul>
 800bd06:	4b28      	ldr	r3, [pc, #160]	@ (800bda8 <_strtod_l+0x598>)
 800bd08:	460a      	mov	r2, r1
 800bd0a:	400b      	ands	r3, r1
 800bd0c:	4927      	ldr	r1, [pc, #156]	@ (800bdac <_strtod_l+0x59c>)
 800bd0e:	428b      	cmp	r3, r1
 800bd10:	4682      	mov	sl, r0
 800bd12:	d898      	bhi.n	800bc46 <_strtod_l+0x436>
 800bd14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bd18:	428b      	cmp	r3, r1
 800bd1a:	bf86      	itte	hi
 800bd1c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bdb0 <_strtod_l+0x5a0>
 800bd20:	f04f 3aff 	movhi.w	sl, #4294967295
 800bd24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bd28:	2300      	movs	r3, #0
 800bd2a:	9308      	str	r3, [sp, #32]
 800bd2c:	e07a      	b.n	800be24 <_strtod_l+0x614>
 800bd2e:	07e2      	lsls	r2, r4, #31
 800bd30:	d505      	bpl.n	800bd3e <_strtod_l+0x52e>
 800bd32:	9b08      	ldr	r3, [sp, #32]
 800bd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd38:	f7f4 fc86 	bl	8000648 <__aeabi_dmul>
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	9a08      	ldr	r2, [sp, #32]
 800bd40:	3208      	adds	r2, #8
 800bd42:	3601      	adds	r6, #1
 800bd44:	1064      	asrs	r4, r4, #1
 800bd46:	9208      	str	r2, [sp, #32]
 800bd48:	e7cd      	b.n	800bce6 <_strtod_l+0x4d6>
 800bd4a:	d0ed      	beq.n	800bd28 <_strtod_l+0x518>
 800bd4c:	4264      	negs	r4, r4
 800bd4e:	f014 020f 	ands.w	r2, r4, #15
 800bd52:	d00a      	beq.n	800bd6a <_strtod_l+0x55a>
 800bd54:	4b12      	ldr	r3, [pc, #72]	@ (800bda0 <_strtod_l+0x590>)
 800bd56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd5a:	4650      	mov	r0, sl
 800bd5c:	4659      	mov	r1, fp
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 fd9b 	bl	800089c <__aeabi_ddiv>
 800bd66:	4682      	mov	sl, r0
 800bd68:	468b      	mov	fp, r1
 800bd6a:	1124      	asrs	r4, r4, #4
 800bd6c:	d0dc      	beq.n	800bd28 <_strtod_l+0x518>
 800bd6e:	2c1f      	cmp	r4, #31
 800bd70:	dd20      	ble.n	800bdb4 <_strtod_l+0x5a4>
 800bd72:	2400      	movs	r4, #0
 800bd74:	46a0      	mov	r8, r4
 800bd76:	940a      	str	r4, [sp, #40]	@ 0x28
 800bd78:	46a1      	mov	r9, r4
 800bd7a:	9a05      	ldr	r2, [sp, #20]
 800bd7c:	2322      	movs	r3, #34	@ 0x22
 800bd7e:	f04f 0a00 	mov.w	sl, #0
 800bd82:	f04f 0b00 	mov.w	fp, #0
 800bd86:	6013      	str	r3, [r2, #0]
 800bd88:	e768      	b.n	800bc5c <_strtod_l+0x44c>
 800bd8a:	bf00      	nop
 800bd8c:	0800da1d 	.word	0x0800da1d
 800bd90:	0800dc34 	.word	0x0800dc34
 800bd94:	0800da15 	.word	0x0800da15
 800bd98:	0800da4c 	.word	0x0800da4c
 800bd9c:	0800dddd 	.word	0x0800dddd
 800bda0:	0800db68 	.word	0x0800db68
 800bda4:	0800db40 	.word	0x0800db40
 800bda8:	7ff00000 	.word	0x7ff00000
 800bdac:	7ca00000 	.word	0x7ca00000
 800bdb0:	7fefffff 	.word	0x7fefffff
 800bdb4:	f014 0310 	ands.w	r3, r4, #16
 800bdb8:	bf18      	it	ne
 800bdba:	236a      	movne	r3, #106	@ 0x6a
 800bdbc:	4ea9      	ldr	r6, [pc, #676]	@ (800c064 <_strtod_l+0x854>)
 800bdbe:	9308      	str	r3, [sp, #32]
 800bdc0:	4650      	mov	r0, sl
 800bdc2:	4659      	mov	r1, fp
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	07e2      	lsls	r2, r4, #31
 800bdc8:	d504      	bpl.n	800bdd4 <_strtod_l+0x5c4>
 800bdca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bdce:	f7f4 fc3b 	bl	8000648 <__aeabi_dmul>
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	1064      	asrs	r4, r4, #1
 800bdd6:	f106 0608 	add.w	r6, r6, #8
 800bdda:	d1f4      	bne.n	800bdc6 <_strtod_l+0x5b6>
 800bddc:	b10b      	cbz	r3, 800bde2 <_strtod_l+0x5d2>
 800bdde:	4682      	mov	sl, r0
 800bde0:	468b      	mov	fp, r1
 800bde2:	9b08      	ldr	r3, [sp, #32]
 800bde4:	b1b3      	cbz	r3, 800be14 <_strtod_l+0x604>
 800bde6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bdea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	4659      	mov	r1, fp
 800bdf2:	dd0f      	ble.n	800be14 <_strtod_l+0x604>
 800bdf4:	2b1f      	cmp	r3, #31
 800bdf6:	dd55      	ble.n	800bea4 <_strtod_l+0x694>
 800bdf8:	2b34      	cmp	r3, #52	@ 0x34
 800bdfa:	bfde      	ittt	le
 800bdfc:	f04f 33ff 	movle.w	r3, #4294967295
 800be00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800be04:	4093      	lslle	r3, r2
 800be06:	f04f 0a00 	mov.w	sl, #0
 800be0a:	bfcc      	ite	gt
 800be0c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800be10:	ea03 0b01 	andle.w	fp, r3, r1
 800be14:	2200      	movs	r2, #0
 800be16:	2300      	movs	r3, #0
 800be18:	4650      	mov	r0, sl
 800be1a:	4659      	mov	r1, fp
 800be1c:	f7f4 fe7c 	bl	8000b18 <__aeabi_dcmpeq>
 800be20:	2800      	cmp	r0, #0
 800be22:	d1a6      	bne.n	800bd72 <_strtod_l+0x562>
 800be24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be26:	9300      	str	r3, [sp, #0]
 800be28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800be2a:	9805      	ldr	r0, [sp, #20]
 800be2c:	462b      	mov	r3, r5
 800be2e:	463a      	mov	r2, r7
 800be30:	f7ff f8c6 	bl	800afc0 <__s2b>
 800be34:	900a      	str	r0, [sp, #40]	@ 0x28
 800be36:	2800      	cmp	r0, #0
 800be38:	f43f af05 	beq.w	800bc46 <_strtod_l+0x436>
 800be3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be3e:	2a00      	cmp	r2, #0
 800be40:	eba9 0308 	sub.w	r3, r9, r8
 800be44:	bfa8      	it	ge
 800be46:	2300      	movge	r3, #0
 800be48:	9312      	str	r3, [sp, #72]	@ 0x48
 800be4a:	2400      	movs	r4, #0
 800be4c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800be50:	9316      	str	r3, [sp, #88]	@ 0x58
 800be52:	46a0      	mov	r8, r4
 800be54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be56:	9805      	ldr	r0, [sp, #20]
 800be58:	6859      	ldr	r1, [r3, #4]
 800be5a:	f7ff f809 	bl	800ae70 <_Balloc>
 800be5e:	4681      	mov	r9, r0
 800be60:	2800      	cmp	r0, #0
 800be62:	f43f aef4 	beq.w	800bc4e <_strtod_l+0x43e>
 800be66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be68:	691a      	ldr	r2, [r3, #16]
 800be6a:	3202      	adds	r2, #2
 800be6c:	f103 010c 	add.w	r1, r3, #12
 800be70:	0092      	lsls	r2, r2, #2
 800be72:	300c      	adds	r0, #12
 800be74:	f7fe f899 	bl	8009faa <memcpy>
 800be78:	ec4b ab10 	vmov	d0, sl, fp
 800be7c:	9805      	ldr	r0, [sp, #20]
 800be7e:	aa1c      	add	r2, sp, #112	@ 0x70
 800be80:	a91b      	add	r1, sp, #108	@ 0x6c
 800be82:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800be86:	f7ff fbd7 	bl	800b638 <__d2b>
 800be8a:	901a      	str	r0, [sp, #104]	@ 0x68
 800be8c:	2800      	cmp	r0, #0
 800be8e:	f43f aede 	beq.w	800bc4e <_strtod_l+0x43e>
 800be92:	9805      	ldr	r0, [sp, #20]
 800be94:	2101      	movs	r1, #1
 800be96:	f7ff f929 	bl	800b0ec <__i2b>
 800be9a:	4680      	mov	r8, r0
 800be9c:	b948      	cbnz	r0, 800beb2 <_strtod_l+0x6a2>
 800be9e:	f04f 0800 	mov.w	r8, #0
 800bea2:	e6d4      	b.n	800bc4e <_strtod_l+0x43e>
 800bea4:	f04f 32ff 	mov.w	r2, #4294967295
 800bea8:	fa02 f303 	lsl.w	r3, r2, r3
 800beac:	ea03 0a0a 	and.w	sl, r3, sl
 800beb0:	e7b0      	b.n	800be14 <_strtod_l+0x604>
 800beb2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800beb4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800beb6:	2d00      	cmp	r5, #0
 800beb8:	bfab      	itete	ge
 800beba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bebc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bebe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bec0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bec2:	bfac      	ite	ge
 800bec4:	18ef      	addge	r7, r5, r3
 800bec6:	1b5e      	sublt	r6, r3, r5
 800bec8:	9b08      	ldr	r3, [sp, #32]
 800beca:	1aed      	subs	r5, r5, r3
 800becc:	4415      	add	r5, r2
 800bece:	4b66      	ldr	r3, [pc, #408]	@ (800c068 <_strtod_l+0x858>)
 800bed0:	3d01      	subs	r5, #1
 800bed2:	429d      	cmp	r5, r3
 800bed4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bed8:	da50      	bge.n	800bf7c <_strtod_l+0x76c>
 800beda:	1b5b      	subs	r3, r3, r5
 800bedc:	2b1f      	cmp	r3, #31
 800bede:	eba2 0203 	sub.w	r2, r2, r3
 800bee2:	f04f 0101 	mov.w	r1, #1
 800bee6:	dc3d      	bgt.n	800bf64 <_strtod_l+0x754>
 800bee8:	fa01 f303 	lsl.w	r3, r1, r3
 800beec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800beee:	2300      	movs	r3, #0
 800bef0:	9310      	str	r3, [sp, #64]	@ 0x40
 800bef2:	18bd      	adds	r5, r7, r2
 800bef4:	9b08      	ldr	r3, [sp, #32]
 800bef6:	42af      	cmp	r7, r5
 800bef8:	4416      	add	r6, r2
 800befa:	441e      	add	r6, r3
 800befc:	463b      	mov	r3, r7
 800befe:	bfa8      	it	ge
 800bf00:	462b      	movge	r3, r5
 800bf02:	42b3      	cmp	r3, r6
 800bf04:	bfa8      	it	ge
 800bf06:	4633      	movge	r3, r6
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	bfc2      	ittt	gt
 800bf0c:	1aed      	subgt	r5, r5, r3
 800bf0e:	1af6      	subgt	r6, r6, r3
 800bf10:	1aff      	subgt	r7, r7, r3
 800bf12:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	dd16      	ble.n	800bf46 <_strtod_l+0x736>
 800bf18:	4641      	mov	r1, r8
 800bf1a:	9805      	ldr	r0, [sp, #20]
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	f7ff f9a5 	bl	800b26c <__pow5mult>
 800bf22:	4680      	mov	r8, r0
 800bf24:	2800      	cmp	r0, #0
 800bf26:	d0ba      	beq.n	800be9e <_strtod_l+0x68e>
 800bf28:	4601      	mov	r1, r0
 800bf2a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bf2c:	9805      	ldr	r0, [sp, #20]
 800bf2e:	f7ff f8f3 	bl	800b118 <__multiply>
 800bf32:	900e      	str	r0, [sp, #56]	@ 0x38
 800bf34:	2800      	cmp	r0, #0
 800bf36:	f43f ae8a 	beq.w	800bc4e <_strtod_l+0x43e>
 800bf3a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf3c:	9805      	ldr	r0, [sp, #20]
 800bf3e:	f7fe ffd7 	bl	800aef0 <_Bfree>
 800bf42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf44:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf46:	2d00      	cmp	r5, #0
 800bf48:	dc1d      	bgt.n	800bf86 <_strtod_l+0x776>
 800bf4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	dd23      	ble.n	800bf98 <_strtod_l+0x788>
 800bf50:	4649      	mov	r1, r9
 800bf52:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bf54:	9805      	ldr	r0, [sp, #20]
 800bf56:	f7ff f989 	bl	800b26c <__pow5mult>
 800bf5a:	4681      	mov	r9, r0
 800bf5c:	b9e0      	cbnz	r0, 800bf98 <_strtod_l+0x788>
 800bf5e:	f04f 0900 	mov.w	r9, #0
 800bf62:	e674      	b.n	800bc4e <_strtod_l+0x43e>
 800bf64:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bf68:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bf6c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bf70:	35e2      	adds	r5, #226	@ 0xe2
 800bf72:	fa01 f305 	lsl.w	r3, r1, r5
 800bf76:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf78:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bf7a:	e7ba      	b.n	800bef2 <_strtod_l+0x6e2>
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf80:	2301      	movs	r3, #1
 800bf82:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf84:	e7b5      	b.n	800bef2 <_strtod_l+0x6e2>
 800bf86:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf88:	9805      	ldr	r0, [sp, #20]
 800bf8a:	462a      	mov	r2, r5
 800bf8c:	f7ff f9c8 	bl	800b320 <__lshift>
 800bf90:	901a      	str	r0, [sp, #104]	@ 0x68
 800bf92:	2800      	cmp	r0, #0
 800bf94:	d1d9      	bne.n	800bf4a <_strtod_l+0x73a>
 800bf96:	e65a      	b.n	800bc4e <_strtod_l+0x43e>
 800bf98:	2e00      	cmp	r6, #0
 800bf9a:	dd07      	ble.n	800bfac <_strtod_l+0x79c>
 800bf9c:	4649      	mov	r1, r9
 800bf9e:	9805      	ldr	r0, [sp, #20]
 800bfa0:	4632      	mov	r2, r6
 800bfa2:	f7ff f9bd 	bl	800b320 <__lshift>
 800bfa6:	4681      	mov	r9, r0
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	d0d8      	beq.n	800bf5e <_strtod_l+0x74e>
 800bfac:	2f00      	cmp	r7, #0
 800bfae:	dd08      	ble.n	800bfc2 <_strtod_l+0x7b2>
 800bfb0:	4641      	mov	r1, r8
 800bfb2:	9805      	ldr	r0, [sp, #20]
 800bfb4:	463a      	mov	r2, r7
 800bfb6:	f7ff f9b3 	bl	800b320 <__lshift>
 800bfba:	4680      	mov	r8, r0
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f43f ae46 	beq.w	800bc4e <_strtod_l+0x43e>
 800bfc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfc4:	9805      	ldr	r0, [sp, #20]
 800bfc6:	464a      	mov	r2, r9
 800bfc8:	f7ff fa32 	bl	800b430 <__mdiff>
 800bfcc:	4604      	mov	r4, r0
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	f43f ae3d 	beq.w	800bc4e <_strtod_l+0x43e>
 800bfd4:	68c3      	ldr	r3, [r0, #12]
 800bfd6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bfd8:	2300      	movs	r3, #0
 800bfda:	60c3      	str	r3, [r0, #12]
 800bfdc:	4641      	mov	r1, r8
 800bfde:	f7ff fa0b 	bl	800b3f8 <__mcmp>
 800bfe2:	2800      	cmp	r0, #0
 800bfe4:	da46      	bge.n	800c074 <_strtod_l+0x864>
 800bfe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfe8:	ea53 030a 	orrs.w	r3, r3, sl
 800bfec:	d16c      	bne.n	800c0c8 <_strtod_l+0x8b8>
 800bfee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d168      	bne.n	800c0c8 <_strtod_l+0x8b8>
 800bff6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bffa:	0d1b      	lsrs	r3, r3, #20
 800bffc:	051b      	lsls	r3, r3, #20
 800bffe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c002:	d961      	bls.n	800c0c8 <_strtod_l+0x8b8>
 800c004:	6963      	ldr	r3, [r4, #20]
 800c006:	b913      	cbnz	r3, 800c00e <_strtod_l+0x7fe>
 800c008:	6923      	ldr	r3, [r4, #16]
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	dd5c      	ble.n	800c0c8 <_strtod_l+0x8b8>
 800c00e:	4621      	mov	r1, r4
 800c010:	2201      	movs	r2, #1
 800c012:	9805      	ldr	r0, [sp, #20]
 800c014:	f7ff f984 	bl	800b320 <__lshift>
 800c018:	4641      	mov	r1, r8
 800c01a:	4604      	mov	r4, r0
 800c01c:	f7ff f9ec 	bl	800b3f8 <__mcmp>
 800c020:	2800      	cmp	r0, #0
 800c022:	dd51      	ble.n	800c0c8 <_strtod_l+0x8b8>
 800c024:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c028:	9a08      	ldr	r2, [sp, #32]
 800c02a:	0d1b      	lsrs	r3, r3, #20
 800c02c:	051b      	lsls	r3, r3, #20
 800c02e:	2a00      	cmp	r2, #0
 800c030:	d06b      	beq.n	800c10a <_strtod_l+0x8fa>
 800c032:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c036:	d868      	bhi.n	800c10a <_strtod_l+0x8fa>
 800c038:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c03c:	f67f ae9d 	bls.w	800bd7a <_strtod_l+0x56a>
 800c040:	4b0a      	ldr	r3, [pc, #40]	@ (800c06c <_strtod_l+0x85c>)
 800c042:	4650      	mov	r0, sl
 800c044:	4659      	mov	r1, fp
 800c046:	2200      	movs	r2, #0
 800c048:	f7f4 fafe 	bl	8000648 <__aeabi_dmul>
 800c04c:	4b08      	ldr	r3, [pc, #32]	@ (800c070 <_strtod_l+0x860>)
 800c04e:	400b      	ands	r3, r1
 800c050:	4682      	mov	sl, r0
 800c052:	468b      	mov	fp, r1
 800c054:	2b00      	cmp	r3, #0
 800c056:	f47f ae05 	bne.w	800bc64 <_strtod_l+0x454>
 800c05a:	9a05      	ldr	r2, [sp, #20]
 800c05c:	2322      	movs	r3, #34	@ 0x22
 800c05e:	6013      	str	r3, [r2, #0]
 800c060:	e600      	b.n	800bc64 <_strtod_l+0x454>
 800c062:	bf00      	nop
 800c064:	0800dc60 	.word	0x0800dc60
 800c068:	fffffc02 	.word	0xfffffc02
 800c06c:	39500000 	.word	0x39500000
 800c070:	7ff00000 	.word	0x7ff00000
 800c074:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c078:	d165      	bne.n	800c146 <_strtod_l+0x936>
 800c07a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c07c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c080:	b35a      	cbz	r2, 800c0da <_strtod_l+0x8ca>
 800c082:	4a9f      	ldr	r2, [pc, #636]	@ (800c300 <_strtod_l+0xaf0>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d12b      	bne.n	800c0e0 <_strtod_l+0x8d0>
 800c088:	9b08      	ldr	r3, [sp, #32]
 800c08a:	4651      	mov	r1, sl
 800c08c:	b303      	cbz	r3, 800c0d0 <_strtod_l+0x8c0>
 800c08e:	4b9d      	ldr	r3, [pc, #628]	@ (800c304 <_strtod_l+0xaf4>)
 800c090:	465a      	mov	r2, fp
 800c092:	4013      	ands	r3, r2
 800c094:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c098:	f04f 32ff 	mov.w	r2, #4294967295
 800c09c:	d81b      	bhi.n	800c0d6 <_strtod_l+0x8c6>
 800c09e:	0d1b      	lsrs	r3, r3, #20
 800c0a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c0a4:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a8:	4299      	cmp	r1, r3
 800c0aa:	d119      	bne.n	800c0e0 <_strtod_l+0x8d0>
 800c0ac:	4b96      	ldr	r3, [pc, #600]	@ (800c308 <_strtod_l+0xaf8>)
 800c0ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d102      	bne.n	800c0ba <_strtod_l+0x8aa>
 800c0b4:	3101      	adds	r1, #1
 800c0b6:	f43f adca 	beq.w	800bc4e <_strtod_l+0x43e>
 800c0ba:	4b92      	ldr	r3, [pc, #584]	@ (800c304 <_strtod_l+0xaf4>)
 800c0bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0be:	401a      	ands	r2, r3
 800c0c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c0c4:	f04f 0a00 	mov.w	sl, #0
 800c0c8:	9b08      	ldr	r3, [sp, #32]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d1b8      	bne.n	800c040 <_strtod_l+0x830>
 800c0ce:	e5c9      	b.n	800bc64 <_strtod_l+0x454>
 800c0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800c0d4:	e7e8      	b.n	800c0a8 <_strtod_l+0x898>
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	e7e6      	b.n	800c0a8 <_strtod_l+0x898>
 800c0da:	ea53 030a 	orrs.w	r3, r3, sl
 800c0de:	d0a1      	beq.n	800c024 <_strtod_l+0x814>
 800c0e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0e2:	b1db      	cbz	r3, 800c11c <_strtod_l+0x90c>
 800c0e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0e6:	4213      	tst	r3, r2
 800c0e8:	d0ee      	beq.n	800c0c8 <_strtod_l+0x8b8>
 800c0ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0ec:	9a08      	ldr	r2, [sp, #32]
 800c0ee:	4650      	mov	r0, sl
 800c0f0:	4659      	mov	r1, fp
 800c0f2:	b1bb      	cbz	r3, 800c124 <_strtod_l+0x914>
 800c0f4:	f7ff fb6e 	bl	800b7d4 <sulp>
 800c0f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c0fc:	ec53 2b10 	vmov	r2, r3, d0
 800c100:	f7f4 f8ec 	bl	80002dc <__adddf3>
 800c104:	4682      	mov	sl, r0
 800c106:	468b      	mov	fp, r1
 800c108:	e7de      	b.n	800c0c8 <_strtod_l+0x8b8>
 800c10a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c10e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c112:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c116:	f04f 3aff 	mov.w	sl, #4294967295
 800c11a:	e7d5      	b.n	800c0c8 <_strtod_l+0x8b8>
 800c11c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c11e:	ea13 0f0a 	tst.w	r3, sl
 800c122:	e7e1      	b.n	800c0e8 <_strtod_l+0x8d8>
 800c124:	f7ff fb56 	bl	800b7d4 <sulp>
 800c128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c12c:	ec53 2b10 	vmov	r2, r3, d0
 800c130:	f7f4 f8d2 	bl	80002d8 <__aeabi_dsub>
 800c134:	2200      	movs	r2, #0
 800c136:	2300      	movs	r3, #0
 800c138:	4682      	mov	sl, r0
 800c13a:	468b      	mov	fp, r1
 800c13c:	f7f4 fcec 	bl	8000b18 <__aeabi_dcmpeq>
 800c140:	2800      	cmp	r0, #0
 800c142:	d0c1      	beq.n	800c0c8 <_strtod_l+0x8b8>
 800c144:	e619      	b.n	800bd7a <_strtod_l+0x56a>
 800c146:	4641      	mov	r1, r8
 800c148:	4620      	mov	r0, r4
 800c14a:	f7ff facd 	bl	800b6e8 <__ratio>
 800c14e:	ec57 6b10 	vmov	r6, r7, d0
 800c152:	2200      	movs	r2, #0
 800c154:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c158:	4630      	mov	r0, r6
 800c15a:	4639      	mov	r1, r7
 800c15c:	f7f4 fcf0 	bl	8000b40 <__aeabi_dcmple>
 800c160:	2800      	cmp	r0, #0
 800c162:	d06f      	beq.n	800c244 <_strtod_l+0xa34>
 800c164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c166:	2b00      	cmp	r3, #0
 800c168:	d17a      	bne.n	800c260 <_strtod_l+0xa50>
 800c16a:	f1ba 0f00 	cmp.w	sl, #0
 800c16e:	d158      	bne.n	800c222 <_strtod_l+0xa12>
 800c170:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c172:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c176:	2b00      	cmp	r3, #0
 800c178:	d15a      	bne.n	800c230 <_strtod_l+0xa20>
 800c17a:	4b64      	ldr	r3, [pc, #400]	@ (800c30c <_strtod_l+0xafc>)
 800c17c:	2200      	movs	r2, #0
 800c17e:	4630      	mov	r0, r6
 800c180:	4639      	mov	r1, r7
 800c182:	f7f4 fcd3 	bl	8000b2c <__aeabi_dcmplt>
 800c186:	2800      	cmp	r0, #0
 800c188:	d159      	bne.n	800c23e <_strtod_l+0xa2e>
 800c18a:	4630      	mov	r0, r6
 800c18c:	4639      	mov	r1, r7
 800c18e:	4b60      	ldr	r3, [pc, #384]	@ (800c310 <_strtod_l+0xb00>)
 800c190:	2200      	movs	r2, #0
 800c192:	f7f4 fa59 	bl	8000648 <__aeabi_dmul>
 800c196:	4606      	mov	r6, r0
 800c198:	460f      	mov	r7, r1
 800c19a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c19e:	9606      	str	r6, [sp, #24]
 800c1a0:	9307      	str	r3, [sp, #28]
 800c1a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c1a6:	4d57      	ldr	r5, [pc, #348]	@ (800c304 <_strtod_l+0xaf4>)
 800c1a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c1ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1ae:	401d      	ands	r5, r3
 800c1b0:	4b58      	ldr	r3, [pc, #352]	@ (800c314 <_strtod_l+0xb04>)
 800c1b2:	429d      	cmp	r5, r3
 800c1b4:	f040 80b2 	bne.w	800c31c <_strtod_l+0xb0c>
 800c1b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c1be:	ec4b ab10 	vmov	d0, sl, fp
 800c1c2:	f7ff f9c9 	bl	800b558 <__ulp>
 800c1c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c1ca:	ec51 0b10 	vmov	r0, r1, d0
 800c1ce:	f7f4 fa3b 	bl	8000648 <__aeabi_dmul>
 800c1d2:	4652      	mov	r2, sl
 800c1d4:	465b      	mov	r3, fp
 800c1d6:	f7f4 f881 	bl	80002dc <__adddf3>
 800c1da:	460b      	mov	r3, r1
 800c1dc:	4949      	ldr	r1, [pc, #292]	@ (800c304 <_strtod_l+0xaf4>)
 800c1de:	4a4e      	ldr	r2, [pc, #312]	@ (800c318 <_strtod_l+0xb08>)
 800c1e0:	4019      	ands	r1, r3
 800c1e2:	4291      	cmp	r1, r2
 800c1e4:	4682      	mov	sl, r0
 800c1e6:	d942      	bls.n	800c26e <_strtod_l+0xa5e>
 800c1e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c1ea:	4b47      	ldr	r3, [pc, #284]	@ (800c308 <_strtod_l+0xaf8>)
 800c1ec:	429a      	cmp	r2, r3
 800c1ee:	d103      	bne.n	800c1f8 <_strtod_l+0x9e8>
 800c1f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1f2:	3301      	adds	r3, #1
 800c1f4:	f43f ad2b 	beq.w	800bc4e <_strtod_l+0x43e>
 800c1f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c308 <_strtod_l+0xaf8>
 800c1fc:	f04f 3aff 	mov.w	sl, #4294967295
 800c200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c202:	9805      	ldr	r0, [sp, #20]
 800c204:	f7fe fe74 	bl	800aef0 <_Bfree>
 800c208:	9805      	ldr	r0, [sp, #20]
 800c20a:	4649      	mov	r1, r9
 800c20c:	f7fe fe70 	bl	800aef0 <_Bfree>
 800c210:	9805      	ldr	r0, [sp, #20]
 800c212:	4641      	mov	r1, r8
 800c214:	f7fe fe6c 	bl	800aef0 <_Bfree>
 800c218:	9805      	ldr	r0, [sp, #20]
 800c21a:	4621      	mov	r1, r4
 800c21c:	f7fe fe68 	bl	800aef0 <_Bfree>
 800c220:	e618      	b.n	800be54 <_strtod_l+0x644>
 800c222:	f1ba 0f01 	cmp.w	sl, #1
 800c226:	d103      	bne.n	800c230 <_strtod_l+0xa20>
 800c228:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	f43f ada5 	beq.w	800bd7a <_strtod_l+0x56a>
 800c230:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c2e0 <_strtod_l+0xad0>
 800c234:	4f35      	ldr	r7, [pc, #212]	@ (800c30c <_strtod_l+0xafc>)
 800c236:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c23a:	2600      	movs	r6, #0
 800c23c:	e7b1      	b.n	800c1a2 <_strtod_l+0x992>
 800c23e:	4f34      	ldr	r7, [pc, #208]	@ (800c310 <_strtod_l+0xb00>)
 800c240:	2600      	movs	r6, #0
 800c242:	e7aa      	b.n	800c19a <_strtod_l+0x98a>
 800c244:	4b32      	ldr	r3, [pc, #200]	@ (800c310 <_strtod_l+0xb00>)
 800c246:	4630      	mov	r0, r6
 800c248:	4639      	mov	r1, r7
 800c24a:	2200      	movs	r2, #0
 800c24c:	f7f4 f9fc 	bl	8000648 <__aeabi_dmul>
 800c250:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c252:	4606      	mov	r6, r0
 800c254:	460f      	mov	r7, r1
 800c256:	2b00      	cmp	r3, #0
 800c258:	d09f      	beq.n	800c19a <_strtod_l+0x98a>
 800c25a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c25e:	e7a0      	b.n	800c1a2 <_strtod_l+0x992>
 800c260:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c2e8 <_strtod_l+0xad8>
 800c264:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c268:	ec57 6b17 	vmov	r6, r7, d7
 800c26c:	e799      	b.n	800c1a2 <_strtod_l+0x992>
 800c26e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c272:	9b08      	ldr	r3, [sp, #32]
 800c274:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d1c1      	bne.n	800c200 <_strtod_l+0x9f0>
 800c27c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c280:	0d1b      	lsrs	r3, r3, #20
 800c282:	051b      	lsls	r3, r3, #20
 800c284:	429d      	cmp	r5, r3
 800c286:	d1bb      	bne.n	800c200 <_strtod_l+0x9f0>
 800c288:	4630      	mov	r0, r6
 800c28a:	4639      	mov	r1, r7
 800c28c:	f7f4 fd3c 	bl	8000d08 <__aeabi_d2lz>
 800c290:	f7f4 f9ac 	bl	80005ec <__aeabi_l2d>
 800c294:	4602      	mov	r2, r0
 800c296:	460b      	mov	r3, r1
 800c298:	4630      	mov	r0, r6
 800c29a:	4639      	mov	r1, r7
 800c29c:	f7f4 f81c 	bl	80002d8 <__aeabi_dsub>
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c2a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c2ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2ae:	ea46 060a 	orr.w	r6, r6, sl
 800c2b2:	431e      	orrs	r6, r3
 800c2b4:	d06f      	beq.n	800c396 <_strtod_l+0xb86>
 800c2b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c2f0 <_strtod_l+0xae0>)
 800c2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2bc:	f7f4 fc36 	bl	8000b2c <__aeabi_dcmplt>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	f47f accf 	bne.w	800bc64 <_strtod_l+0x454>
 800c2c6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c2f8 <_strtod_l+0xae8>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c2d0:	f7f4 fc4a 	bl	8000b68 <__aeabi_dcmpgt>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d093      	beq.n	800c200 <_strtod_l+0x9f0>
 800c2d8:	e4c4      	b.n	800bc64 <_strtod_l+0x454>
 800c2da:	bf00      	nop
 800c2dc:	f3af 8000 	nop.w
 800c2e0:	00000000 	.word	0x00000000
 800c2e4:	bff00000 	.word	0xbff00000
 800c2e8:	00000000 	.word	0x00000000
 800c2ec:	3ff00000 	.word	0x3ff00000
 800c2f0:	94a03595 	.word	0x94a03595
 800c2f4:	3fdfffff 	.word	0x3fdfffff
 800c2f8:	35afe535 	.word	0x35afe535
 800c2fc:	3fe00000 	.word	0x3fe00000
 800c300:	000fffff 	.word	0x000fffff
 800c304:	7ff00000 	.word	0x7ff00000
 800c308:	7fefffff 	.word	0x7fefffff
 800c30c:	3ff00000 	.word	0x3ff00000
 800c310:	3fe00000 	.word	0x3fe00000
 800c314:	7fe00000 	.word	0x7fe00000
 800c318:	7c9fffff 	.word	0x7c9fffff
 800c31c:	9b08      	ldr	r3, [sp, #32]
 800c31e:	b323      	cbz	r3, 800c36a <_strtod_l+0xb5a>
 800c320:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c324:	d821      	bhi.n	800c36a <_strtod_l+0xb5a>
 800c326:	a328      	add	r3, pc, #160	@ (adr r3, 800c3c8 <_strtod_l+0xbb8>)
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	4630      	mov	r0, r6
 800c32e:	4639      	mov	r1, r7
 800c330:	f7f4 fc06 	bl	8000b40 <__aeabi_dcmple>
 800c334:	b1a0      	cbz	r0, 800c360 <_strtod_l+0xb50>
 800c336:	4639      	mov	r1, r7
 800c338:	4630      	mov	r0, r6
 800c33a:	f7f4 fc5d 	bl	8000bf8 <__aeabi_d2uiz>
 800c33e:	2801      	cmp	r0, #1
 800c340:	bf38      	it	cc
 800c342:	2001      	movcc	r0, #1
 800c344:	f7f4 f906 	bl	8000554 <__aeabi_ui2d>
 800c348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c34a:	4606      	mov	r6, r0
 800c34c:	460f      	mov	r7, r1
 800c34e:	b9fb      	cbnz	r3, 800c390 <_strtod_l+0xb80>
 800c350:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c354:	9014      	str	r0, [sp, #80]	@ 0x50
 800c356:	9315      	str	r3, [sp, #84]	@ 0x54
 800c358:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c35c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c362:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c366:	1b5b      	subs	r3, r3, r5
 800c368:	9311      	str	r3, [sp, #68]	@ 0x44
 800c36a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c36e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c372:	f7ff f8f1 	bl	800b558 <__ulp>
 800c376:	4650      	mov	r0, sl
 800c378:	ec53 2b10 	vmov	r2, r3, d0
 800c37c:	4659      	mov	r1, fp
 800c37e:	f7f4 f963 	bl	8000648 <__aeabi_dmul>
 800c382:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c386:	f7f3 ffa9 	bl	80002dc <__adddf3>
 800c38a:	4682      	mov	sl, r0
 800c38c:	468b      	mov	fp, r1
 800c38e:	e770      	b.n	800c272 <_strtod_l+0xa62>
 800c390:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c394:	e7e0      	b.n	800c358 <_strtod_l+0xb48>
 800c396:	a30e      	add	r3, pc, #56	@ (adr r3, 800c3d0 <_strtod_l+0xbc0>)
 800c398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39c:	f7f4 fbc6 	bl	8000b2c <__aeabi_dcmplt>
 800c3a0:	e798      	b.n	800c2d4 <_strtod_l+0xac4>
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c3a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3aa:	6013      	str	r3, [r2, #0]
 800c3ac:	f7ff ba6d 	b.w	800b88a <_strtod_l+0x7a>
 800c3b0:	2a65      	cmp	r2, #101	@ 0x65
 800c3b2:	f43f ab66 	beq.w	800ba82 <_strtod_l+0x272>
 800c3b6:	2a45      	cmp	r2, #69	@ 0x45
 800c3b8:	f43f ab63 	beq.w	800ba82 <_strtod_l+0x272>
 800c3bc:	2301      	movs	r3, #1
 800c3be:	f7ff bb9e 	b.w	800bafe <_strtod_l+0x2ee>
 800c3c2:	bf00      	nop
 800c3c4:	f3af 8000 	nop.w
 800c3c8:	ffc00000 	.word	0xffc00000
 800c3cc:	41dfffff 	.word	0x41dfffff
 800c3d0:	94a03595 	.word	0x94a03595
 800c3d4:	3fcfffff 	.word	0x3fcfffff

0800c3d8 <_strtod_r>:
 800c3d8:	4b01      	ldr	r3, [pc, #4]	@ (800c3e0 <_strtod_r+0x8>)
 800c3da:	f7ff ba19 	b.w	800b810 <_strtod_l>
 800c3de:	bf00      	nop
 800c3e0:	20000068 	.word	0x20000068

0800c3e4 <_strtol_l.constprop.0>:
 800c3e4:	2b24      	cmp	r3, #36	@ 0x24
 800c3e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ea:	4686      	mov	lr, r0
 800c3ec:	4690      	mov	r8, r2
 800c3ee:	d801      	bhi.n	800c3f4 <_strtol_l.constprop.0+0x10>
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d106      	bne.n	800c402 <_strtol_l.constprop.0+0x1e>
 800c3f4:	f7fd fdac 	bl	8009f50 <__errno>
 800c3f8:	2316      	movs	r3, #22
 800c3fa:	6003      	str	r3, [r0, #0]
 800c3fc:	2000      	movs	r0, #0
 800c3fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c402:	4834      	ldr	r0, [pc, #208]	@ (800c4d4 <_strtol_l.constprop.0+0xf0>)
 800c404:	460d      	mov	r5, r1
 800c406:	462a      	mov	r2, r5
 800c408:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c40c:	5d06      	ldrb	r6, [r0, r4]
 800c40e:	f016 0608 	ands.w	r6, r6, #8
 800c412:	d1f8      	bne.n	800c406 <_strtol_l.constprop.0+0x22>
 800c414:	2c2d      	cmp	r4, #45	@ 0x2d
 800c416:	d12d      	bne.n	800c474 <_strtol_l.constprop.0+0x90>
 800c418:	782c      	ldrb	r4, [r5, #0]
 800c41a:	2601      	movs	r6, #1
 800c41c:	1c95      	adds	r5, r2, #2
 800c41e:	f033 0210 	bics.w	r2, r3, #16
 800c422:	d109      	bne.n	800c438 <_strtol_l.constprop.0+0x54>
 800c424:	2c30      	cmp	r4, #48	@ 0x30
 800c426:	d12a      	bne.n	800c47e <_strtol_l.constprop.0+0x9a>
 800c428:	782a      	ldrb	r2, [r5, #0]
 800c42a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c42e:	2a58      	cmp	r2, #88	@ 0x58
 800c430:	d125      	bne.n	800c47e <_strtol_l.constprop.0+0x9a>
 800c432:	786c      	ldrb	r4, [r5, #1]
 800c434:	2310      	movs	r3, #16
 800c436:	3502      	adds	r5, #2
 800c438:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c43c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c440:	2200      	movs	r2, #0
 800c442:	fbbc f9f3 	udiv	r9, ip, r3
 800c446:	4610      	mov	r0, r2
 800c448:	fb03 ca19 	mls	sl, r3, r9, ip
 800c44c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c450:	2f09      	cmp	r7, #9
 800c452:	d81b      	bhi.n	800c48c <_strtol_l.constprop.0+0xa8>
 800c454:	463c      	mov	r4, r7
 800c456:	42a3      	cmp	r3, r4
 800c458:	dd27      	ble.n	800c4aa <_strtol_l.constprop.0+0xc6>
 800c45a:	1c57      	adds	r7, r2, #1
 800c45c:	d007      	beq.n	800c46e <_strtol_l.constprop.0+0x8a>
 800c45e:	4581      	cmp	r9, r0
 800c460:	d320      	bcc.n	800c4a4 <_strtol_l.constprop.0+0xc0>
 800c462:	d101      	bne.n	800c468 <_strtol_l.constprop.0+0x84>
 800c464:	45a2      	cmp	sl, r4
 800c466:	db1d      	blt.n	800c4a4 <_strtol_l.constprop.0+0xc0>
 800c468:	fb00 4003 	mla	r0, r0, r3, r4
 800c46c:	2201      	movs	r2, #1
 800c46e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c472:	e7eb      	b.n	800c44c <_strtol_l.constprop.0+0x68>
 800c474:	2c2b      	cmp	r4, #43	@ 0x2b
 800c476:	bf04      	itt	eq
 800c478:	782c      	ldrbeq	r4, [r5, #0]
 800c47a:	1c95      	addeq	r5, r2, #2
 800c47c:	e7cf      	b.n	800c41e <_strtol_l.constprop.0+0x3a>
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d1da      	bne.n	800c438 <_strtol_l.constprop.0+0x54>
 800c482:	2c30      	cmp	r4, #48	@ 0x30
 800c484:	bf0c      	ite	eq
 800c486:	2308      	moveq	r3, #8
 800c488:	230a      	movne	r3, #10
 800c48a:	e7d5      	b.n	800c438 <_strtol_l.constprop.0+0x54>
 800c48c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c490:	2f19      	cmp	r7, #25
 800c492:	d801      	bhi.n	800c498 <_strtol_l.constprop.0+0xb4>
 800c494:	3c37      	subs	r4, #55	@ 0x37
 800c496:	e7de      	b.n	800c456 <_strtol_l.constprop.0+0x72>
 800c498:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c49c:	2f19      	cmp	r7, #25
 800c49e:	d804      	bhi.n	800c4aa <_strtol_l.constprop.0+0xc6>
 800c4a0:	3c57      	subs	r4, #87	@ 0x57
 800c4a2:	e7d8      	b.n	800c456 <_strtol_l.constprop.0+0x72>
 800c4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4a8:	e7e1      	b.n	800c46e <_strtol_l.constprop.0+0x8a>
 800c4aa:	1c53      	adds	r3, r2, #1
 800c4ac:	d108      	bne.n	800c4c0 <_strtol_l.constprop.0+0xdc>
 800c4ae:	2322      	movs	r3, #34	@ 0x22
 800c4b0:	f8ce 3000 	str.w	r3, [lr]
 800c4b4:	4660      	mov	r0, ip
 800c4b6:	f1b8 0f00 	cmp.w	r8, #0
 800c4ba:	d0a0      	beq.n	800c3fe <_strtol_l.constprop.0+0x1a>
 800c4bc:	1e69      	subs	r1, r5, #1
 800c4be:	e006      	b.n	800c4ce <_strtol_l.constprop.0+0xea>
 800c4c0:	b106      	cbz	r6, 800c4c4 <_strtol_l.constprop.0+0xe0>
 800c4c2:	4240      	negs	r0, r0
 800c4c4:	f1b8 0f00 	cmp.w	r8, #0
 800c4c8:	d099      	beq.n	800c3fe <_strtol_l.constprop.0+0x1a>
 800c4ca:	2a00      	cmp	r2, #0
 800c4cc:	d1f6      	bne.n	800c4bc <_strtol_l.constprop.0+0xd8>
 800c4ce:	f8c8 1000 	str.w	r1, [r8]
 800c4d2:	e794      	b.n	800c3fe <_strtol_l.constprop.0+0x1a>
 800c4d4:	0800dc89 	.word	0x0800dc89

0800c4d8 <_strtol_r>:
 800c4d8:	f7ff bf84 	b.w	800c3e4 <_strtol_l.constprop.0>

0800c4dc <__ssputs_r>:
 800c4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e0:	688e      	ldr	r6, [r1, #8]
 800c4e2:	461f      	mov	r7, r3
 800c4e4:	42be      	cmp	r6, r7
 800c4e6:	680b      	ldr	r3, [r1, #0]
 800c4e8:	4682      	mov	sl, r0
 800c4ea:	460c      	mov	r4, r1
 800c4ec:	4690      	mov	r8, r2
 800c4ee:	d82d      	bhi.n	800c54c <__ssputs_r+0x70>
 800c4f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c4f8:	d026      	beq.n	800c548 <__ssputs_r+0x6c>
 800c4fa:	6965      	ldr	r5, [r4, #20]
 800c4fc:	6909      	ldr	r1, [r1, #16]
 800c4fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c502:	eba3 0901 	sub.w	r9, r3, r1
 800c506:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c50a:	1c7b      	adds	r3, r7, #1
 800c50c:	444b      	add	r3, r9
 800c50e:	106d      	asrs	r5, r5, #1
 800c510:	429d      	cmp	r5, r3
 800c512:	bf38      	it	cc
 800c514:	461d      	movcc	r5, r3
 800c516:	0553      	lsls	r3, r2, #21
 800c518:	d527      	bpl.n	800c56a <__ssputs_r+0x8e>
 800c51a:	4629      	mov	r1, r5
 800c51c:	f7fe fc1c 	bl	800ad58 <_malloc_r>
 800c520:	4606      	mov	r6, r0
 800c522:	b360      	cbz	r0, 800c57e <__ssputs_r+0xa2>
 800c524:	6921      	ldr	r1, [r4, #16]
 800c526:	464a      	mov	r2, r9
 800c528:	f7fd fd3f 	bl	8009faa <memcpy>
 800c52c:	89a3      	ldrh	r3, [r4, #12]
 800c52e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c536:	81a3      	strh	r3, [r4, #12]
 800c538:	6126      	str	r6, [r4, #16]
 800c53a:	6165      	str	r5, [r4, #20]
 800c53c:	444e      	add	r6, r9
 800c53e:	eba5 0509 	sub.w	r5, r5, r9
 800c542:	6026      	str	r6, [r4, #0]
 800c544:	60a5      	str	r5, [r4, #8]
 800c546:	463e      	mov	r6, r7
 800c548:	42be      	cmp	r6, r7
 800c54a:	d900      	bls.n	800c54e <__ssputs_r+0x72>
 800c54c:	463e      	mov	r6, r7
 800c54e:	6820      	ldr	r0, [r4, #0]
 800c550:	4632      	mov	r2, r6
 800c552:	4641      	mov	r1, r8
 800c554:	f000 fb6a 	bl	800cc2c <memmove>
 800c558:	68a3      	ldr	r3, [r4, #8]
 800c55a:	1b9b      	subs	r3, r3, r6
 800c55c:	60a3      	str	r3, [r4, #8]
 800c55e:	6823      	ldr	r3, [r4, #0]
 800c560:	4433      	add	r3, r6
 800c562:	6023      	str	r3, [r4, #0]
 800c564:	2000      	movs	r0, #0
 800c566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c56a:	462a      	mov	r2, r5
 800c56c:	f000 ff41 	bl	800d3f2 <_realloc_r>
 800c570:	4606      	mov	r6, r0
 800c572:	2800      	cmp	r0, #0
 800c574:	d1e0      	bne.n	800c538 <__ssputs_r+0x5c>
 800c576:	6921      	ldr	r1, [r4, #16]
 800c578:	4650      	mov	r0, sl
 800c57a:	f7fe fb79 	bl	800ac70 <_free_r>
 800c57e:	230c      	movs	r3, #12
 800c580:	f8ca 3000 	str.w	r3, [sl]
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c58a:	81a3      	strh	r3, [r4, #12]
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	e7e9      	b.n	800c566 <__ssputs_r+0x8a>
	...

0800c594 <_svfiprintf_r>:
 800c594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c598:	4698      	mov	r8, r3
 800c59a:	898b      	ldrh	r3, [r1, #12]
 800c59c:	061b      	lsls	r3, r3, #24
 800c59e:	b09d      	sub	sp, #116	@ 0x74
 800c5a0:	4607      	mov	r7, r0
 800c5a2:	460d      	mov	r5, r1
 800c5a4:	4614      	mov	r4, r2
 800c5a6:	d510      	bpl.n	800c5ca <_svfiprintf_r+0x36>
 800c5a8:	690b      	ldr	r3, [r1, #16]
 800c5aa:	b973      	cbnz	r3, 800c5ca <_svfiprintf_r+0x36>
 800c5ac:	2140      	movs	r1, #64	@ 0x40
 800c5ae:	f7fe fbd3 	bl	800ad58 <_malloc_r>
 800c5b2:	6028      	str	r0, [r5, #0]
 800c5b4:	6128      	str	r0, [r5, #16]
 800c5b6:	b930      	cbnz	r0, 800c5c6 <_svfiprintf_r+0x32>
 800c5b8:	230c      	movs	r3, #12
 800c5ba:	603b      	str	r3, [r7, #0]
 800c5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c0:	b01d      	add	sp, #116	@ 0x74
 800c5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c6:	2340      	movs	r3, #64	@ 0x40
 800c5c8:	616b      	str	r3, [r5, #20]
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5ce:	2320      	movs	r3, #32
 800c5d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5d8:	2330      	movs	r3, #48	@ 0x30
 800c5da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c778 <_svfiprintf_r+0x1e4>
 800c5de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5e2:	f04f 0901 	mov.w	r9, #1
 800c5e6:	4623      	mov	r3, r4
 800c5e8:	469a      	mov	sl, r3
 800c5ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5ee:	b10a      	cbz	r2, 800c5f4 <_svfiprintf_r+0x60>
 800c5f0:	2a25      	cmp	r2, #37	@ 0x25
 800c5f2:	d1f9      	bne.n	800c5e8 <_svfiprintf_r+0x54>
 800c5f4:	ebba 0b04 	subs.w	fp, sl, r4
 800c5f8:	d00b      	beq.n	800c612 <_svfiprintf_r+0x7e>
 800c5fa:	465b      	mov	r3, fp
 800c5fc:	4622      	mov	r2, r4
 800c5fe:	4629      	mov	r1, r5
 800c600:	4638      	mov	r0, r7
 800c602:	f7ff ff6b 	bl	800c4dc <__ssputs_r>
 800c606:	3001      	adds	r0, #1
 800c608:	f000 80a7 	beq.w	800c75a <_svfiprintf_r+0x1c6>
 800c60c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c60e:	445a      	add	r2, fp
 800c610:	9209      	str	r2, [sp, #36]	@ 0x24
 800c612:	f89a 3000 	ldrb.w	r3, [sl]
 800c616:	2b00      	cmp	r3, #0
 800c618:	f000 809f 	beq.w	800c75a <_svfiprintf_r+0x1c6>
 800c61c:	2300      	movs	r3, #0
 800c61e:	f04f 32ff 	mov.w	r2, #4294967295
 800c622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c626:	f10a 0a01 	add.w	sl, sl, #1
 800c62a:	9304      	str	r3, [sp, #16]
 800c62c:	9307      	str	r3, [sp, #28]
 800c62e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c632:	931a      	str	r3, [sp, #104]	@ 0x68
 800c634:	4654      	mov	r4, sl
 800c636:	2205      	movs	r2, #5
 800c638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c63c:	484e      	ldr	r0, [pc, #312]	@ (800c778 <_svfiprintf_r+0x1e4>)
 800c63e:	f7f3 fdef 	bl	8000220 <memchr>
 800c642:	9a04      	ldr	r2, [sp, #16]
 800c644:	b9d8      	cbnz	r0, 800c67e <_svfiprintf_r+0xea>
 800c646:	06d0      	lsls	r0, r2, #27
 800c648:	bf44      	itt	mi
 800c64a:	2320      	movmi	r3, #32
 800c64c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c650:	0711      	lsls	r1, r2, #28
 800c652:	bf44      	itt	mi
 800c654:	232b      	movmi	r3, #43	@ 0x2b
 800c656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c65a:	f89a 3000 	ldrb.w	r3, [sl]
 800c65e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c660:	d015      	beq.n	800c68e <_svfiprintf_r+0xfa>
 800c662:	9a07      	ldr	r2, [sp, #28]
 800c664:	4654      	mov	r4, sl
 800c666:	2000      	movs	r0, #0
 800c668:	f04f 0c0a 	mov.w	ip, #10
 800c66c:	4621      	mov	r1, r4
 800c66e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c672:	3b30      	subs	r3, #48	@ 0x30
 800c674:	2b09      	cmp	r3, #9
 800c676:	d94b      	bls.n	800c710 <_svfiprintf_r+0x17c>
 800c678:	b1b0      	cbz	r0, 800c6a8 <_svfiprintf_r+0x114>
 800c67a:	9207      	str	r2, [sp, #28]
 800c67c:	e014      	b.n	800c6a8 <_svfiprintf_r+0x114>
 800c67e:	eba0 0308 	sub.w	r3, r0, r8
 800c682:	fa09 f303 	lsl.w	r3, r9, r3
 800c686:	4313      	orrs	r3, r2
 800c688:	9304      	str	r3, [sp, #16]
 800c68a:	46a2      	mov	sl, r4
 800c68c:	e7d2      	b.n	800c634 <_svfiprintf_r+0xa0>
 800c68e:	9b03      	ldr	r3, [sp, #12]
 800c690:	1d19      	adds	r1, r3, #4
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	9103      	str	r1, [sp, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	bfbb      	ittet	lt
 800c69a:	425b      	neglt	r3, r3
 800c69c:	f042 0202 	orrlt.w	r2, r2, #2
 800c6a0:	9307      	strge	r3, [sp, #28]
 800c6a2:	9307      	strlt	r3, [sp, #28]
 800c6a4:	bfb8      	it	lt
 800c6a6:	9204      	strlt	r2, [sp, #16]
 800c6a8:	7823      	ldrb	r3, [r4, #0]
 800c6aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6ac:	d10a      	bne.n	800c6c4 <_svfiprintf_r+0x130>
 800c6ae:	7863      	ldrb	r3, [r4, #1]
 800c6b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6b2:	d132      	bne.n	800c71a <_svfiprintf_r+0x186>
 800c6b4:	9b03      	ldr	r3, [sp, #12]
 800c6b6:	1d1a      	adds	r2, r3, #4
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	9203      	str	r2, [sp, #12]
 800c6bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6c0:	3402      	adds	r4, #2
 800c6c2:	9305      	str	r3, [sp, #20]
 800c6c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c788 <_svfiprintf_r+0x1f4>
 800c6c8:	7821      	ldrb	r1, [r4, #0]
 800c6ca:	2203      	movs	r2, #3
 800c6cc:	4650      	mov	r0, sl
 800c6ce:	f7f3 fda7 	bl	8000220 <memchr>
 800c6d2:	b138      	cbz	r0, 800c6e4 <_svfiprintf_r+0x150>
 800c6d4:	9b04      	ldr	r3, [sp, #16]
 800c6d6:	eba0 000a 	sub.w	r0, r0, sl
 800c6da:	2240      	movs	r2, #64	@ 0x40
 800c6dc:	4082      	lsls	r2, r0
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	3401      	adds	r4, #1
 800c6e2:	9304      	str	r3, [sp, #16]
 800c6e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6e8:	4824      	ldr	r0, [pc, #144]	@ (800c77c <_svfiprintf_r+0x1e8>)
 800c6ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6ee:	2206      	movs	r2, #6
 800c6f0:	f7f3 fd96 	bl	8000220 <memchr>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d036      	beq.n	800c766 <_svfiprintf_r+0x1d2>
 800c6f8:	4b21      	ldr	r3, [pc, #132]	@ (800c780 <_svfiprintf_r+0x1ec>)
 800c6fa:	bb1b      	cbnz	r3, 800c744 <_svfiprintf_r+0x1b0>
 800c6fc:	9b03      	ldr	r3, [sp, #12]
 800c6fe:	3307      	adds	r3, #7
 800c700:	f023 0307 	bic.w	r3, r3, #7
 800c704:	3308      	adds	r3, #8
 800c706:	9303      	str	r3, [sp, #12]
 800c708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c70a:	4433      	add	r3, r6
 800c70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c70e:	e76a      	b.n	800c5e6 <_svfiprintf_r+0x52>
 800c710:	fb0c 3202 	mla	r2, ip, r2, r3
 800c714:	460c      	mov	r4, r1
 800c716:	2001      	movs	r0, #1
 800c718:	e7a8      	b.n	800c66c <_svfiprintf_r+0xd8>
 800c71a:	2300      	movs	r3, #0
 800c71c:	3401      	adds	r4, #1
 800c71e:	9305      	str	r3, [sp, #20]
 800c720:	4619      	mov	r1, r3
 800c722:	f04f 0c0a 	mov.w	ip, #10
 800c726:	4620      	mov	r0, r4
 800c728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c72c:	3a30      	subs	r2, #48	@ 0x30
 800c72e:	2a09      	cmp	r2, #9
 800c730:	d903      	bls.n	800c73a <_svfiprintf_r+0x1a6>
 800c732:	2b00      	cmp	r3, #0
 800c734:	d0c6      	beq.n	800c6c4 <_svfiprintf_r+0x130>
 800c736:	9105      	str	r1, [sp, #20]
 800c738:	e7c4      	b.n	800c6c4 <_svfiprintf_r+0x130>
 800c73a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c73e:	4604      	mov	r4, r0
 800c740:	2301      	movs	r3, #1
 800c742:	e7f0      	b.n	800c726 <_svfiprintf_r+0x192>
 800c744:	ab03      	add	r3, sp, #12
 800c746:	9300      	str	r3, [sp, #0]
 800c748:	462a      	mov	r2, r5
 800c74a:	4b0e      	ldr	r3, [pc, #56]	@ (800c784 <_svfiprintf_r+0x1f0>)
 800c74c:	a904      	add	r1, sp, #16
 800c74e:	4638      	mov	r0, r7
 800c750:	f7fc fb94 	bl	8008e7c <_printf_float>
 800c754:	1c42      	adds	r2, r0, #1
 800c756:	4606      	mov	r6, r0
 800c758:	d1d6      	bne.n	800c708 <_svfiprintf_r+0x174>
 800c75a:	89ab      	ldrh	r3, [r5, #12]
 800c75c:	065b      	lsls	r3, r3, #25
 800c75e:	f53f af2d 	bmi.w	800c5bc <_svfiprintf_r+0x28>
 800c762:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c764:	e72c      	b.n	800c5c0 <_svfiprintf_r+0x2c>
 800c766:	ab03      	add	r3, sp, #12
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	462a      	mov	r2, r5
 800c76c:	4b05      	ldr	r3, [pc, #20]	@ (800c784 <_svfiprintf_r+0x1f0>)
 800c76e:	a904      	add	r1, sp, #16
 800c770:	4638      	mov	r0, r7
 800c772:	f7fc fe1b 	bl	80093ac <_printf_i>
 800c776:	e7ed      	b.n	800c754 <_svfiprintf_r+0x1c0>
 800c778:	0800dd89 	.word	0x0800dd89
 800c77c:	0800dd93 	.word	0x0800dd93
 800c780:	08008e7d 	.word	0x08008e7d
 800c784:	0800c4dd 	.word	0x0800c4dd
 800c788:	0800dd8f 	.word	0x0800dd8f

0800c78c <__sfputc_r>:
 800c78c:	6893      	ldr	r3, [r2, #8]
 800c78e:	3b01      	subs	r3, #1
 800c790:	2b00      	cmp	r3, #0
 800c792:	b410      	push	{r4}
 800c794:	6093      	str	r3, [r2, #8]
 800c796:	da08      	bge.n	800c7aa <__sfputc_r+0x1e>
 800c798:	6994      	ldr	r4, [r2, #24]
 800c79a:	42a3      	cmp	r3, r4
 800c79c:	db01      	blt.n	800c7a2 <__sfputc_r+0x16>
 800c79e:	290a      	cmp	r1, #10
 800c7a0:	d103      	bne.n	800c7aa <__sfputc_r+0x1e>
 800c7a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7a6:	f7fd baec 	b.w	8009d82 <__swbuf_r>
 800c7aa:	6813      	ldr	r3, [r2, #0]
 800c7ac:	1c58      	adds	r0, r3, #1
 800c7ae:	6010      	str	r0, [r2, #0]
 800c7b0:	7019      	strb	r1, [r3, #0]
 800c7b2:	4608      	mov	r0, r1
 800c7b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7b8:	4770      	bx	lr

0800c7ba <__sfputs_r>:
 800c7ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7bc:	4606      	mov	r6, r0
 800c7be:	460f      	mov	r7, r1
 800c7c0:	4614      	mov	r4, r2
 800c7c2:	18d5      	adds	r5, r2, r3
 800c7c4:	42ac      	cmp	r4, r5
 800c7c6:	d101      	bne.n	800c7cc <__sfputs_r+0x12>
 800c7c8:	2000      	movs	r0, #0
 800c7ca:	e007      	b.n	800c7dc <__sfputs_r+0x22>
 800c7cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7d0:	463a      	mov	r2, r7
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	f7ff ffda 	bl	800c78c <__sfputc_r>
 800c7d8:	1c43      	adds	r3, r0, #1
 800c7da:	d1f3      	bne.n	800c7c4 <__sfputs_r+0xa>
 800c7dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c7e0 <_vfiprintf_r>:
 800c7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7e4:	460d      	mov	r5, r1
 800c7e6:	b09d      	sub	sp, #116	@ 0x74
 800c7e8:	4614      	mov	r4, r2
 800c7ea:	4698      	mov	r8, r3
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	b118      	cbz	r0, 800c7f8 <_vfiprintf_r+0x18>
 800c7f0:	6a03      	ldr	r3, [r0, #32]
 800c7f2:	b90b      	cbnz	r3, 800c7f8 <_vfiprintf_r+0x18>
 800c7f4:	f7fd f99a 	bl	8009b2c <__sinit>
 800c7f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c7fa:	07d9      	lsls	r1, r3, #31
 800c7fc:	d405      	bmi.n	800c80a <_vfiprintf_r+0x2a>
 800c7fe:	89ab      	ldrh	r3, [r5, #12]
 800c800:	059a      	lsls	r2, r3, #22
 800c802:	d402      	bmi.n	800c80a <_vfiprintf_r+0x2a>
 800c804:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c806:	f7fd fbce 	bl	8009fa6 <__retarget_lock_acquire_recursive>
 800c80a:	89ab      	ldrh	r3, [r5, #12]
 800c80c:	071b      	lsls	r3, r3, #28
 800c80e:	d501      	bpl.n	800c814 <_vfiprintf_r+0x34>
 800c810:	692b      	ldr	r3, [r5, #16]
 800c812:	b99b      	cbnz	r3, 800c83c <_vfiprintf_r+0x5c>
 800c814:	4629      	mov	r1, r5
 800c816:	4630      	mov	r0, r6
 800c818:	f7fd faf2 	bl	8009e00 <__swsetup_r>
 800c81c:	b170      	cbz	r0, 800c83c <_vfiprintf_r+0x5c>
 800c81e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c820:	07dc      	lsls	r4, r3, #31
 800c822:	d504      	bpl.n	800c82e <_vfiprintf_r+0x4e>
 800c824:	f04f 30ff 	mov.w	r0, #4294967295
 800c828:	b01d      	add	sp, #116	@ 0x74
 800c82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c82e:	89ab      	ldrh	r3, [r5, #12]
 800c830:	0598      	lsls	r0, r3, #22
 800c832:	d4f7      	bmi.n	800c824 <_vfiprintf_r+0x44>
 800c834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c836:	f7fd fbb7 	bl	8009fa8 <__retarget_lock_release_recursive>
 800c83a:	e7f3      	b.n	800c824 <_vfiprintf_r+0x44>
 800c83c:	2300      	movs	r3, #0
 800c83e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c840:	2320      	movs	r3, #32
 800c842:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c846:	f8cd 800c 	str.w	r8, [sp, #12]
 800c84a:	2330      	movs	r3, #48	@ 0x30
 800c84c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c9fc <_vfiprintf_r+0x21c>
 800c850:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c854:	f04f 0901 	mov.w	r9, #1
 800c858:	4623      	mov	r3, r4
 800c85a:	469a      	mov	sl, r3
 800c85c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c860:	b10a      	cbz	r2, 800c866 <_vfiprintf_r+0x86>
 800c862:	2a25      	cmp	r2, #37	@ 0x25
 800c864:	d1f9      	bne.n	800c85a <_vfiprintf_r+0x7a>
 800c866:	ebba 0b04 	subs.w	fp, sl, r4
 800c86a:	d00b      	beq.n	800c884 <_vfiprintf_r+0xa4>
 800c86c:	465b      	mov	r3, fp
 800c86e:	4622      	mov	r2, r4
 800c870:	4629      	mov	r1, r5
 800c872:	4630      	mov	r0, r6
 800c874:	f7ff ffa1 	bl	800c7ba <__sfputs_r>
 800c878:	3001      	adds	r0, #1
 800c87a:	f000 80a7 	beq.w	800c9cc <_vfiprintf_r+0x1ec>
 800c87e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c880:	445a      	add	r2, fp
 800c882:	9209      	str	r2, [sp, #36]	@ 0x24
 800c884:	f89a 3000 	ldrb.w	r3, [sl]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	f000 809f 	beq.w	800c9cc <_vfiprintf_r+0x1ec>
 800c88e:	2300      	movs	r3, #0
 800c890:	f04f 32ff 	mov.w	r2, #4294967295
 800c894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c898:	f10a 0a01 	add.w	sl, sl, #1
 800c89c:	9304      	str	r3, [sp, #16]
 800c89e:	9307      	str	r3, [sp, #28]
 800c8a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8a6:	4654      	mov	r4, sl
 800c8a8:	2205      	movs	r2, #5
 800c8aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8ae:	4853      	ldr	r0, [pc, #332]	@ (800c9fc <_vfiprintf_r+0x21c>)
 800c8b0:	f7f3 fcb6 	bl	8000220 <memchr>
 800c8b4:	9a04      	ldr	r2, [sp, #16]
 800c8b6:	b9d8      	cbnz	r0, 800c8f0 <_vfiprintf_r+0x110>
 800c8b8:	06d1      	lsls	r1, r2, #27
 800c8ba:	bf44      	itt	mi
 800c8bc:	2320      	movmi	r3, #32
 800c8be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8c2:	0713      	lsls	r3, r2, #28
 800c8c4:	bf44      	itt	mi
 800c8c6:	232b      	movmi	r3, #43	@ 0x2b
 800c8c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8cc:	f89a 3000 	ldrb.w	r3, [sl]
 800c8d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8d2:	d015      	beq.n	800c900 <_vfiprintf_r+0x120>
 800c8d4:	9a07      	ldr	r2, [sp, #28]
 800c8d6:	4654      	mov	r4, sl
 800c8d8:	2000      	movs	r0, #0
 800c8da:	f04f 0c0a 	mov.w	ip, #10
 800c8de:	4621      	mov	r1, r4
 800c8e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8e4:	3b30      	subs	r3, #48	@ 0x30
 800c8e6:	2b09      	cmp	r3, #9
 800c8e8:	d94b      	bls.n	800c982 <_vfiprintf_r+0x1a2>
 800c8ea:	b1b0      	cbz	r0, 800c91a <_vfiprintf_r+0x13a>
 800c8ec:	9207      	str	r2, [sp, #28]
 800c8ee:	e014      	b.n	800c91a <_vfiprintf_r+0x13a>
 800c8f0:	eba0 0308 	sub.w	r3, r0, r8
 800c8f4:	fa09 f303 	lsl.w	r3, r9, r3
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	9304      	str	r3, [sp, #16]
 800c8fc:	46a2      	mov	sl, r4
 800c8fe:	e7d2      	b.n	800c8a6 <_vfiprintf_r+0xc6>
 800c900:	9b03      	ldr	r3, [sp, #12]
 800c902:	1d19      	adds	r1, r3, #4
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	9103      	str	r1, [sp, #12]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	bfbb      	ittet	lt
 800c90c:	425b      	neglt	r3, r3
 800c90e:	f042 0202 	orrlt.w	r2, r2, #2
 800c912:	9307      	strge	r3, [sp, #28]
 800c914:	9307      	strlt	r3, [sp, #28]
 800c916:	bfb8      	it	lt
 800c918:	9204      	strlt	r2, [sp, #16]
 800c91a:	7823      	ldrb	r3, [r4, #0]
 800c91c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c91e:	d10a      	bne.n	800c936 <_vfiprintf_r+0x156>
 800c920:	7863      	ldrb	r3, [r4, #1]
 800c922:	2b2a      	cmp	r3, #42	@ 0x2a
 800c924:	d132      	bne.n	800c98c <_vfiprintf_r+0x1ac>
 800c926:	9b03      	ldr	r3, [sp, #12]
 800c928:	1d1a      	adds	r2, r3, #4
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	9203      	str	r2, [sp, #12]
 800c92e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c932:	3402      	adds	r4, #2
 800c934:	9305      	str	r3, [sp, #20]
 800c936:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca0c <_vfiprintf_r+0x22c>
 800c93a:	7821      	ldrb	r1, [r4, #0]
 800c93c:	2203      	movs	r2, #3
 800c93e:	4650      	mov	r0, sl
 800c940:	f7f3 fc6e 	bl	8000220 <memchr>
 800c944:	b138      	cbz	r0, 800c956 <_vfiprintf_r+0x176>
 800c946:	9b04      	ldr	r3, [sp, #16]
 800c948:	eba0 000a 	sub.w	r0, r0, sl
 800c94c:	2240      	movs	r2, #64	@ 0x40
 800c94e:	4082      	lsls	r2, r0
 800c950:	4313      	orrs	r3, r2
 800c952:	3401      	adds	r4, #1
 800c954:	9304      	str	r3, [sp, #16]
 800c956:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c95a:	4829      	ldr	r0, [pc, #164]	@ (800ca00 <_vfiprintf_r+0x220>)
 800c95c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c960:	2206      	movs	r2, #6
 800c962:	f7f3 fc5d 	bl	8000220 <memchr>
 800c966:	2800      	cmp	r0, #0
 800c968:	d03f      	beq.n	800c9ea <_vfiprintf_r+0x20a>
 800c96a:	4b26      	ldr	r3, [pc, #152]	@ (800ca04 <_vfiprintf_r+0x224>)
 800c96c:	bb1b      	cbnz	r3, 800c9b6 <_vfiprintf_r+0x1d6>
 800c96e:	9b03      	ldr	r3, [sp, #12]
 800c970:	3307      	adds	r3, #7
 800c972:	f023 0307 	bic.w	r3, r3, #7
 800c976:	3308      	adds	r3, #8
 800c978:	9303      	str	r3, [sp, #12]
 800c97a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c97c:	443b      	add	r3, r7
 800c97e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c980:	e76a      	b.n	800c858 <_vfiprintf_r+0x78>
 800c982:	fb0c 3202 	mla	r2, ip, r2, r3
 800c986:	460c      	mov	r4, r1
 800c988:	2001      	movs	r0, #1
 800c98a:	e7a8      	b.n	800c8de <_vfiprintf_r+0xfe>
 800c98c:	2300      	movs	r3, #0
 800c98e:	3401      	adds	r4, #1
 800c990:	9305      	str	r3, [sp, #20]
 800c992:	4619      	mov	r1, r3
 800c994:	f04f 0c0a 	mov.w	ip, #10
 800c998:	4620      	mov	r0, r4
 800c99a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c99e:	3a30      	subs	r2, #48	@ 0x30
 800c9a0:	2a09      	cmp	r2, #9
 800c9a2:	d903      	bls.n	800c9ac <_vfiprintf_r+0x1cc>
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d0c6      	beq.n	800c936 <_vfiprintf_r+0x156>
 800c9a8:	9105      	str	r1, [sp, #20]
 800c9aa:	e7c4      	b.n	800c936 <_vfiprintf_r+0x156>
 800c9ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	e7f0      	b.n	800c998 <_vfiprintf_r+0x1b8>
 800c9b6:	ab03      	add	r3, sp, #12
 800c9b8:	9300      	str	r3, [sp, #0]
 800c9ba:	462a      	mov	r2, r5
 800c9bc:	4b12      	ldr	r3, [pc, #72]	@ (800ca08 <_vfiprintf_r+0x228>)
 800c9be:	a904      	add	r1, sp, #16
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	f7fc fa5b 	bl	8008e7c <_printf_float>
 800c9c6:	4607      	mov	r7, r0
 800c9c8:	1c78      	adds	r0, r7, #1
 800c9ca:	d1d6      	bne.n	800c97a <_vfiprintf_r+0x19a>
 800c9cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9ce:	07d9      	lsls	r1, r3, #31
 800c9d0:	d405      	bmi.n	800c9de <_vfiprintf_r+0x1fe>
 800c9d2:	89ab      	ldrh	r3, [r5, #12]
 800c9d4:	059a      	lsls	r2, r3, #22
 800c9d6:	d402      	bmi.n	800c9de <_vfiprintf_r+0x1fe>
 800c9d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9da:	f7fd fae5 	bl	8009fa8 <__retarget_lock_release_recursive>
 800c9de:	89ab      	ldrh	r3, [r5, #12]
 800c9e0:	065b      	lsls	r3, r3, #25
 800c9e2:	f53f af1f 	bmi.w	800c824 <_vfiprintf_r+0x44>
 800c9e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9e8:	e71e      	b.n	800c828 <_vfiprintf_r+0x48>
 800c9ea:	ab03      	add	r3, sp, #12
 800c9ec:	9300      	str	r3, [sp, #0]
 800c9ee:	462a      	mov	r2, r5
 800c9f0:	4b05      	ldr	r3, [pc, #20]	@ (800ca08 <_vfiprintf_r+0x228>)
 800c9f2:	a904      	add	r1, sp, #16
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	f7fc fcd9 	bl	80093ac <_printf_i>
 800c9fa:	e7e4      	b.n	800c9c6 <_vfiprintf_r+0x1e6>
 800c9fc:	0800dd89 	.word	0x0800dd89
 800ca00:	0800dd93 	.word	0x0800dd93
 800ca04:	08008e7d 	.word	0x08008e7d
 800ca08:	0800c7bb 	.word	0x0800c7bb
 800ca0c:	0800dd8f 	.word	0x0800dd8f

0800ca10 <__sflush_r>:
 800ca10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca18:	0716      	lsls	r6, r2, #28
 800ca1a:	4605      	mov	r5, r0
 800ca1c:	460c      	mov	r4, r1
 800ca1e:	d454      	bmi.n	800caca <__sflush_r+0xba>
 800ca20:	684b      	ldr	r3, [r1, #4]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	dc02      	bgt.n	800ca2c <__sflush_r+0x1c>
 800ca26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	dd48      	ble.n	800cabe <__sflush_r+0xae>
 800ca2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca2e:	2e00      	cmp	r6, #0
 800ca30:	d045      	beq.n	800cabe <__sflush_r+0xae>
 800ca32:	2300      	movs	r3, #0
 800ca34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca38:	682f      	ldr	r7, [r5, #0]
 800ca3a:	6a21      	ldr	r1, [r4, #32]
 800ca3c:	602b      	str	r3, [r5, #0]
 800ca3e:	d030      	beq.n	800caa2 <__sflush_r+0x92>
 800ca40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca42:	89a3      	ldrh	r3, [r4, #12]
 800ca44:	0759      	lsls	r1, r3, #29
 800ca46:	d505      	bpl.n	800ca54 <__sflush_r+0x44>
 800ca48:	6863      	ldr	r3, [r4, #4]
 800ca4a:	1ad2      	subs	r2, r2, r3
 800ca4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca4e:	b10b      	cbz	r3, 800ca54 <__sflush_r+0x44>
 800ca50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca52:	1ad2      	subs	r2, r2, r3
 800ca54:	2300      	movs	r3, #0
 800ca56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca58:	6a21      	ldr	r1, [r4, #32]
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	47b0      	blx	r6
 800ca5e:	1c43      	adds	r3, r0, #1
 800ca60:	89a3      	ldrh	r3, [r4, #12]
 800ca62:	d106      	bne.n	800ca72 <__sflush_r+0x62>
 800ca64:	6829      	ldr	r1, [r5, #0]
 800ca66:	291d      	cmp	r1, #29
 800ca68:	d82b      	bhi.n	800cac2 <__sflush_r+0xb2>
 800ca6a:	4a2a      	ldr	r2, [pc, #168]	@ (800cb14 <__sflush_r+0x104>)
 800ca6c:	410a      	asrs	r2, r1
 800ca6e:	07d6      	lsls	r6, r2, #31
 800ca70:	d427      	bmi.n	800cac2 <__sflush_r+0xb2>
 800ca72:	2200      	movs	r2, #0
 800ca74:	6062      	str	r2, [r4, #4]
 800ca76:	04d9      	lsls	r1, r3, #19
 800ca78:	6922      	ldr	r2, [r4, #16]
 800ca7a:	6022      	str	r2, [r4, #0]
 800ca7c:	d504      	bpl.n	800ca88 <__sflush_r+0x78>
 800ca7e:	1c42      	adds	r2, r0, #1
 800ca80:	d101      	bne.n	800ca86 <__sflush_r+0x76>
 800ca82:	682b      	ldr	r3, [r5, #0]
 800ca84:	b903      	cbnz	r3, 800ca88 <__sflush_r+0x78>
 800ca86:	6560      	str	r0, [r4, #84]	@ 0x54
 800ca88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca8a:	602f      	str	r7, [r5, #0]
 800ca8c:	b1b9      	cbz	r1, 800cabe <__sflush_r+0xae>
 800ca8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca92:	4299      	cmp	r1, r3
 800ca94:	d002      	beq.n	800ca9c <__sflush_r+0x8c>
 800ca96:	4628      	mov	r0, r5
 800ca98:	f7fe f8ea 	bl	800ac70 <_free_r>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	6363      	str	r3, [r4, #52]	@ 0x34
 800caa0:	e00d      	b.n	800cabe <__sflush_r+0xae>
 800caa2:	2301      	movs	r3, #1
 800caa4:	4628      	mov	r0, r5
 800caa6:	47b0      	blx	r6
 800caa8:	4602      	mov	r2, r0
 800caaa:	1c50      	adds	r0, r2, #1
 800caac:	d1c9      	bne.n	800ca42 <__sflush_r+0x32>
 800caae:	682b      	ldr	r3, [r5, #0]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d0c6      	beq.n	800ca42 <__sflush_r+0x32>
 800cab4:	2b1d      	cmp	r3, #29
 800cab6:	d001      	beq.n	800cabc <__sflush_r+0xac>
 800cab8:	2b16      	cmp	r3, #22
 800caba:	d11e      	bne.n	800cafa <__sflush_r+0xea>
 800cabc:	602f      	str	r7, [r5, #0]
 800cabe:	2000      	movs	r0, #0
 800cac0:	e022      	b.n	800cb08 <__sflush_r+0xf8>
 800cac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cac6:	b21b      	sxth	r3, r3
 800cac8:	e01b      	b.n	800cb02 <__sflush_r+0xf2>
 800caca:	690f      	ldr	r7, [r1, #16]
 800cacc:	2f00      	cmp	r7, #0
 800cace:	d0f6      	beq.n	800cabe <__sflush_r+0xae>
 800cad0:	0793      	lsls	r3, r2, #30
 800cad2:	680e      	ldr	r6, [r1, #0]
 800cad4:	bf08      	it	eq
 800cad6:	694b      	ldreq	r3, [r1, #20]
 800cad8:	600f      	str	r7, [r1, #0]
 800cada:	bf18      	it	ne
 800cadc:	2300      	movne	r3, #0
 800cade:	eba6 0807 	sub.w	r8, r6, r7
 800cae2:	608b      	str	r3, [r1, #8]
 800cae4:	f1b8 0f00 	cmp.w	r8, #0
 800cae8:	dde9      	ble.n	800cabe <__sflush_r+0xae>
 800caea:	6a21      	ldr	r1, [r4, #32]
 800caec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800caee:	4643      	mov	r3, r8
 800caf0:	463a      	mov	r2, r7
 800caf2:	4628      	mov	r0, r5
 800caf4:	47b0      	blx	r6
 800caf6:	2800      	cmp	r0, #0
 800caf8:	dc08      	bgt.n	800cb0c <__sflush_r+0xfc>
 800cafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cafe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb02:	81a3      	strh	r3, [r4, #12]
 800cb04:	f04f 30ff 	mov.w	r0, #4294967295
 800cb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb0c:	4407      	add	r7, r0
 800cb0e:	eba8 0800 	sub.w	r8, r8, r0
 800cb12:	e7e7      	b.n	800cae4 <__sflush_r+0xd4>
 800cb14:	dfbffffe 	.word	0xdfbffffe

0800cb18 <_fflush_r>:
 800cb18:	b538      	push	{r3, r4, r5, lr}
 800cb1a:	690b      	ldr	r3, [r1, #16]
 800cb1c:	4605      	mov	r5, r0
 800cb1e:	460c      	mov	r4, r1
 800cb20:	b913      	cbnz	r3, 800cb28 <_fflush_r+0x10>
 800cb22:	2500      	movs	r5, #0
 800cb24:	4628      	mov	r0, r5
 800cb26:	bd38      	pop	{r3, r4, r5, pc}
 800cb28:	b118      	cbz	r0, 800cb32 <_fflush_r+0x1a>
 800cb2a:	6a03      	ldr	r3, [r0, #32]
 800cb2c:	b90b      	cbnz	r3, 800cb32 <_fflush_r+0x1a>
 800cb2e:	f7fc fffd 	bl	8009b2c <__sinit>
 800cb32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d0f3      	beq.n	800cb22 <_fflush_r+0xa>
 800cb3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb3c:	07d0      	lsls	r0, r2, #31
 800cb3e:	d404      	bmi.n	800cb4a <_fflush_r+0x32>
 800cb40:	0599      	lsls	r1, r3, #22
 800cb42:	d402      	bmi.n	800cb4a <_fflush_r+0x32>
 800cb44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb46:	f7fd fa2e 	bl	8009fa6 <__retarget_lock_acquire_recursive>
 800cb4a:	4628      	mov	r0, r5
 800cb4c:	4621      	mov	r1, r4
 800cb4e:	f7ff ff5f 	bl	800ca10 <__sflush_r>
 800cb52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb54:	07da      	lsls	r2, r3, #31
 800cb56:	4605      	mov	r5, r0
 800cb58:	d4e4      	bmi.n	800cb24 <_fflush_r+0xc>
 800cb5a:	89a3      	ldrh	r3, [r4, #12]
 800cb5c:	059b      	lsls	r3, r3, #22
 800cb5e:	d4e1      	bmi.n	800cb24 <_fflush_r+0xc>
 800cb60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb62:	f7fd fa21 	bl	8009fa8 <__retarget_lock_release_recursive>
 800cb66:	e7dd      	b.n	800cb24 <_fflush_r+0xc>

0800cb68 <__swhatbuf_r>:
 800cb68:	b570      	push	{r4, r5, r6, lr}
 800cb6a:	460c      	mov	r4, r1
 800cb6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb70:	2900      	cmp	r1, #0
 800cb72:	b096      	sub	sp, #88	@ 0x58
 800cb74:	4615      	mov	r5, r2
 800cb76:	461e      	mov	r6, r3
 800cb78:	da0d      	bge.n	800cb96 <__swhatbuf_r+0x2e>
 800cb7a:	89a3      	ldrh	r3, [r4, #12]
 800cb7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb80:	f04f 0100 	mov.w	r1, #0
 800cb84:	bf14      	ite	ne
 800cb86:	2340      	movne	r3, #64	@ 0x40
 800cb88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	6031      	str	r1, [r6, #0]
 800cb90:	602b      	str	r3, [r5, #0]
 800cb92:	b016      	add	sp, #88	@ 0x58
 800cb94:	bd70      	pop	{r4, r5, r6, pc}
 800cb96:	466a      	mov	r2, sp
 800cb98:	f000 f874 	bl	800cc84 <_fstat_r>
 800cb9c:	2800      	cmp	r0, #0
 800cb9e:	dbec      	blt.n	800cb7a <__swhatbuf_r+0x12>
 800cba0:	9901      	ldr	r1, [sp, #4]
 800cba2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cba6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cbaa:	4259      	negs	r1, r3
 800cbac:	4159      	adcs	r1, r3
 800cbae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cbb2:	e7eb      	b.n	800cb8c <__swhatbuf_r+0x24>

0800cbb4 <__smakebuf_r>:
 800cbb4:	898b      	ldrh	r3, [r1, #12]
 800cbb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbb8:	079d      	lsls	r5, r3, #30
 800cbba:	4606      	mov	r6, r0
 800cbbc:	460c      	mov	r4, r1
 800cbbe:	d507      	bpl.n	800cbd0 <__smakebuf_r+0x1c>
 800cbc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cbc4:	6023      	str	r3, [r4, #0]
 800cbc6:	6123      	str	r3, [r4, #16]
 800cbc8:	2301      	movs	r3, #1
 800cbca:	6163      	str	r3, [r4, #20]
 800cbcc:	b003      	add	sp, #12
 800cbce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbd0:	ab01      	add	r3, sp, #4
 800cbd2:	466a      	mov	r2, sp
 800cbd4:	f7ff ffc8 	bl	800cb68 <__swhatbuf_r>
 800cbd8:	9f00      	ldr	r7, [sp, #0]
 800cbda:	4605      	mov	r5, r0
 800cbdc:	4639      	mov	r1, r7
 800cbde:	4630      	mov	r0, r6
 800cbe0:	f7fe f8ba 	bl	800ad58 <_malloc_r>
 800cbe4:	b948      	cbnz	r0, 800cbfa <__smakebuf_r+0x46>
 800cbe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbea:	059a      	lsls	r2, r3, #22
 800cbec:	d4ee      	bmi.n	800cbcc <__smakebuf_r+0x18>
 800cbee:	f023 0303 	bic.w	r3, r3, #3
 800cbf2:	f043 0302 	orr.w	r3, r3, #2
 800cbf6:	81a3      	strh	r3, [r4, #12]
 800cbf8:	e7e2      	b.n	800cbc0 <__smakebuf_r+0xc>
 800cbfa:	89a3      	ldrh	r3, [r4, #12]
 800cbfc:	6020      	str	r0, [r4, #0]
 800cbfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc02:	81a3      	strh	r3, [r4, #12]
 800cc04:	9b01      	ldr	r3, [sp, #4]
 800cc06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cc0a:	b15b      	cbz	r3, 800cc24 <__smakebuf_r+0x70>
 800cc0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc10:	4630      	mov	r0, r6
 800cc12:	f000 f849 	bl	800cca8 <_isatty_r>
 800cc16:	b128      	cbz	r0, 800cc24 <__smakebuf_r+0x70>
 800cc18:	89a3      	ldrh	r3, [r4, #12]
 800cc1a:	f023 0303 	bic.w	r3, r3, #3
 800cc1e:	f043 0301 	orr.w	r3, r3, #1
 800cc22:	81a3      	strh	r3, [r4, #12]
 800cc24:	89a3      	ldrh	r3, [r4, #12]
 800cc26:	431d      	orrs	r5, r3
 800cc28:	81a5      	strh	r5, [r4, #12]
 800cc2a:	e7cf      	b.n	800cbcc <__smakebuf_r+0x18>

0800cc2c <memmove>:
 800cc2c:	4288      	cmp	r0, r1
 800cc2e:	b510      	push	{r4, lr}
 800cc30:	eb01 0402 	add.w	r4, r1, r2
 800cc34:	d902      	bls.n	800cc3c <memmove+0x10>
 800cc36:	4284      	cmp	r4, r0
 800cc38:	4623      	mov	r3, r4
 800cc3a:	d807      	bhi.n	800cc4c <memmove+0x20>
 800cc3c:	1e43      	subs	r3, r0, #1
 800cc3e:	42a1      	cmp	r1, r4
 800cc40:	d008      	beq.n	800cc54 <memmove+0x28>
 800cc42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cc46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cc4a:	e7f8      	b.n	800cc3e <memmove+0x12>
 800cc4c:	4402      	add	r2, r0
 800cc4e:	4601      	mov	r1, r0
 800cc50:	428a      	cmp	r2, r1
 800cc52:	d100      	bne.n	800cc56 <memmove+0x2a>
 800cc54:	bd10      	pop	{r4, pc}
 800cc56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cc5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cc5e:	e7f7      	b.n	800cc50 <memmove+0x24>

0800cc60 <strncmp>:
 800cc60:	b510      	push	{r4, lr}
 800cc62:	b16a      	cbz	r2, 800cc80 <strncmp+0x20>
 800cc64:	3901      	subs	r1, #1
 800cc66:	1884      	adds	r4, r0, r2
 800cc68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cc70:	429a      	cmp	r2, r3
 800cc72:	d103      	bne.n	800cc7c <strncmp+0x1c>
 800cc74:	42a0      	cmp	r0, r4
 800cc76:	d001      	beq.n	800cc7c <strncmp+0x1c>
 800cc78:	2a00      	cmp	r2, #0
 800cc7a:	d1f5      	bne.n	800cc68 <strncmp+0x8>
 800cc7c:	1ad0      	subs	r0, r2, r3
 800cc7e:	bd10      	pop	{r4, pc}
 800cc80:	4610      	mov	r0, r2
 800cc82:	e7fc      	b.n	800cc7e <strncmp+0x1e>

0800cc84 <_fstat_r>:
 800cc84:	b538      	push	{r3, r4, r5, lr}
 800cc86:	4d07      	ldr	r5, [pc, #28]	@ (800cca4 <_fstat_r+0x20>)
 800cc88:	2300      	movs	r3, #0
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	4608      	mov	r0, r1
 800cc8e:	4611      	mov	r1, r2
 800cc90:	602b      	str	r3, [r5, #0]
 800cc92:	f7f4 fe8b 	bl	80019ac <_fstat>
 800cc96:	1c43      	adds	r3, r0, #1
 800cc98:	d102      	bne.n	800cca0 <_fstat_r+0x1c>
 800cc9a:	682b      	ldr	r3, [r5, #0]
 800cc9c:	b103      	cbz	r3, 800cca0 <_fstat_r+0x1c>
 800cc9e:	6023      	str	r3, [r4, #0]
 800cca0:	bd38      	pop	{r3, r4, r5, pc}
 800cca2:	bf00      	nop
 800cca4:	20001040 	.word	0x20001040

0800cca8 <_isatty_r>:
 800cca8:	b538      	push	{r3, r4, r5, lr}
 800ccaa:	4d06      	ldr	r5, [pc, #24]	@ (800ccc4 <_isatty_r+0x1c>)
 800ccac:	2300      	movs	r3, #0
 800ccae:	4604      	mov	r4, r0
 800ccb0:	4608      	mov	r0, r1
 800ccb2:	602b      	str	r3, [r5, #0]
 800ccb4:	f7f4 fe8a 	bl	80019cc <_isatty>
 800ccb8:	1c43      	adds	r3, r0, #1
 800ccba:	d102      	bne.n	800ccc2 <_isatty_r+0x1a>
 800ccbc:	682b      	ldr	r3, [r5, #0]
 800ccbe:	b103      	cbz	r3, 800ccc2 <_isatty_r+0x1a>
 800ccc0:	6023      	str	r3, [r4, #0]
 800ccc2:	bd38      	pop	{r3, r4, r5, pc}
 800ccc4:	20001040 	.word	0x20001040

0800ccc8 <_sbrk_r>:
 800ccc8:	b538      	push	{r3, r4, r5, lr}
 800ccca:	4d06      	ldr	r5, [pc, #24]	@ (800cce4 <_sbrk_r+0x1c>)
 800cccc:	2300      	movs	r3, #0
 800ccce:	4604      	mov	r4, r0
 800ccd0:	4608      	mov	r0, r1
 800ccd2:	602b      	str	r3, [r5, #0]
 800ccd4:	f7f4 fe92 	bl	80019fc <_sbrk>
 800ccd8:	1c43      	adds	r3, r0, #1
 800ccda:	d102      	bne.n	800cce2 <_sbrk_r+0x1a>
 800ccdc:	682b      	ldr	r3, [r5, #0]
 800ccde:	b103      	cbz	r3, 800cce2 <_sbrk_r+0x1a>
 800cce0:	6023      	str	r3, [r4, #0]
 800cce2:	bd38      	pop	{r3, r4, r5, pc}
 800cce4:	20001040 	.word	0x20001040

0800cce8 <nan>:
 800cce8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ccf0 <nan+0x8>
 800ccec:	4770      	bx	lr
 800ccee:	bf00      	nop
 800ccf0:	00000000 	.word	0x00000000
 800ccf4:	7ff80000 	.word	0x7ff80000

0800ccf8 <__assert_func>:
 800ccf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ccfa:	4614      	mov	r4, r2
 800ccfc:	461a      	mov	r2, r3
 800ccfe:	4b09      	ldr	r3, [pc, #36]	@ (800cd24 <__assert_func+0x2c>)
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	4605      	mov	r5, r0
 800cd04:	68d8      	ldr	r0, [r3, #12]
 800cd06:	b954      	cbnz	r4, 800cd1e <__assert_func+0x26>
 800cd08:	4b07      	ldr	r3, [pc, #28]	@ (800cd28 <__assert_func+0x30>)
 800cd0a:	461c      	mov	r4, r3
 800cd0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd10:	9100      	str	r1, [sp, #0]
 800cd12:	462b      	mov	r3, r5
 800cd14:	4905      	ldr	r1, [pc, #20]	@ (800cd2c <__assert_func+0x34>)
 800cd16:	f000 fba7 	bl	800d468 <fiprintf>
 800cd1a:	f000 fbb7 	bl	800d48c <abort>
 800cd1e:	4b04      	ldr	r3, [pc, #16]	@ (800cd30 <__assert_func+0x38>)
 800cd20:	e7f4      	b.n	800cd0c <__assert_func+0x14>
 800cd22:	bf00      	nop
 800cd24:	20000018 	.word	0x20000018
 800cd28:	0800dddd 	.word	0x0800dddd
 800cd2c:	0800ddaf 	.word	0x0800ddaf
 800cd30:	0800dda2 	.word	0x0800dda2

0800cd34 <_calloc_r>:
 800cd34:	b570      	push	{r4, r5, r6, lr}
 800cd36:	fba1 5402 	umull	r5, r4, r1, r2
 800cd3a:	b93c      	cbnz	r4, 800cd4c <_calloc_r+0x18>
 800cd3c:	4629      	mov	r1, r5
 800cd3e:	f7fe f80b 	bl	800ad58 <_malloc_r>
 800cd42:	4606      	mov	r6, r0
 800cd44:	b928      	cbnz	r0, 800cd52 <_calloc_r+0x1e>
 800cd46:	2600      	movs	r6, #0
 800cd48:	4630      	mov	r0, r6
 800cd4a:	bd70      	pop	{r4, r5, r6, pc}
 800cd4c:	220c      	movs	r2, #12
 800cd4e:	6002      	str	r2, [r0, #0]
 800cd50:	e7f9      	b.n	800cd46 <_calloc_r+0x12>
 800cd52:	462a      	mov	r2, r5
 800cd54:	4621      	mov	r1, r4
 800cd56:	f7fd f8a9 	bl	8009eac <memset>
 800cd5a:	e7f5      	b.n	800cd48 <_calloc_r+0x14>

0800cd5c <rshift>:
 800cd5c:	6903      	ldr	r3, [r0, #16]
 800cd5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cd62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd66:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cd6a:	f100 0414 	add.w	r4, r0, #20
 800cd6e:	dd45      	ble.n	800cdfc <rshift+0xa0>
 800cd70:	f011 011f 	ands.w	r1, r1, #31
 800cd74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cd78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cd7c:	d10c      	bne.n	800cd98 <rshift+0x3c>
 800cd7e:	f100 0710 	add.w	r7, r0, #16
 800cd82:	4629      	mov	r1, r5
 800cd84:	42b1      	cmp	r1, r6
 800cd86:	d334      	bcc.n	800cdf2 <rshift+0x96>
 800cd88:	1a9b      	subs	r3, r3, r2
 800cd8a:	009b      	lsls	r3, r3, #2
 800cd8c:	1eea      	subs	r2, r5, #3
 800cd8e:	4296      	cmp	r6, r2
 800cd90:	bf38      	it	cc
 800cd92:	2300      	movcc	r3, #0
 800cd94:	4423      	add	r3, r4
 800cd96:	e015      	b.n	800cdc4 <rshift+0x68>
 800cd98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cd9c:	f1c1 0820 	rsb	r8, r1, #32
 800cda0:	40cf      	lsrs	r7, r1
 800cda2:	f105 0e04 	add.w	lr, r5, #4
 800cda6:	46a1      	mov	r9, r4
 800cda8:	4576      	cmp	r6, lr
 800cdaa:	46f4      	mov	ip, lr
 800cdac:	d815      	bhi.n	800cdda <rshift+0x7e>
 800cdae:	1a9a      	subs	r2, r3, r2
 800cdb0:	0092      	lsls	r2, r2, #2
 800cdb2:	3a04      	subs	r2, #4
 800cdb4:	3501      	adds	r5, #1
 800cdb6:	42ae      	cmp	r6, r5
 800cdb8:	bf38      	it	cc
 800cdba:	2200      	movcc	r2, #0
 800cdbc:	18a3      	adds	r3, r4, r2
 800cdbe:	50a7      	str	r7, [r4, r2]
 800cdc0:	b107      	cbz	r7, 800cdc4 <rshift+0x68>
 800cdc2:	3304      	adds	r3, #4
 800cdc4:	1b1a      	subs	r2, r3, r4
 800cdc6:	42a3      	cmp	r3, r4
 800cdc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cdcc:	bf08      	it	eq
 800cdce:	2300      	moveq	r3, #0
 800cdd0:	6102      	str	r2, [r0, #16]
 800cdd2:	bf08      	it	eq
 800cdd4:	6143      	streq	r3, [r0, #20]
 800cdd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdda:	f8dc c000 	ldr.w	ip, [ip]
 800cdde:	fa0c fc08 	lsl.w	ip, ip, r8
 800cde2:	ea4c 0707 	orr.w	r7, ip, r7
 800cde6:	f849 7b04 	str.w	r7, [r9], #4
 800cdea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cdee:	40cf      	lsrs	r7, r1
 800cdf0:	e7da      	b.n	800cda8 <rshift+0x4c>
 800cdf2:	f851 cb04 	ldr.w	ip, [r1], #4
 800cdf6:	f847 cf04 	str.w	ip, [r7, #4]!
 800cdfa:	e7c3      	b.n	800cd84 <rshift+0x28>
 800cdfc:	4623      	mov	r3, r4
 800cdfe:	e7e1      	b.n	800cdc4 <rshift+0x68>

0800ce00 <__hexdig_fun>:
 800ce00:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ce04:	2b09      	cmp	r3, #9
 800ce06:	d802      	bhi.n	800ce0e <__hexdig_fun+0xe>
 800ce08:	3820      	subs	r0, #32
 800ce0a:	b2c0      	uxtb	r0, r0
 800ce0c:	4770      	bx	lr
 800ce0e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ce12:	2b05      	cmp	r3, #5
 800ce14:	d801      	bhi.n	800ce1a <__hexdig_fun+0x1a>
 800ce16:	3847      	subs	r0, #71	@ 0x47
 800ce18:	e7f7      	b.n	800ce0a <__hexdig_fun+0xa>
 800ce1a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ce1e:	2b05      	cmp	r3, #5
 800ce20:	d801      	bhi.n	800ce26 <__hexdig_fun+0x26>
 800ce22:	3827      	subs	r0, #39	@ 0x27
 800ce24:	e7f1      	b.n	800ce0a <__hexdig_fun+0xa>
 800ce26:	2000      	movs	r0, #0
 800ce28:	4770      	bx	lr
	...

0800ce2c <__gethex>:
 800ce2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce30:	b085      	sub	sp, #20
 800ce32:	468a      	mov	sl, r1
 800ce34:	9302      	str	r3, [sp, #8]
 800ce36:	680b      	ldr	r3, [r1, #0]
 800ce38:	9001      	str	r0, [sp, #4]
 800ce3a:	4690      	mov	r8, r2
 800ce3c:	1c9c      	adds	r4, r3, #2
 800ce3e:	46a1      	mov	r9, r4
 800ce40:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ce44:	2830      	cmp	r0, #48	@ 0x30
 800ce46:	d0fa      	beq.n	800ce3e <__gethex+0x12>
 800ce48:	eba9 0303 	sub.w	r3, r9, r3
 800ce4c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ce50:	f7ff ffd6 	bl	800ce00 <__hexdig_fun>
 800ce54:	4605      	mov	r5, r0
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d168      	bne.n	800cf2c <__gethex+0x100>
 800ce5a:	49a0      	ldr	r1, [pc, #640]	@ (800d0dc <__gethex+0x2b0>)
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	4648      	mov	r0, r9
 800ce60:	f7ff fefe 	bl	800cc60 <strncmp>
 800ce64:	4607      	mov	r7, r0
 800ce66:	2800      	cmp	r0, #0
 800ce68:	d167      	bne.n	800cf3a <__gethex+0x10e>
 800ce6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ce6e:	4626      	mov	r6, r4
 800ce70:	f7ff ffc6 	bl	800ce00 <__hexdig_fun>
 800ce74:	2800      	cmp	r0, #0
 800ce76:	d062      	beq.n	800cf3e <__gethex+0x112>
 800ce78:	4623      	mov	r3, r4
 800ce7a:	7818      	ldrb	r0, [r3, #0]
 800ce7c:	2830      	cmp	r0, #48	@ 0x30
 800ce7e:	4699      	mov	r9, r3
 800ce80:	f103 0301 	add.w	r3, r3, #1
 800ce84:	d0f9      	beq.n	800ce7a <__gethex+0x4e>
 800ce86:	f7ff ffbb 	bl	800ce00 <__hexdig_fun>
 800ce8a:	fab0 f580 	clz	r5, r0
 800ce8e:	096d      	lsrs	r5, r5, #5
 800ce90:	f04f 0b01 	mov.w	fp, #1
 800ce94:	464a      	mov	r2, r9
 800ce96:	4616      	mov	r6, r2
 800ce98:	3201      	adds	r2, #1
 800ce9a:	7830      	ldrb	r0, [r6, #0]
 800ce9c:	f7ff ffb0 	bl	800ce00 <__hexdig_fun>
 800cea0:	2800      	cmp	r0, #0
 800cea2:	d1f8      	bne.n	800ce96 <__gethex+0x6a>
 800cea4:	498d      	ldr	r1, [pc, #564]	@ (800d0dc <__gethex+0x2b0>)
 800cea6:	2201      	movs	r2, #1
 800cea8:	4630      	mov	r0, r6
 800ceaa:	f7ff fed9 	bl	800cc60 <strncmp>
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d13f      	bne.n	800cf32 <__gethex+0x106>
 800ceb2:	b944      	cbnz	r4, 800cec6 <__gethex+0x9a>
 800ceb4:	1c74      	adds	r4, r6, #1
 800ceb6:	4622      	mov	r2, r4
 800ceb8:	4616      	mov	r6, r2
 800ceba:	3201      	adds	r2, #1
 800cebc:	7830      	ldrb	r0, [r6, #0]
 800cebe:	f7ff ff9f 	bl	800ce00 <__hexdig_fun>
 800cec2:	2800      	cmp	r0, #0
 800cec4:	d1f8      	bne.n	800ceb8 <__gethex+0x8c>
 800cec6:	1ba4      	subs	r4, r4, r6
 800cec8:	00a7      	lsls	r7, r4, #2
 800ceca:	7833      	ldrb	r3, [r6, #0]
 800cecc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ced0:	2b50      	cmp	r3, #80	@ 0x50
 800ced2:	d13e      	bne.n	800cf52 <__gethex+0x126>
 800ced4:	7873      	ldrb	r3, [r6, #1]
 800ced6:	2b2b      	cmp	r3, #43	@ 0x2b
 800ced8:	d033      	beq.n	800cf42 <__gethex+0x116>
 800ceda:	2b2d      	cmp	r3, #45	@ 0x2d
 800cedc:	d034      	beq.n	800cf48 <__gethex+0x11c>
 800cede:	1c71      	adds	r1, r6, #1
 800cee0:	2400      	movs	r4, #0
 800cee2:	7808      	ldrb	r0, [r1, #0]
 800cee4:	f7ff ff8c 	bl	800ce00 <__hexdig_fun>
 800cee8:	1e43      	subs	r3, r0, #1
 800ceea:	b2db      	uxtb	r3, r3
 800ceec:	2b18      	cmp	r3, #24
 800ceee:	d830      	bhi.n	800cf52 <__gethex+0x126>
 800cef0:	f1a0 0210 	sub.w	r2, r0, #16
 800cef4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cef8:	f7ff ff82 	bl	800ce00 <__hexdig_fun>
 800cefc:	f100 3cff 	add.w	ip, r0, #4294967295
 800cf00:	fa5f fc8c 	uxtb.w	ip, ip
 800cf04:	f1bc 0f18 	cmp.w	ip, #24
 800cf08:	f04f 030a 	mov.w	r3, #10
 800cf0c:	d91e      	bls.n	800cf4c <__gethex+0x120>
 800cf0e:	b104      	cbz	r4, 800cf12 <__gethex+0xe6>
 800cf10:	4252      	negs	r2, r2
 800cf12:	4417      	add	r7, r2
 800cf14:	f8ca 1000 	str.w	r1, [sl]
 800cf18:	b1ed      	cbz	r5, 800cf56 <__gethex+0x12a>
 800cf1a:	f1bb 0f00 	cmp.w	fp, #0
 800cf1e:	bf0c      	ite	eq
 800cf20:	2506      	moveq	r5, #6
 800cf22:	2500      	movne	r5, #0
 800cf24:	4628      	mov	r0, r5
 800cf26:	b005      	add	sp, #20
 800cf28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf2c:	2500      	movs	r5, #0
 800cf2e:	462c      	mov	r4, r5
 800cf30:	e7b0      	b.n	800ce94 <__gethex+0x68>
 800cf32:	2c00      	cmp	r4, #0
 800cf34:	d1c7      	bne.n	800cec6 <__gethex+0x9a>
 800cf36:	4627      	mov	r7, r4
 800cf38:	e7c7      	b.n	800ceca <__gethex+0x9e>
 800cf3a:	464e      	mov	r6, r9
 800cf3c:	462f      	mov	r7, r5
 800cf3e:	2501      	movs	r5, #1
 800cf40:	e7c3      	b.n	800ceca <__gethex+0x9e>
 800cf42:	2400      	movs	r4, #0
 800cf44:	1cb1      	adds	r1, r6, #2
 800cf46:	e7cc      	b.n	800cee2 <__gethex+0xb6>
 800cf48:	2401      	movs	r4, #1
 800cf4a:	e7fb      	b.n	800cf44 <__gethex+0x118>
 800cf4c:	fb03 0002 	mla	r0, r3, r2, r0
 800cf50:	e7ce      	b.n	800cef0 <__gethex+0xc4>
 800cf52:	4631      	mov	r1, r6
 800cf54:	e7de      	b.n	800cf14 <__gethex+0xe8>
 800cf56:	eba6 0309 	sub.w	r3, r6, r9
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	4629      	mov	r1, r5
 800cf5e:	2b07      	cmp	r3, #7
 800cf60:	dc0a      	bgt.n	800cf78 <__gethex+0x14c>
 800cf62:	9801      	ldr	r0, [sp, #4]
 800cf64:	f7fd ff84 	bl	800ae70 <_Balloc>
 800cf68:	4604      	mov	r4, r0
 800cf6a:	b940      	cbnz	r0, 800cf7e <__gethex+0x152>
 800cf6c:	4b5c      	ldr	r3, [pc, #368]	@ (800d0e0 <__gethex+0x2b4>)
 800cf6e:	4602      	mov	r2, r0
 800cf70:	21e4      	movs	r1, #228	@ 0xe4
 800cf72:	485c      	ldr	r0, [pc, #368]	@ (800d0e4 <__gethex+0x2b8>)
 800cf74:	f7ff fec0 	bl	800ccf8 <__assert_func>
 800cf78:	3101      	adds	r1, #1
 800cf7a:	105b      	asrs	r3, r3, #1
 800cf7c:	e7ef      	b.n	800cf5e <__gethex+0x132>
 800cf7e:	f100 0a14 	add.w	sl, r0, #20
 800cf82:	2300      	movs	r3, #0
 800cf84:	4655      	mov	r5, sl
 800cf86:	469b      	mov	fp, r3
 800cf88:	45b1      	cmp	r9, r6
 800cf8a:	d337      	bcc.n	800cffc <__gethex+0x1d0>
 800cf8c:	f845 bb04 	str.w	fp, [r5], #4
 800cf90:	eba5 050a 	sub.w	r5, r5, sl
 800cf94:	10ad      	asrs	r5, r5, #2
 800cf96:	6125      	str	r5, [r4, #16]
 800cf98:	4658      	mov	r0, fp
 800cf9a:	f7fe f85b 	bl	800b054 <__hi0bits>
 800cf9e:	016d      	lsls	r5, r5, #5
 800cfa0:	f8d8 6000 	ldr.w	r6, [r8]
 800cfa4:	1a2d      	subs	r5, r5, r0
 800cfa6:	42b5      	cmp	r5, r6
 800cfa8:	dd54      	ble.n	800d054 <__gethex+0x228>
 800cfaa:	1bad      	subs	r5, r5, r6
 800cfac:	4629      	mov	r1, r5
 800cfae:	4620      	mov	r0, r4
 800cfb0:	f7fe fbef 	bl	800b792 <__any_on>
 800cfb4:	4681      	mov	r9, r0
 800cfb6:	b178      	cbz	r0, 800cfd8 <__gethex+0x1ac>
 800cfb8:	1e6b      	subs	r3, r5, #1
 800cfba:	1159      	asrs	r1, r3, #5
 800cfbc:	f003 021f 	and.w	r2, r3, #31
 800cfc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cfc4:	f04f 0901 	mov.w	r9, #1
 800cfc8:	fa09 f202 	lsl.w	r2, r9, r2
 800cfcc:	420a      	tst	r2, r1
 800cfce:	d003      	beq.n	800cfd8 <__gethex+0x1ac>
 800cfd0:	454b      	cmp	r3, r9
 800cfd2:	dc36      	bgt.n	800d042 <__gethex+0x216>
 800cfd4:	f04f 0902 	mov.w	r9, #2
 800cfd8:	4629      	mov	r1, r5
 800cfda:	4620      	mov	r0, r4
 800cfdc:	f7ff febe 	bl	800cd5c <rshift>
 800cfe0:	442f      	add	r7, r5
 800cfe2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cfe6:	42bb      	cmp	r3, r7
 800cfe8:	da42      	bge.n	800d070 <__gethex+0x244>
 800cfea:	9801      	ldr	r0, [sp, #4]
 800cfec:	4621      	mov	r1, r4
 800cfee:	f7fd ff7f 	bl	800aef0 <_Bfree>
 800cff2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cff4:	2300      	movs	r3, #0
 800cff6:	6013      	str	r3, [r2, #0]
 800cff8:	25a3      	movs	r5, #163	@ 0xa3
 800cffa:	e793      	b.n	800cf24 <__gethex+0xf8>
 800cffc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d000:	2a2e      	cmp	r2, #46	@ 0x2e
 800d002:	d012      	beq.n	800d02a <__gethex+0x1fe>
 800d004:	2b20      	cmp	r3, #32
 800d006:	d104      	bne.n	800d012 <__gethex+0x1e6>
 800d008:	f845 bb04 	str.w	fp, [r5], #4
 800d00c:	f04f 0b00 	mov.w	fp, #0
 800d010:	465b      	mov	r3, fp
 800d012:	7830      	ldrb	r0, [r6, #0]
 800d014:	9303      	str	r3, [sp, #12]
 800d016:	f7ff fef3 	bl	800ce00 <__hexdig_fun>
 800d01a:	9b03      	ldr	r3, [sp, #12]
 800d01c:	f000 000f 	and.w	r0, r0, #15
 800d020:	4098      	lsls	r0, r3
 800d022:	ea4b 0b00 	orr.w	fp, fp, r0
 800d026:	3304      	adds	r3, #4
 800d028:	e7ae      	b.n	800cf88 <__gethex+0x15c>
 800d02a:	45b1      	cmp	r9, r6
 800d02c:	d8ea      	bhi.n	800d004 <__gethex+0x1d8>
 800d02e:	492b      	ldr	r1, [pc, #172]	@ (800d0dc <__gethex+0x2b0>)
 800d030:	9303      	str	r3, [sp, #12]
 800d032:	2201      	movs	r2, #1
 800d034:	4630      	mov	r0, r6
 800d036:	f7ff fe13 	bl	800cc60 <strncmp>
 800d03a:	9b03      	ldr	r3, [sp, #12]
 800d03c:	2800      	cmp	r0, #0
 800d03e:	d1e1      	bne.n	800d004 <__gethex+0x1d8>
 800d040:	e7a2      	b.n	800cf88 <__gethex+0x15c>
 800d042:	1ea9      	subs	r1, r5, #2
 800d044:	4620      	mov	r0, r4
 800d046:	f7fe fba4 	bl	800b792 <__any_on>
 800d04a:	2800      	cmp	r0, #0
 800d04c:	d0c2      	beq.n	800cfd4 <__gethex+0x1a8>
 800d04e:	f04f 0903 	mov.w	r9, #3
 800d052:	e7c1      	b.n	800cfd8 <__gethex+0x1ac>
 800d054:	da09      	bge.n	800d06a <__gethex+0x23e>
 800d056:	1b75      	subs	r5, r6, r5
 800d058:	4621      	mov	r1, r4
 800d05a:	9801      	ldr	r0, [sp, #4]
 800d05c:	462a      	mov	r2, r5
 800d05e:	f7fe f95f 	bl	800b320 <__lshift>
 800d062:	1b7f      	subs	r7, r7, r5
 800d064:	4604      	mov	r4, r0
 800d066:	f100 0a14 	add.w	sl, r0, #20
 800d06a:	f04f 0900 	mov.w	r9, #0
 800d06e:	e7b8      	b.n	800cfe2 <__gethex+0x1b6>
 800d070:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d074:	42bd      	cmp	r5, r7
 800d076:	dd6f      	ble.n	800d158 <__gethex+0x32c>
 800d078:	1bed      	subs	r5, r5, r7
 800d07a:	42ae      	cmp	r6, r5
 800d07c:	dc34      	bgt.n	800d0e8 <__gethex+0x2bc>
 800d07e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d082:	2b02      	cmp	r3, #2
 800d084:	d022      	beq.n	800d0cc <__gethex+0x2a0>
 800d086:	2b03      	cmp	r3, #3
 800d088:	d024      	beq.n	800d0d4 <__gethex+0x2a8>
 800d08a:	2b01      	cmp	r3, #1
 800d08c:	d115      	bne.n	800d0ba <__gethex+0x28e>
 800d08e:	42ae      	cmp	r6, r5
 800d090:	d113      	bne.n	800d0ba <__gethex+0x28e>
 800d092:	2e01      	cmp	r6, #1
 800d094:	d10b      	bne.n	800d0ae <__gethex+0x282>
 800d096:	9a02      	ldr	r2, [sp, #8]
 800d098:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d09c:	6013      	str	r3, [r2, #0]
 800d09e:	2301      	movs	r3, #1
 800d0a0:	6123      	str	r3, [r4, #16]
 800d0a2:	f8ca 3000 	str.w	r3, [sl]
 800d0a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0a8:	2562      	movs	r5, #98	@ 0x62
 800d0aa:	601c      	str	r4, [r3, #0]
 800d0ac:	e73a      	b.n	800cf24 <__gethex+0xf8>
 800d0ae:	1e71      	subs	r1, r6, #1
 800d0b0:	4620      	mov	r0, r4
 800d0b2:	f7fe fb6e 	bl	800b792 <__any_on>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	d1ed      	bne.n	800d096 <__gethex+0x26a>
 800d0ba:	9801      	ldr	r0, [sp, #4]
 800d0bc:	4621      	mov	r1, r4
 800d0be:	f7fd ff17 	bl	800aef0 <_Bfree>
 800d0c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	6013      	str	r3, [r2, #0]
 800d0c8:	2550      	movs	r5, #80	@ 0x50
 800d0ca:	e72b      	b.n	800cf24 <__gethex+0xf8>
 800d0cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d1f3      	bne.n	800d0ba <__gethex+0x28e>
 800d0d2:	e7e0      	b.n	800d096 <__gethex+0x26a>
 800d0d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d1dd      	bne.n	800d096 <__gethex+0x26a>
 800d0da:	e7ee      	b.n	800d0ba <__gethex+0x28e>
 800d0dc:	0800dc30 	.word	0x0800dc30
 800d0e0:	0800dac5 	.word	0x0800dac5
 800d0e4:	0800ddde 	.word	0x0800ddde
 800d0e8:	1e6f      	subs	r7, r5, #1
 800d0ea:	f1b9 0f00 	cmp.w	r9, #0
 800d0ee:	d130      	bne.n	800d152 <__gethex+0x326>
 800d0f0:	b127      	cbz	r7, 800d0fc <__gethex+0x2d0>
 800d0f2:	4639      	mov	r1, r7
 800d0f4:	4620      	mov	r0, r4
 800d0f6:	f7fe fb4c 	bl	800b792 <__any_on>
 800d0fa:	4681      	mov	r9, r0
 800d0fc:	117a      	asrs	r2, r7, #5
 800d0fe:	2301      	movs	r3, #1
 800d100:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d104:	f007 071f 	and.w	r7, r7, #31
 800d108:	40bb      	lsls	r3, r7
 800d10a:	4213      	tst	r3, r2
 800d10c:	4629      	mov	r1, r5
 800d10e:	4620      	mov	r0, r4
 800d110:	bf18      	it	ne
 800d112:	f049 0902 	orrne.w	r9, r9, #2
 800d116:	f7ff fe21 	bl	800cd5c <rshift>
 800d11a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d11e:	1b76      	subs	r6, r6, r5
 800d120:	2502      	movs	r5, #2
 800d122:	f1b9 0f00 	cmp.w	r9, #0
 800d126:	d047      	beq.n	800d1b8 <__gethex+0x38c>
 800d128:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d12c:	2b02      	cmp	r3, #2
 800d12e:	d015      	beq.n	800d15c <__gethex+0x330>
 800d130:	2b03      	cmp	r3, #3
 800d132:	d017      	beq.n	800d164 <__gethex+0x338>
 800d134:	2b01      	cmp	r3, #1
 800d136:	d109      	bne.n	800d14c <__gethex+0x320>
 800d138:	f019 0f02 	tst.w	r9, #2
 800d13c:	d006      	beq.n	800d14c <__gethex+0x320>
 800d13e:	f8da 3000 	ldr.w	r3, [sl]
 800d142:	ea49 0903 	orr.w	r9, r9, r3
 800d146:	f019 0f01 	tst.w	r9, #1
 800d14a:	d10e      	bne.n	800d16a <__gethex+0x33e>
 800d14c:	f045 0510 	orr.w	r5, r5, #16
 800d150:	e032      	b.n	800d1b8 <__gethex+0x38c>
 800d152:	f04f 0901 	mov.w	r9, #1
 800d156:	e7d1      	b.n	800d0fc <__gethex+0x2d0>
 800d158:	2501      	movs	r5, #1
 800d15a:	e7e2      	b.n	800d122 <__gethex+0x2f6>
 800d15c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d15e:	f1c3 0301 	rsb	r3, r3, #1
 800d162:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d166:	2b00      	cmp	r3, #0
 800d168:	d0f0      	beq.n	800d14c <__gethex+0x320>
 800d16a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d16e:	f104 0314 	add.w	r3, r4, #20
 800d172:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d176:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d17a:	f04f 0c00 	mov.w	ip, #0
 800d17e:	4618      	mov	r0, r3
 800d180:	f853 2b04 	ldr.w	r2, [r3], #4
 800d184:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d188:	d01b      	beq.n	800d1c2 <__gethex+0x396>
 800d18a:	3201      	adds	r2, #1
 800d18c:	6002      	str	r2, [r0, #0]
 800d18e:	2d02      	cmp	r5, #2
 800d190:	f104 0314 	add.w	r3, r4, #20
 800d194:	d13c      	bne.n	800d210 <__gethex+0x3e4>
 800d196:	f8d8 2000 	ldr.w	r2, [r8]
 800d19a:	3a01      	subs	r2, #1
 800d19c:	42b2      	cmp	r2, r6
 800d19e:	d109      	bne.n	800d1b4 <__gethex+0x388>
 800d1a0:	1171      	asrs	r1, r6, #5
 800d1a2:	2201      	movs	r2, #1
 800d1a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d1a8:	f006 061f 	and.w	r6, r6, #31
 800d1ac:	fa02 f606 	lsl.w	r6, r2, r6
 800d1b0:	421e      	tst	r6, r3
 800d1b2:	d13a      	bne.n	800d22a <__gethex+0x3fe>
 800d1b4:	f045 0520 	orr.w	r5, r5, #32
 800d1b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d1ba:	601c      	str	r4, [r3, #0]
 800d1bc:	9b02      	ldr	r3, [sp, #8]
 800d1be:	601f      	str	r7, [r3, #0]
 800d1c0:	e6b0      	b.n	800cf24 <__gethex+0xf8>
 800d1c2:	4299      	cmp	r1, r3
 800d1c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800d1c8:	d8d9      	bhi.n	800d17e <__gethex+0x352>
 800d1ca:	68a3      	ldr	r3, [r4, #8]
 800d1cc:	459b      	cmp	fp, r3
 800d1ce:	db17      	blt.n	800d200 <__gethex+0x3d4>
 800d1d0:	6861      	ldr	r1, [r4, #4]
 800d1d2:	9801      	ldr	r0, [sp, #4]
 800d1d4:	3101      	adds	r1, #1
 800d1d6:	f7fd fe4b 	bl	800ae70 <_Balloc>
 800d1da:	4681      	mov	r9, r0
 800d1dc:	b918      	cbnz	r0, 800d1e6 <__gethex+0x3ba>
 800d1de:	4b1a      	ldr	r3, [pc, #104]	@ (800d248 <__gethex+0x41c>)
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	2184      	movs	r1, #132	@ 0x84
 800d1e4:	e6c5      	b.n	800cf72 <__gethex+0x146>
 800d1e6:	6922      	ldr	r2, [r4, #16]
 800d1e8:	3202      	adds	r2, #2
 800d1ea:	f104 010c 	add.w	r1, r4, #12
 800d1ee:	0092      	lsls	r2, r2, #2
 800d1f0:	300c      	adds	r0, #12
 800d1f2:	f7fc feda 	bl	8009faa <memcpy>
 800d1f6:	4621      	mov	r1, r4
 800d1f8:	9801      	ldr	r0, [sp, #4]
 800d1fa:	f7fd fe79 	bl	800aef0 <_Bfree>
 800d1fe:	464c      	mov	r4, r9
 800d200:	6923      	ldr	r3, [r4, #16]
 800d202:	1c5a      	adds	r2, r3, #1
 800d204:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d208:	6122      	str	r2, [r4, #16]
 800d20a:	2201      	movs	r2, #1
 800d20c:	615a      	str	r2, [r3, #20]
 800d20e:	e7be      	b.n	800d18e <__gethex+0x362>
 800d210:	6922      	ldr	r2, [r4, #16]
 800d212:	455a      	cmp	r2, fp
 800d214:	dd0b      	ble.n	800d22e <__gethex+0x402>
 800d216:	2101      	movs	r1, #1
 800d218:	4620      	mov	r0, r4
 800d21a:	f7ff fd9f 	bl	800cd5c <rshift>
 800d21e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d222:	3701      	adds	r7, #1
 800d224:	42bb      	cmp	r3, r7
 800d226:	f6ff aee0 	blt.w	800cfea <__gethex+0x1be>
 800d22a:	2501      	movs	r5, #1
 800d22c:	e7c2      	b.n	800d1b4 <__gethex+0x388>
 800d22e:	f016 061f 	ands.w	r6, r6, #31
 800d232:	d0fa      	beq.n	800d22a <__gethex+0x3fe>
 800d234:	4453      	add	r3, sl
 800d236:	f1c6 0620 	rsb	r6, r6, #32
 800d23a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d23e:	f7fd ff09 	bl	800b054 <__hi0bits>
 800d242:	42b0      	cmp	r0, r6
 800d244:	dbe7      	blt.n	800d216 <__gethex+0x3ea>
 800d246:	e7f0      	b.n	800d22a <__gethex+0x3fe>
 800d248:	0800dac5 	.word	0x0800dac5

0800d24c <L_shift>:
 800d24c:	f1c2 0208 	rsb	r2, r2, #8
 800d250:	0092      	lsls	r2, r2, #2
 800d252:	b570      	push	{r4, r5, r6, lr}
 800d254:	f1c2 0620 	rsb	r6, r2, #32
 800d258:	6843      	ldr	r3, [r0, #4]
 800d25a:	6804      	ldr	r4, [r0, #0]
 800d25c:	fa03 f506 	lsl.w	r5, r3, r6
 800d260:	432c      	orrs	r4, r5
 800d262:	40d3      	lsrs	r3, r2
 800d264:	6004      	str	r4, [r0, #0]
 800d266:	f840 3f04 	str.w	r3, [r0, #4]!
 800d26a:	4288      	cmp	r0, r1
 800d26c:	d3f4      	bcc.n	800d258 <L_shift+0xc>
 800d26e:	bd70      	pop	{r4, r5, r6, pc}

0800d270 <__match>:
 800d270:	b530      	push	{r4, r5, lr}
 800d272:	6803      	ldr	r3, [r0, #0]
 800d274:	3301      	adds	r3, #1
 800d276:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d27a:	b914      	cbnz	r4, 800d282 <__match+0x12>
 800d27c:	6003      	str	r3, [r0, #0]
 800d27e:	2001      	movs	r0, #1
 800d280:	bd30      	pop	{r4, r5, pc}
 800d282:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d286:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d28a:	2d19      	cmp	r5, #25
 800d28c:	bf98      	it	ls
 800d28e:	3220      	addls	r2, #32
 800d290:	42a2      	cmp	r2, r4
 800d292:	d0f0      	beq.n	800d276 <__match+0x6>
 800d294:	2000      	movs	r0, #0
 800d296:	e7f3      	b.n	800d280 <__match+0x10>

0800d298 <__hexnan>:
 800d298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d29c:	680b      	ldr	r3, [r1, #0]
 800d29e:	6801      	ldr	r1, [r0, #0]
 800d2a0:	115e      	asrs	r6, r3, #5
 800d2a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d2a6:	f013 031f 	ands.w	r3, r3, #31
 800d2aa:	b087      	sub	sp, #28
 800d2ac:	bf18      	it	ne
 800d2ae:	3604      	addne	r6, #4
 800d2b0:	2500      	movs	r5, #0
 800d2b2:	1f37      	subs	r7, r6, #4
 800d2b4:	4682      	mov	sl, r0
 800d2b6:	4690      	mov	r8, r2
 800d2b8:	9301      	str	r3, [sp, #4]
 800d2ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800d2be:	46b9      	mov	r9, r7
 800d2c0:	463c      	mov	r4, r7
 800d2c2:	9502      	str	r5, [sp, #8]
 800d2c4:	46ab      	mov	fp, r5
 800d2c6:	784a      	ldrb	r2, [r1, #1]
 800d2c8:	1c4b      	adds	r3, r1, #1
 800d2ca:	9303      	str	r3, [sp, #12]
 800d2cc:	b342      	cbz	r2, 800d320 <__hexnan+0x88>
 800d2ce:	4610      	mov	r0, r2
 800d2d0:	9105      	str	r1, [sp, #20]
 800d2d2:	9204      	str	r2, [sp, #16]
 800d2d4:	f7ff fd94 	bl	800ce00 <__hexdig_fun>
 800d2d8:	2800      	cmp	r0, #0
 800d2da:	d151      	bne.n	800d380 <__hexnan+0xe8>
 800d2dc:	9a04      	ldr	r2, [sp, #16]
 800d2de:	9905      	ldr	r1, [sp, #20]
 800d2e0:	2a20      	cmp	r2, #32
 800d2e2:	d818      	bhi.n	800d316 <__hexnan+0x7e>
 800d2e4:	9b02      	ldr	r3, [sp, #8]
 800d2e6:	459b      	cmp	fp, r3
 800d2e8:	dd13      	ble.n	800d312 <__hexnan+0x7a>
 800d2ea:	454c      	cmp	r4, r9
 800d2ec:	d206      	bcs.n	800d2fc <__hexnan+0x64>
 800d2ee:	2d07      	cmp	r5, #7
 800d2f0:	dc04      	bgt.n	800d2fc <__hexnan+0x64>
 800d2f2:	462a      	mov	r2, r5
 800d2f4:	4649      	mov	r1, r9
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	f7ff ffa8 	bl	800d24c <L_shift>
 800d2fc:	4544      	cmp	r4, r8
 800d2fe:	d952      	bls.n	800d3a6 <__hexnan+0x10e>
 800d300:	2300      	movs	r3, #0
 800d302:	f1a4 0904 	sub.w	r9, r4, #4
 800d306:	f844 3c04 	str.w	r3, [r4, #-4]
 800d30a:	f8cd b008 	str.w	fp, [sp, #8]
 800d30e:	464c      	mov	r4, r9
 800d310:	461d      	mov	r5, r3
 800d312:	9903      	ldr	r1, [sp, #12]
 800d314:	e7d7      	b.n	800d2c6 <__hexnan+0x2e>
 800d316:	2a29      	cmp	r2, #41	@ 0x29
 800d318:	d157      	bne.n	800d3ca <__hexnan+0x132>
 800d31a:	3102      	adds	r1, #2
 800d31c:	f8ca 1000 	str.w	r1, [sl]
 800d320:	f1bb 0f00 	cmp.w	fp, #0
 800d324:	d051      	beq.n	800d3ca <__hexnan+0x132>
 800d326:	454c      	cmp	r4, r9
 800d328:	d206      	bcs.n	800d338 <__hexnan+0xa0>
 800d32a:	2d07      	cmp	r5, #7
 800d32c:	dc04      	bgt.n	800d338 <__hexnan+0xa0>
 800d32e:	462a      	mov	r2, r5
 800d330:	4649      	mov	r1, r9
 800d332:	4620      	mov	r0, r4
 800d334:	f7ff ff8a 	bl	800d24c <L_shift>
 800d338:	4544      	cmp	r4, r8
 800d33a:	d936      	bls.n	800d3aa <__hexnan+0x112>
 800d33c:	f1a8 0204 	sub.w	r2, r8, #4
 800d340:	4623      	mov	r3, r4
 800d342:	f853 1b04 	ldr.w	r1, [r3], #4
 800d346:	f842 1f04 	str.w	r1, [r2, #4]!
 800d34a:	429f      	cmp	r7, r3
 800d34c:	d2f9      	bcs.n	800d342 <__hexnan+0xaa>
 800d34e:	1b3b      	subs	r3, r7, r4
 800d350:	f023 0303 	bic.w	r3, r3, #3
 800d354:	3304      	adds	r3, #4
 800d356:	3401      	adds	r4, #1
 800d358:	3e03      	subs	r6, #3
 800d35a:	42b4      	cmp	r4, r6
 800d35c:	bf88      	it	hi
 800d35e:	2304      	movhi	r3, #4
 800d360:	4443      	add	r3, r8
 800d362:	2200      	movs	r2, #0
 800d364:	f843 2b04 	str.w	r2, [r3], #4
 800d368:	429f      	cmp	r7, r3
 800d36a:	d2fb      	bcs.n	800d364 <__hexnan+0xcc>
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	b91b      	cbnz	r3, 800d378 <__hexnan+0xe0>
 800d370:	4547      	cmp	r7, r8
 800d372:	d128      	bne.n	800d3c6 <__hexnan+0x12e>
 800d374:	2301      	movs	r3, #1
 800d376:	603b      	str	r3, [r7, #0]
 800d378:	2005      	movs	r0, #5
 800d37a:	b007      	add	sp, #28
 800d37c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d380:	3501      	adds	r5, #1
 800d382:	2d08      	cmp	r5, #8
 800d384:	f10b 0b01 	add.w	fp, fp, #1
 800d388:	dd06      	ble.n	800d398 <__hexnan+0x100>
 800d38a:	4544      	cmp	r4, r8
 800d38c:	d9c1      	bls.n	800d312 <__hexnan+0x7a>
 800d38e:	2300      	movs	r3, #0
 800d390:	f844 3c04 	str.w	r3, [r4, #-4]
 800d394:	2501      	movs	r5, #1
 800d396:	3c04      	subs	r4, #4
 800d398:	6822      	ldr	r2, [r4, #0]
 800d39a:	f000 000f 	and.w	r0, r0, #15
 800d39e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d3a2:	6020      	str	r0, [r4, #0]
 800d3a4:	e7b5      	b.n	800d312 <__hexnan+0x7a>
 800d3a6:	2508      	movs	r5, #8
 800d3a8:	e7b3      	b.n	800d312 <__hexnan+0x7a>
 800d3aa:	9b01      	ldr	r3, [sp, #4]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d0dd      	beq.n	800d36c <__hexnan+0xd4>
 800d3b0:	f1c3 0320 	rsb	r3, r3, #32
 800d3b4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3b8:	40da      	lsrs	r2, r3
 800d3ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d3be:	4013      	ands	r3, r2
 800d3c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800d3c4:	e7d2      	b.n	800d36c <__hexnan+0xd4>
 800d3c6:	3f04      	subs	r7, #4
 800d3c8:	e7d0      	b.n	800d36c <__hexnan+0xd4>
 800d3ca:	2004      	movs	r0, #4
 800d3cc:	e7d5      	b.n	800d37a <__hexnan+0xe2>

0800d3ce <__ascii_mbtowc>:
 800d3ce:	b082      	sub	sp, #8
 800d3d0:	b901      	cbnz	r1, 800d3d4 <__ascii_mbtowc+0x6>
 800d3d2:	a901      	add	r1, sp, #4
 800d3d4:	b142      	cbz	r2, 800d3e8 <__ascii_mbtowc+0x1a>
 800d3d6:	b14b      	cbz	r3, 800d3ec <__ascii_mbtowc+0x1e>
 800d3d8:	7813      	ldrb	r3, [r2, #0]
 800d3da:	600b      	str	r3, [r1, #0]
 800d3dc:	7812      	ldrb	r2, [r2, #0]
 800d3de:	1e10      	subs	r0, r2, #0
 800d3e0:	bf18      	it	ne
 800d3e2:	2001      	movne	r0, #1
 800d3e4:	b002      	add	sp, #8
 800d3e6:	4770      	bx	lr
 800d3e8:	4610      	mov	r0, r2
 800d3ea:	e7fb      	b.n	800d3e4 <__ascii_mbtowc+0x16>
 800d3ec:	f06f 0001 	mvn.w	r0, #1
 800d3f0:	e7f8      	b.n	800d3e4 <__ascii_mbtowc+0x16>

0800d3f2 <_realloc_r>:
 800d3f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3f6:	4680      	mov	r8, r0
 800d3f8:	4615      	mov	r5, r2
 800d3fa:	460c      	mov	r4, r1
 800d3fc:	b921      	cbnz	r1, 800d408 <_realloc_r+0x16>
 800d3fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d402:	4611      	mov	r1, r2
 800d404:	f7fd bca8 	b.w	800ad58 <_malloc_r>
 800d408:	b92a      	cbnz	r2, 800d416 <_realloc_r+0x24>
 800d40a:	f7fd fc31 	bl	800ac70 <_free_r>
 800d40e:	2400      	movs	r4, #0
 800d410:	4620      	mov	r0, r4
 800d412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d416:	f000 f840 	bl	800d49a <_malloc_usable_size_r>
 800d41a:	4285      	cmp	r5, r0
 800d41c:	4606      	mov	r6, r0
 800d41e:	d802      	bhi.n	800d426 <_realloc_r+0x34>
 800d420:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d424:	d8f4      	bhi.n	800d410 <_realloc_r+0x1e>
 800d426:	4629      	mov	r1, r5
 800d428:	4640      	mov	r0, r8
 800d42a:	f7fd fc95 	bl	800ad58 <_malloc_r>
 800d42e:	4607      	mov	r7, r0
 800d430:	2800      	cmp	r0, #0
 800d432:	d0ec      	beq.n	800d40e <_realloc_r+0x1c>
 800d434:	42b5      	cmp	r5, r6
 800d436:	462a      	mov	r2, r5
 800d438:	4621      	mov	r1, r4
 800d43a:	bf28      	it	cs
 800d43c:	4632      	movcs	r2, r6
 800d43e:	f7fc fdb4 	bl	8009faa <memcpy>
 800d442:	4621      	mov	r1, r4
 800d444:	4640      	mov	r0, r8
 800d446:	f7fd fc13 	bl	800ac70 <_free_r>
 800d44a:	463c      	mov	r4, r7
 800d44c:	e7e0      	b.n	800d410 <_realloc_r+0x1e>

0800d44e <__ascii_wctomb>:
 800d44e:	4603      	mov	r3, r0
 800d450:	4608      	mov	r0, r1
 800d452:	b141      	cbz	r1, 800d466 <__ascii_wctomb+0x18>
 800d454:	2aff      	cmp	r2, #255	@ 0xff
 800d456:	d904      	bls.n	800d462 <__ascii_wctomb+0x14>
 800d458:	228a      	movs	r2, #138	@ 0x8a
 800d45a:	601a      	str	r2, [r3, #0]
 800d45c:	f04f 30ff 	mov.w	r0, #4294967295
 800d460:	4770      	bx	lr
 800d462:	700a      	strb	r2, [r1, #0]
 800d464:	2001      	movs	r0, #1
 800d466:	4770      	bx	lr

0800d468 <fiprintf>:
 800d468:	b40e      	push	{r1, r2, r3}
 800d46a:	b503      	push	{r0, r1, lr}
 800d46c:	4601      	mov	r1, r0
 800d46e:	ab03      	add	r3, sp, #12
 800d470:	4805      	ldr	r0, [pc, #20]	@ (800d488 <fiprintf+0x20>)
 800d472:	f853 2b04 	ldr.w	r2, [r3], #4
 800d476:	6800      	ldr	r0, [r0, #0]
 800d478:	9301      	str	r3, [sp, #4]
 800d47a:	f7ff f9b1 	bl	800c7e0 <_vfiprintf_r>
 800d47e:	b002      	add	sp, #8
 800d480:	f85d eb04 	ldr.w	lr, [sp], #4
 800d484:	b003      	add	sp, #12
 800d486:	4770      	bx	lr
 800d488:	20000018 	.word	0x20000018

0800d48c <abort>:
 800d48c:	b508      	push	{r3, lr}
 800d48e:	2006      	movs	r0, #6
 800d490:	f000 f834 	bl	800d4fc <raise>
 800d494:	2001      	movs	r0, #1
 800d496:	f7f4 fa39 	bl	800190c <_exit>

0800d49a <_malloc_usable_size_r>:
 800d49a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d49e:	1f18      	subs	r0, r3, #4
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	bfbc      	itt	lt
 800d4a4:	580b      	ldrlt	r3, [r1, r0]
 800d4a6:	18c0      	addlt	r0, r0, r3
 800d4a8:	4770      	bx	lr

0800d4aa <_raise_r>:
 800d4aa:	291f      	cmp	r1, #31
 800d4ac:	b538      	push	{r3, r4, r5, lr}
 800d4ae:	4605      	mov	r5, r0
 800d4b0:	460c      	mov	r4, r1
 800d4b2:	d904      	bls.n	800d4be <_raise_r+0x14>
 800d4b4:	2316      	movs	r3, #22
 800d4b6:	6003      	str	r3, [r0, #0]
 800d4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d4bc:	bd38      	pop	{r3, r4, r5, pc}
 800d4be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d4c0:	b112      	cbz	r2, 800d4c8 <_raise_r+0x1e>
 800d4c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4c6:	b94b      	cbnz	r3, 800d4dc <_raise_r+0x32>
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	f000 f831 	bl	800d530 <_getpid_r>
 800d4ce:	4622      	mov	r2, r4
 800d4d0:	4601      	mov	r1, r0
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4d8:	f000 b818 	b.w	800d50c <_kill_r>
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d00a      	beq.n	800d4f6 <_raise_r+0x4c>
 800d4e0:	1c59      	adds	r1, r3, #1
 800d4e2:	d103      	bne.n	800d4ec <_raise_r+0x42>
 800d4e4:	2316      	movs	r3, #22
 800d4e6:	6003      	str	r3, [r0, #0]
 800d4e8:	2001      	movs	r0, #1
 800d4ea:	e7e7      	b.n	800d4bc <_raise_r+0x12>
 800d4ec:	2100      	movs	r1, #0
 800d4ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d4f2:	4620      	mov	r0, r4
 800d4f4:	4798      	blx	r3
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	e7e0      	b.n	800d4bc <_raise_r+0x12>
	...

0800d4fc <raise>:
 800d4fc:	4b02      	ldr	r3, [pc, #8]	@ (800d508 <raise+0xc>)
 800d4fe:	4601      	mov	r1, r0
 800d500:	6818      	ldr	r0, [r3, #0]
 800d502:	f7ff bfd2 	b.w	800d4aa <_raise_r>
 800d506:	bf00      	nop
 800d508:	20000018 	.word	0x20000018

0800d50c <_kill_r>:
 800d50c:	b538      	push	{r3, r4, r5, lr}
 800d50e:	4d07      	ldr	r5, [pc, #28]	@ (800d52c <_kill_r+0x20>)
 800d510:	2300      	movs	r3, #0
 800d512:	4604      	mov	r4, r0
 800d514:	4608      	mov	r0, r1
 800d516:	4611      	mov	r1, r2
 800d518:	602b      	str	r3, [r5, #0]
 800d51a:	f7f4 f9e7 	bl	80018ec <_kill>
 800d51e:	1c43      	adds	r3, r0, #1
 800d520:	d102      	bne.n	800d528 <_kill_r+0x1c>
 800d522:	682b      	ldr	r3, [r5, #0]
 800d524:	b103      	cbz	r3, 800d528 <_kill_r+0x1c>
 800d526:	6023      	str	r3, [r4, #0]
 800d528:	bd38      	pop	{r3, r4, r5, pc}
 800d52a:	bf00      	nop
 800d52c:	20001040 	.word	0x20001040

0800d530 <_getpid_r>:
 800d530:	f7f4 b9d4 	b.w	80018dc <_getpid>
 800d534:	0000      	movs	r0, r0
	...

0800d538 <atan>:
 800d538:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d53c:	ec55 4b10 	vmov	r4, r5, d0
 800d540:	4bbf      	ldr	r3, [pc, #764]	@ (800d840 <atan+0x308>)
 800d542:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d546:	429e      	cmp	r6, r3
 800d548:	46ab      	mov	fp, r5
 800d54a:	d918      	bls.n	800d57e <atan+0x46>
 800d54c:	4bbd      	ldr	r3, [pc, #756]	@ (800d844 <atan+0x30c>)
 800d54e:	429e      	cmp	r6, r3
 800d550:	d801      	bhi.n	800d556 <atan+0x1e>
 800d552:	d109      	bne.n	800d568 <atan+0x30>
 800d554:	b144      	cbz	r4, 800d568 <atan+0x30>
 800d556:	4622      	mov	r2, r4
 800d558:	462b      	mov	r3, r5
 800d55a:	4620      	mov	r0, r4
 800d55c:	4629      	mov	r1, r5
 800d55e:	f7f2 febd 	bl	80002dc <__adddf3>
 800d562:	4604      	mov	r4, r0
 800d564:	460d      	mov	r5, r1
 800d566:	e006      	b.n	800d576 <atan+0x3e>
 800d568:	f1bb 0f00 	cmp.w	fp, #0
 800d56c:	f340 812b 	ble.w	800d7c6 <atan+0x28e>
 800d570:	a597      	add	r5, pc, #604	@ (adr r5, 800d7d0 <atan+0x298>)
 800d572:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d576:	ec45 4b10 	vmov	d0, r4, r5
 800d57a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d57e:	4bb2      	ldr	r3, [pc, #712]	@ (800d848 <atan+0x310>)
 800d580:	429e      	cmp	r6, r3
 800d582:	d813      	bhi.n	800d5ac <atan+0x74>
 800d584:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d588:	429e      	cmp	r6, r3
 800d58a:	d80c      	bhi.n	800d5a6 <atan+0x6e>
 800d58c:	a392      	add	r3, pc, #584	@ (adr r3, 800d7d8 <atan+0x2a0>)
 800d58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d592:	4620      	mov	r0, r4
 800d594:	4629      	mov	r1, r5
 800d596:	f7f2 fea1 	bl	80002dc <__adddf3>
 800d59a:	4bac      	ldr	r3, [pc, #688]	@ (800d84c <atan+0x314>)
 800d59c:	2200      	movs	r2, #0
 800d59e:	f7f3 fae3 	bl	8000b68 <__aeabi_dcmpgt>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	d1e7      	bne.n	800d576 <atan+0x3e>
 800d5a6:	f04f 3aff 	mov.w	sl, #4294967295
 800d5aa:	e029      	b.n	800d600 <atan+0xc8>
 800d5ac:	f000 f95c 	bl	800d868 <fabs>
 800d5b0:	4ba7      	ldr	r3, [pc, #668]	@ (800d850 <atan+0x318>)
 800d5b2:	429e      	cmp	r6, r3
 800d5b4:	ec55 4b10 	vmov	r4, r5, d0
 800d5b8:	f200 80bc 	bhi.w	800d734 <atan+0x1fc>
 800d5bc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d5c0:	429e      	cmp	r6, r3
 800d5c2:	f200 809e 	bhi.w	800d702 <atan+0x1ca>
 800d5c6:	4622      	mov	r2, r4
 800d5c8:	462b      	mov	r3, r5
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	4629      	mov	r1, r5
 800d5ce:	f7f2 fe85 	bl	80002dc <__adddf3>
 800d5d2:	4b9e      	ldr	r3, [pc, #632]	@ (800d84c <atan+0x314>)
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f7f2 fe7f 	bl	80002d8 <__aeabi_dsub>
 800d5da:	2200      	movs	r2, #0
 800d5dc:	4606      	mov	r6, r0
 800d5de:	460f      	mov	r7, r1
 800d5e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d5e4:	4620      	mov	r0, r4
 800d5e6:	4629      	mov	r1, r5
 800d5e8:	f7f2 fe78 	bl	80002dc <__adddf3>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	460b      	mov	r3, r1
 800d5f0:	4630      	mov	r0, r6
 800d5f2:	4639      	mov	r1, r7
 800d5f4:	f7f3 f952 	bl	800089c <__aeabi_ddiv>
 800d5f8:	f04f 0a00 	mov.w	sl, #0
 800d5fc:	4604      	mov	r4, r0
 800d5fe:	460d      	mov	r5, r1
 800d600:	4622      	mov	r2, r4
 800d602:	462b      	mov	r3, r5
 800d604:	4620      	mov	r0, r4
 800d606:	4629      	mov	r1, r5
 800d608:	f7f3 f81e 	bl	8000648 <__aeabi_dmul>
 800d60c:	4602      	mov	r2, r0
 800d60e:	460b      	mov	r3, r1
 800d610:	4680      	mov	r8, r0
 800d612:	4689      	mov	r9, r1
 800d614:	f7f3 f818 	bl	8000648 <__aeabi_dmul>
 800d618:	a371      	add	r3, pc, #452	@ (adr r3, 800d7e0 <atan+0x2a8>)
 800d61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61e:	4606      	mov	r6, r0
 800d620:	460f      	mov	r7, r1
 800d622:	f7f3 f811 	bl	8000648 <__aeabi_dmul>
 800d626:	a370      	add	r3, pc, #448	@ (adr r3, 800d7e8 <atan+0x2b0>)
 800d628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62c:	f7f2 fe56 	bl	80002dc <__adddf3>
 800d630:	4632      	mov	r2, r6
 800d632:	463b      	mov	r3, r7
 800d634:	f7f3 f808 	bl	8000648 <__aeabi_dmul>
 800d638:	a36d      	add	r3, pc, #436	@ (adr r3, 800d7f0 <atan+0x2b8>)
 800d63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d63e:	f7f2 fe4d 	bl	80002dc <__adddf3>
 800d642:	4632      	mov	r2, r6
 800d644:	463b      	mov	r3, r7
 800d646:	f7f2 ffff 	bl	8000648 <__aeabi_dmul>
 800d64a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d7f8 <atan+0x2c0>)
 800d64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d650:	f7f2 fe44 	bl	80002dc <__adddf3>
 800d654:	4632      	mov	r2, r6
 800d656:	463b      	mov	r3, r7
 800d658:	f7f2 fff6 	bl	8000648 <__aeabi_dmul>
 800d65c:	a368      	add	r3, pc, #416	@ (adr r3, 800d800 <atan+0x2c8>)
 800d65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d662:	f7f2 fe3b 	bl	80002dc <__adddf3>
 800d666:	4632      	mov	r2, r6
 800d668:	463b      	mov	r3, r7
 800d66a:	f7f2 ffed 	bl	8000648 <__aeabi_dmul>
 800d66e:	a366      	add	r3, pc, #408	@ (adr r3, 800d808 <atan+0x2d0>)
 800d670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d674:	f7f2 fe32 	bl	80002dc <__adddf3>
 800d678:	4642      	mov	r2, r8
 800d67a:	464b      	mov	r3, r9
 800d67c:	f7f2 ffe4 	bl	8000648 <__aeabi_dmul>
 800d680:	a363      	add	r3, pc, #396	@ (adr r3, 800d810 <atan+0x2d8>)
 800d682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d686:	4680      	mov	r8, r0
 800d688:	4689      	mov	r9, r1
 800d68a:	4630      	mov	r0, r6
 800d68c:	4639      	mov	r1, r7
 800d68e:	f7f2 ffdb 	bl	8000648 <__aeabi_dmul>
 800d692:	a361      	add	r3, pc, #388	@ (adr r3, 800d818 <atan+0x2e0>)
 800d694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d698:	f7f2 fe1e 	bl	80002d8 <__aeabi_dsub>
 800d69c:	4632      	mov	r2, r6
 800d69e:	463b      	mov	r3, r7
 800d6a0:	f7f2 ffd2 	bl	8000648 <__aeabi_dmul>
 800d6a4:	a35e      	add	r3, pc, #376	@ (adr r3, 800d820 <atan+0x2e8>)
 800d6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6aa:	f7f2 fe15 	bl	80002d8 <__aeabi_dsub>
 800d6ae:	4632      	mov	r2, r6
 800d6b0:	463b      	mov	r3, r7
 800d6b2:	f7f2 ffc9 	bl	8000648 <__aeabi_dmul>
 800d6b6:	a35c      	add	r3, pc, #368	@ (adr r3, 800d828 <atan+0x2f0>)
 800d6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6bc:	f7f2 fe0c 	bl	80002d8 <__aeabi_dsub>
 800d6c0:	4632      	mov	r2, r6
 800d6c2:	463b      	mov	r3, r7
 800d6c4:	f7f2 ffc0 	bl	8000648 <__aeabi_dmul>
 800d6c8:	a359      	add	r3, pc, #356	@ (adr r3, 800d830 <atan+0x2f8>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	f7f2 fe03 	bl	80002d8 <__aeabi_dsub>
 800d6d2:	4632      	mov	r2, r6
 800d6d4:	463b      	mov	r3, r7
 800d6d6:	f7f2 ffb7 	bl	8000648 <__aeabi_dmul>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	460b      	mov	r3, r1
 800d6de:	4640      	mov	r0, r8
 800d6e0:	4649      	mov	r1, r9
 800d6e2:	f7f2 fdfb 	bl	80002dc <__adddf3>
 800d6e6:	4622      	mov	r2, r4
 800d6e8:	462b      	mov	r3, r5
 800d6ea:	f7f2 ffad 	bl	8000648 <__aeabi_dmul>
 800d6ee:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d6f2:	4602      	mov	r2, r0
 800d6f4:	460b      	mov	r3, r1
 800d6f6:	d148      	bne.n	800d78a <atan+0x252>
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	4629      	mov	r1, r5
 800d6fc:	f7f2 fdec 	bl	80002d8 <__aeabi_dsub>
 800d700:	e72f      	b.n	800d562 <atan+0x2a>
 800d702:	4b52      	ldr	r3, [pc, #328]	@ (800d84c <atan+0x314>)
 800d704:	2200      	movs	r2, #0
 800d706:	4620      	mov	r0, r4
 800d708:	4629      	mov	r1, r5
 800d70a:	f7f2 fde5 	bl	80002d8 <__aeabi_dsub>
 800d70e:	4b4f      	ldr	r3, [pc, #316]	@ (800d84c <atan+0x314>)
 800d710:	4606      	mov	r6, r0
 800d712:	460f      	mov	r7, r1
 800d714:	2200      	movs	r2, #0
 800d716:	4620      	mov	r0, r4
 800d718:	4629      	mov	r1, r5
 800d71a:	f7f2 fddf 	bl	80002dc <__adddf3>
 800d71e:	4602      	mov	r2, r0
 800d720:	460b      	mov	r3, r1
 800d722:	4630      	mov	r0, r6
 800d724:	4639      	mov	r1, r7
 800d726:	f7f3 f8b9 	bl	800089c <__aeabi_ddiv>
 800d72a:	f04f 0a01 	mov.w	sl, #1
 800d72e:	4604      	mov	r4, r0
 800d730:	460d      	mov	r5, r1
 800d732:	e765      	b.n	800d600 <atan+0xc8>
 800d734:	4b47      	ldr	r3, [pc, #284]	@ (800d854 <atan+0x31c>)
 800d736:	429e      	cmp	r6, r3
 800d738:	d21c      	bcs.n	800d774 <atan+0x23c>
 800d73a:	4b47      	ldr	r3, [pc, #284]	@ (800d858 <atan+0x320>)
 800d73c:	2200      	movs	r2, #0
 800d73e:	4620      	mov	r0, r4
 800d740:	4629      	mov	r1, r5
 800d742:	f7f2 fdc9 	bl	80002d8 <__aeabi_dsub>
 800d746:	4b44      	ldr	r3, [pc, #272]	@ (800d858 <atan+0x320>)
 800d748:	4606      	mov	r6, r0
 800d74a:	460f      	mov	r7, r1
 800d74c:	2200      	movs	r2, #0
 800d74e:	4620      	mov	r0, r4
 800d750:	4629      	mov	r1, r5
 800d752:	f7f2 ff79 	bl	8000648 <__aeabi_dmul>
 800d756:	4b3d      	ldr	r3, [pc, #244]	@ (800d84c <atan+0x314>)
 800d758:	2200      	movs	r2, #0
 800d75a:	f7f2 fdbf 	bl	80002dc <__adddf3>
 800d75e:	4602      	mov	r2, r0
 800d760:	460b      	mov	r3, r1
 800d762:	4630      	mov	r0, r6
 800d764:	4639      	mov	r1, r7
 800d766:	f7f3 f899 	bl	800089c <__aeabi_ddiv>
 800d76a:	f04f 0a02 	mov.w	sl, #2
 800d76e:	4604      	mov	r4, r0
 800d770:	460d      	mov	r5, r1
 800d772:	e745      	b.n	800d600 <atan+0xc8>
 800d774:	4622      	mov	r2, r4
 800d776:	462b      	mov	r3, r5
 800d778:	4938      	ldr	r1, [pc, #224]	@ (800d85c <atan+0x324>)
 800d77a:	2000      	movs	r0, #0
 800d77c:	f7f3 f88e 	bl	800089c <__aeabi_ddiv>
 800d780:	f04f 0a03 	mov.w	sl, #3
 800d784:	4604      	mov	r4, r0
 800d786:	460d      	mov	r5, r1
 800d788:	e73a      	b.n	800d600 <atan+0xc8>
 800d78a:	4b35      	ldr	r3, [pc, #212]	@ (800d860 <atan+0x328>)
 800d78c:	4e35      	ldr	r6, [pc, #212]	@ (800d864 <atan+0x32c>)
 800d78e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d796:	f7f2 fd9f 	bl	80002d8 <__aeabi_dsub>
 800d79a:	4622      	mov	r2, r4
 800d79c:	462b      	mov	r3, r5
 800d79e:	f7f2 fd9b 	bl	80002d8 <__aeabi_dsub>
 800d7a2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	460b      	mov	r3, r1
 800d7aa:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d7ae:	f7f2 fd93 	bl	80002d8 <__aeabi_dsub>
 800d7b2:	f1bb 0f00 	cmp.w	fp, #0
 800d7b6:	4604      	mov	r4, r0
 800d7b8:	460d      	mov	r5, r1
 800d7ba:	f6bf aedc 	bge.w	800d576 <atan+0x3e>
 800d7be:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d7c2:	461d      	mov	r5, r3
 800d7c4:	e6d7      	b.n	800d576 <atan+0x3e>
 800d7c6:	a51c      	add	r5, pc, #112	@ (adr r5, 800d838 <atan+0x300>)
 800d7c8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d7cc:	e6d3      	b.n	800d576 <atan+0x3e>
 800d7ce:	bf00      	nop
 800d7d0:	54442d18 	.word	0x54442d18
 800d7d4:	3ff921fb 	.word	0x3ff921fb
 800d7d8:	8800759c 	.word	0x8800759c
 800d7dc:	7e37e43c 	.word	0x7e37e43c
 800d7e0:	e322da11 	.word	0xe322da11
 800d7e4:	3f90ad3a 	.word	0x3f90ad3a
 800d7e8:	24760deb 	.word	0x24760deb
 800d7ec:	3fa97b4b 	.word	0x3fa97b4b
 800d7f0:	a0d03d51 	.word	0xa0d03d51
 800d7f4:	3fb10d66 	.word	0x3fb10d66
 800d7f8:	c54c206e 	.word	0xc54c206e
 800d7fc:	3fb745cd 	.word	0x3fb745cd
 800d800:	920083ff 	.word	0x920083ff
 800d804:	3fc24924 	.word	0x3fc24924
 800d808:	5555550d 	.word	0x5555550d
 800d80c:	3fd55555 	.word	0x3fd55555
 800d810:	2c6a6c2f 	.word	0x2c6a6c2f
 800d814:	bfa2b444 	.word	0xbfa2b444
 800d818:	52defd9a 	.word	0x52defd9a
 800d81c:	3fadde2d 	.word	0x3fadde2d
 800d820:	af749a6d 	.word	0xaf749a6d
 800d824:	3fb3b0f2 	.word	0x3fb3b0f2
 800d828:	fe231671 	.word	0xfe231671
 800d82c:	3fbc71c6 	.word	0x3fbc71c6
 800d830:	9998ebc4 	.word	0x9998ebc4
 800d834:	3fc99999 	.word	0x3fc99999
 800d838:	54442d18 	.word	0x54442d18
 800d83c:	bff921fb 	.word	0xbff921fb
 800d840:	440fffff 	.word	0x440fffff
 800d844:	7ff00000 	.word	0x7ff00000
 800d848:	3fdbffff 	.word	0x3fdbffff
 800d84c:	3ff00000 	.word	0x3ff00000
 800d850:	3ff2ffff 	.word	0x3ff2ffff
 800d854:	40038000 	.word	0x40038000
 800d858:	3ff80000 	.word	0x3ff80000
 800d85c:	bff00000 	.word	0xbff00000
 800d860:	0800de40 	.word	0x0800de40
 800d864:	0800de60 	.word	0x0800de60

0800d868 <fabs>:
 800d868:	ec51 0b10 	vmov	r0, r1, d0
 800d86c:	4602      	mov	r2, r0
 800d86e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d872:	ec43 2b10 	vmov	d0, r2, r3
 800d876:	4770      	bx	lr

0800d878 <round>:
 800d878:	ec51 0b10 	vmov	r0, r1, d0
 800d87c:	b570      	push	{r4, r5, r6, lr}
 800d87e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800d882:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800d886:	2a13      	cmp	r2, #19
 800d888:	460b      	mov	r3, r1
 800d88a:	4605      	mov	r5, r0
 800d88c:	dc1b      	bgt.n	800d8c6 <round+0x4e>
 800d88e:	2a00      	cmp	r2, #0
 800d890:	da0b      	bge.n	800d8aa <round+0x32>
 800d892:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800d896:	3201      	adds	r2, #1
 800d898:	bf04      	itt	eq
 800d89a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800d89e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	4610      	mov	r0, r2
 800d8a8:	e015      	b.n	800d8d6 <round+0x5e>
 800d8aa:	4c15      	ldr	r4, [pc, #84]	@ (800d900 <round+0x88>)
 800d8ac:	4114      	asrs	r4, r2
 800d8ae:	ea04 0601 	and.w	r6, r4, r1
 800d8b2:	4306      	orrs	r6, r0
 800d8b4:	d00f      	beq.n	800d8d6 <round+0x5e>
 800d8b6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800d8ba:	fa41 f202 	asr.w	r2, r1, r2
 800d8be:	4413      	add	r3, r2
 800d8c0:	ea23 0304 	bic.w	r3, r3, r4
 800d8c4:	e7ed      	b.n	800d8a2 <round+0x2a>
 800d8c6:	2a33      	cmp	r2, #51	@ 0x33
 800d8c8:	dd08      	ble.n	800d8dc <round+0x64>
 800d8ca:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800d8ce:	d102      	bne.n	800d8d6 <round+0x5e>
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	f7f2 fd03 	bl	80002dc <__adddf3>
 800d8d6:	ec41 0b10 	vmov	d0, r0, r1
 800d8da:	bd70      	pop	{r4, r5, r6, pc}
 800d8dc:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800d8e0:	f04f 34ff 	mov.w	r4, #4294967295
 800d8e4:	40f4      	lsrs	r4, r6
 800d8e6:	4204      	tst	r4, r0
 800d8e8:	d0f5      	beq.n	800d8d6 <round+0x5e>
 800d8ea:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800d8ee:	2201      	movs	r2, #1
 800d8f0:	408a      	lsls	r2, r1
 800d8f2:	1952      	adds	r2, r2, r5
 800d8f4:	bf28      	it	cs
 800d8f6:	3301      	addcs	r3, #1
 800d8f8:	ea22 0204 	bic.w	r2, r2, r4
 800d8fc:	e7d2      	b.n	800d8a4 <round+0x2c>
 800d8fe:	bf00      	nop
 800d900:	000fffff 	.word	0x000fffff

0800d904 <_init>:
 800d904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d906:	bf00      	nop
 800d908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d90a:	bc08      	pop	{r3}
 800d90c:	469e      	mov	lr, r3
 800d90e:	4770      	bx	lr

0800d910 <_fini>:
 800d910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d912:	bf00      	nop
 800d914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d916:	bc08      	pop	{r3}
 800d918:	469e      	mov	lr, r3
 800d91a:	4770      	bx	lr
