
MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bef8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ec8  0800c008  0800c008  0000d008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ced0  0800ced0  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ced0  0800ced0  0000ded0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ced8  0800ced8  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ced8  0800ced8  0000ded8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cedc  0800cedc  0000dedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800cee0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f38  200001d8  0800d0b8  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002110  0800d0b8  0000f110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cba5  00000000  00000000  0000e201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000409a  00000000  00000000  0002ada6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  0002ee40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001471  00000000  00000000  000307b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c2ae  00000000  00000000  00031c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fb81  00000000  00000000  0004decf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f280  00000000  00000000  0006da50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ccd0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000082d0  00000000  00000000  0010cd14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00114fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bff0 	.word	0x0800bff0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800bff0 	.word	0x0800bff0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__gesf2>:
 8000b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b30:	e006      	b.n	8000b40 <__cmpsf2+0x4>
 8000b32:	bf00      	nop

08000b34 <__lesf2>:
 8000b34:	f04f 0c01 	mov.w	ip, #1
 8000b38:	e002      	b.n	8000b40 <__cmpsf2+0x4>
 8000b3a:	bf00      	nop

08000b3c <__cmpsf2>:
 8000b3c:	f04f 0c01 	mov.w	ip, #1
 8000b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b50:	bf18      	it	ne
 8000b52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b56:	d011      	beq.n	8000b7c <__cmpsf2+0x40>
 8000b58:	b001      	add	sp, #4
 8000b5a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b5e:	bf18      	it	ne
 8000b60:	ea90 0f01 	teqne	r0, r1
 8000b64:	bf58      	it	pl
 8000b66:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b6a:	bf88      	it	hi
 8000b6c:	17c8      	asrhi	r0, r1, #31
 8000b6e:	bf38      	it	cc
 8000b70:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b74:	bf18      	it	ne
 8000b76:	f040 0001 	orrne.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b80:	d102      	bne.n	8000b88 <__cmpsf2+0x4c>
 8000b82:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b86:	d105      	bne.n	8000b94 <__cmpsf2+0x58>
 8000b88:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b8c:	d1e4      	bne.n	8000b58 <__cmpsf2+0x1c>
 8000b8e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b92:	d0e1      	beq.n	8000b58 <__cmpsf2+0x1c>
 8000b94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__aeabi_cfrcmple>:
 8000b9c:	4684      	mov	ip, r0
 8000b9e:	4608      	mov	r0, r1
 8000ba0:	4661      	mov	r1, ip
 8000ba2:	e7ff      	b.n	8000ba4 <__aeabi_cfcmpeq>

08000ba4 <__aeabi_cfcmpeq>:
 8000ba4:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ba6:	f7ff ffc9 	bl	8000b3c <__cmpsf2>
 8000baa:	2800      	cmp	r0, #0
 8000bac:	bf48      	it	mi
 8000bae:	f110 0f00 	cmnmi.w	r0, #0
 8000bb2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bb4 <__aeabi_fcmpeq>:
 8000bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb8:	f7ff fff4 	bl	8000ba4 <__aeabi_cfcmpeq>
 8000bbc:	bf0c      	ite	eq
 8000bbe:	2001      	moveq	r0, #1
 8000bc0:	2000      	movne	r0, #0
 8000bc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_fcmplt>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff ffea 	bl	8000ba4 <__aeabi_cfcmpeq>
 8000bd0:	bf34      	ite	cc
 8000bd2:	2001      	movcc	r0, #1
 8000bd4:	2000      	movcs	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_fcmple>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffe0 	bl	8000ba4 <__aeabi_cfcmpeq>
 8000be4:	bf94      	ite	ls
 8000be6:	2001      	movls	r0, #1
 8000be8:	2000      	movhi	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_fcmpge>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffd2 	bl	8000b9c <__aeabi_cfrcmple>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_fcmpgt>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffc8 	bl	8000b9c <__aeabi_cfrcmple>
 8000c0c:	bf34      	ite	cc
 8000c0e:	2001      	movcc	r0, #1
 8000c10:	2000      	movcs	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff fed5 	bl	80009d0 <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fc4b 	bl	80004ec <__aeabi_dmul>
 8000c56:	f7ff fef9 	bl	8000a4c <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fbcc 	bl	80003f8 <__aeabi_ui2d>
 8000c60:	2200      	movs	r2, #0
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <__aeabi_d2ulz+0x38>)
 8000c64:	f7ff fc42 	bl	80004ec <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fa84 	bl	800017c <__aeabi_dsub>
 8000c74:	f7ff feea 	bl	8000a4c <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <StateMachineTask>:

//---------------------------------------------------------------- Prototypes fonctions
void parse_data_STS(char *buffer, TrameDataSTS *data);

void StateMachineTask(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b0c6      	sub	sp, #280	@ 0x118
 8000c88:	af00      	add	r7, sp, #0
    static bool action_done = 0;
    static bool bp_pressed = 0;

    //--------------------------- TRANSITIONS
    switch (state)
 8000c8a:	4bb3      	ldr	r3, [pc, #716]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b0c      	cmp	r3, #12
 8000c90:	f200 8300 	bhi.w	8001294 <StateMachineTask+0x610>
 8000c94:	a201      	add	r2, pc, #4	@ (adr r2, 8000c9c <StateMachineTask+0x18>)
 8000c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c9a:	bf00      	nop
 8000c9c:	08000cd1 	.word	0x08000cd1
 8000ca0:	08000d31 	.word	0x08000d31
 8000ca4:	08000d87 	.word	0x08000d87
 8000ca8:	08000e63 	.word	0x08000e63
 8000cac:	08000f1d 	.word	0x08000f1d
 8000cb0:	08001039 	.word	0x08001039
 8000cb4:	080010e1 	.word	0x080010e1
 8000cb8:	08000cd1 	.word	0x08000cd1
 8000cbc:	08000cd1 	.word	0x08000cd1
 8000cc0:	0800118f 	.word	0x0800118f
 8000cc4:	08001201 	.word	0x08001201
 8000cc8:	08000cd1 	.word	0x08000cd1
 8000ccc:	08000cd1 	.word	0x08000cd1
    case 0:
    case 7:
    case 8:
    case 11:
    case 12:
        if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin))
 8000cd0:	2120      	movs	r1, #32
 8000cd2:	48a2      	ldr	r0, [pc, #648]	@ (8000f5c <StateMachineTask+0x2d8>)
 8000cd4:	f002 fbe4 	bl	80034a0 <HAL_GPIO_ReadPin>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d111      	bne.n	8000d02 <StateMachineTask+0x7e>
        {
        	if(state < 12){
 8000cde:	4b9e      	ldr	r3, [pc, #632]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b0b      	cmp	r3, #11
 8000ce4:	d806      	bhi.n	8000cf4 <StateMachineTask+0x70>
        		state++;
 8000ce6:	4b9c      	ldr	r3, [pc, #624]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	3301      	adds	r3, #1
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4b9a      	ldr	r3, [pc, #616]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000cf0:	701a      	strb	r2, [r3, #0]
 8000cf2:	e002      	b.n	8000cfa <StateMachineTask+0x76>
        	}
        	else{
        		state = 0;
 8000cf4:	4b98      	ldr	r3, [pc, #608]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
        	}

            action_done = 0;
 8000cfa:	4b99      	ldr	r3, [pc, #612]	@ (8000f60 <StateMachineTask+0x2dc>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
        else if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0)
        {
            state--;
            action_done = 0;
        }
        break;
 8000d00:	e2b7      	b.n	8001272 <StateMachineTask+0x5ee>
        else if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0)
 8000d02:	2140      	movs	r1, #64	@ 0x40
 8000d04:	4895      	ldr	r0, [pc, #596]	@ (8000f5c <StateMachineTask+0x2d8>)
 8000d06:	f002 fbcb 	bl	80034a0 <HAL_GPIO_ReadPin>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	f040 82b0 	bne.w	8001272 <StateMachineTask+0x5ee>
 8000d12:	4b91      	ldr	r3, [pc, #580]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f000 82ab 	beq.w	8001272 <StateMachineTask+0x5ee>
            state--;
 8000d1c:	4b8e      	ldr	r3, [pc, #568]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	4b8c      	ldr	r3, [pc, #560]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000d26:	701a      	strb	r2, [r3, #0]
            action_done = 0;
 8000d28:	4b8d      	ldr	r3, [pc, #564]	@ (8000f60 <StateMachineTask+0x2dc>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
        break;
 8000d2e:	e2a0      	b.n	8001272 <StateMachineTask+0x5ee>
    case 1:
        Check_UART1_Timeout(); // Permer de vérifier si on a fini de recevoir le message et retoure message_complete1
 8000d30:	f001 fe04 	bl	800293c <Check_UART1_Timeout>

        if (message_complete1)
 8000d34:	4b8b      	ldr	r3, [pc, #556]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f000 829c 	beq.w	8001276 <StateMachineTask+0x5f2>
        {
            message_complete1 = 0;
 8000d3e:	4b89      	ldr	r3, [pc, #548]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	701a      	strb	r2, [r3, #0]

            char expected[20];
            sprintf(expected, "PER = %s", per_value);
 8000d44:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000d48:	4a87      	ldr	r2, [pc, #540]	@ (8000f68 <StateMachineTask+0x2e4>)
 8000d4a:	4988      	ldr	r1, [pc, #544]	@ (8000f6c <StateMachineTask+0x2e8>)
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f007 fccf 	bl	80086f0 <siprintf>

            if (strstr((char *)rx_buffer1, expected) != NULL)
 8000d52:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000d56:	4619      	mov	r1, r3
 8000d58:	4885      	ldr	r0, [pc, #532]	@ (8000f70 <StateMachineTask+0x2ec>)
 8000d5a:	f007 fdf3 	bl	8008944 <strstr>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d00c      	beq.n	8000d7e <StateMachineTask+0xfa>
            {
                send_UART3("PER VALIDE --> Etape suivante\r\n");
 8000d64:	4883      	ldr	r0, [pc, #524]	@ (8000f74 <StateMachineTask+0x2f0>)
 8000d66:	f001 fd1b 	bl	80027a0 <send_UART3>
                // memset(rx_buffer1, 0, RX_BUFFER1_SIZE ); // On reset notre buffer par sécurité
                state++;
 8000d6a:	4b7b      	ldr	r3, [pc, #492]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	4b79      	ldr	r3, [pc, #484]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000d74:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8000d76:	4b7a      	ldr	r3, [pc, #488]	@ (8000f60 <StateMachineTask+0x2dc>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
            else
            {
                send_UART3("Valeur differente. Entrez a nouveau le PER :\r\n");
            }
        }
        break;
 8000d7c:	e27b      	b.n	8001276 <StateMachineTask+0x5f2>
                send_UART3("Valeur differente. Entrez a nouveau le PER :\r\n");
 8000d7e:	487e      	ldr	r0, [pc, #504]	@ (8000f78 <StateMachineTask+0x2f4>)
 8000d80:	f001 fd0e 	bl	80027a0 <send_UART3>
        break;
 8000d84:	e277      	b.n	8001276 <StateMachineTask+0x5f2>

    case 2:
        Check_UART1_Timeout();
 8000d86:	f001 fdd9 	bl	800293c <Check_UART1_Timeout>
        if (message_complete1)
 8000d8a:	4b76      	ldr	r3, [pc, #472]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f000 8273 	beq.w	800127a <StateMachineTask+0x5f6>
        {
            message_complete1 = 0;
 8000d94:	4b73      	ldr	r3, [pc, #460]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]

            TrameDataSTS data = {0};
 8000d9a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d9e:	226c      	movs	r2, #108	@ 0x6c
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f007 fd37 	bl	8008816 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8000da8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000dac:	4619      	mov	r1, r3
 8000dae:	4870      	ldr	r0, [pc, #448]	@ (8000f70 <StateMachineTask+0x2ec>)
 8000db0:	f000 fd8e 	bl	80018d0 <parse_data_STS>

            bool acc_ok = false;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
            bool bat_ok = false;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

            // Vérification ACC
            if (data.acc >= 8.5 && data.acc <= 10.0)
 8000dc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000dc4:	496d      	ldr	r1, [pc, #436]	@ (8000f7c <StateMachineTask+0x2f8>)
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff12 	bl	8000bf0 <__aeabi_fcmpge>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d00f      	beq.n	8000df2 <StateMachineTask+0x16e>
 8000dd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000dd6:	496a      	ldr	r1, [pc, #424]	@ (8000f80 <StateMachineTask+0x2fc>)
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff feff 	bl	8000bdc <__aeabi_fcmple>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d006      	beq.n	8000df2 <StateMachineTask+0x16e>
            {
                send_UART3("Accu OK\n");
 8000de4:	4867      	ldr	r0, [pc, #412]	@ (8000f84 <StateMachineTask+0x300>)
 8000de6:	f001 fcdb 	bl	80027a0 <send_UART3>
                acc_ok = true;
 8000dea:	2301      	movs	r3, #1
 8000dec:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8000df0:	e002      	b.n	8000df8 <StateMachineTask+0x174>
            }
            else
            {
                send_UART3("Accu NOK : Valeur hors plage !!\r\n");
 8000df2:	4865      	ldr	r0, [pc, #404]	@ (8000f88 <StateMachineTask+0x304>)
 8000df4:	f001 fcd4 	bl	80027a0 <send_UART3>
            }

            // Vérification BAT
            if (data.bat >= 11.5 && data.bat <= 13.0)
 8000df8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dfc:	4963      	ldr	r1, [pc, #396]	@ (8000f8c <StateMachineTask+0x308>)
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff fef6 	bl	8000bf0 <__aeabi_fcmpge>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d00f      	beq.n	8000e2a <StateMachineTask+0x1a6>
 8000e0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000e0e:	4960      	ldr	r1, [pc, #384]	@ (8000f90 <StateMachineTask+0x30c>)
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fee3 	bl	8000bdc <__aeabi_fcmple>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d006      	beq.n	8000e2a <StateMachineTask+0x1a6>
            {
                send_UART3("Tension batterie OK\r\n");
 8000e1c:	485d      	ldr	r0, [pc, #372]	@ (8000f94 <StateMachineTask+0x310>)
 8000e1e:	f001 fcbf 	bl	80027a0 <send_UART3>
                bat_ok = true;
 8000e22:	2301      	movs	r3, #1
 8000e24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8000e28:	e002      	b.n	8000e30 <StateMachineTask+0x1ac>
            }
            else
            {
                send_UART3("Tension batterie NOK : Valeur hors plage !!\r\n");
 8000e2a:	485b      	ldr	r0, [pc, #364]	@ (8000f98 <StateMachineTask+0x314>)
 8000e2c:	f001 fcb8 	bl	80027a0 <send_UART3>
            }

            // Transition si tout est bon
            if (/*acc_ok && */ bat_ok)
 8000e30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d010      	beq.n	8000e5a <StateMachineTask+0x1d6>
            {
                send_UART3("STS OK --> Etape suivante\r\n");
 8000e38:	4858      	ldr	r0, [pc, #352]	@ (8000f9c <StateMachineTask+0x318>)
 8000e3a:	f001 fcb1 	bl	80027a0 <send_UART3>
                osDelay(500);
 8000e3e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e42:	f004 fd29 	bl	8005898 <osDelay>
                action_done = 0;
 8000e46:	4b46      	ldr	r3, [pc, #280]	@ (8000f60 <StateMachineTask+0x2dc>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
                state++;
 8000e4c:	4b42      	ldr	r3, [pc, #264]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	3301      	adds	r3, #1
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	4b40      	ldr	r3, [pc, #256]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000e56:	701a      	strb	r2, [r3, #0]
            else
            {
                send_UART3("STS invalide. Corrigez les erreurs ci-dessus.\r\n");
            }
        }
        break;
 8000e58:	e20f      	b.n	800127a <StateMachineTask+0x5f6>
                send_UART3("STS invalide. Corrigez les erreurs ci-dessus.\r\n");
 8000e5a:	4851      	ldr	r0, [pc, #324]	@ (8000fa0 <StateMachineTask+0x31c>)
 8000e5c:	f001 fca0 	bl	80027a0 <send_UART3>
        break;
 8000e60:	e20b      	b.n	800127a <StateMachineTask+0x5f6>

    case 3: // DIPS OFF
        Check_UART1_Timeout();
 8000e62:	f001 fd6b 	bl	800293c <Check_UART1_Timeout>
        if (message_complete1)
 8000e66:	4b3f      	ldr	r3, [pc, #252]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 8207 	beq.w	800127e <StateMachineTask+0x5fa>
        {
            message_complete1 = 0;
 8000e70:	4b3c      	ldr	r3, [pc, #240]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]

            bool dips_ok = true;
 8000e76:	2301      	movs	r3, #1
 8000e78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

            TrameDataSTS data = {0};
 8000e7c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e80:	226c      	movs	r2, #108	@ 0x6c
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f007 fcc6 	bl	8008816 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8000e8a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4837      	ldr	r0, [pc, #220]	@ (8000f70 <StateMachineTask+0x2ec>)
 8000e92:	f000 fd1d 	bl	80018d0 <parse_data_STS>

            // Vérification DIP switches
            for (int i = 0; i < 8; i++)
 8000e96:	2300      	movs	r3, #0
 8000e98:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8000e9c:	e01b      	b.n	8000ed6 <StateMachineTask+0x252>
            {
                if (data.dips[i])
 8000e9e:	f107 0296 	add.w	r2, r7, #150	@ 0x96
 8000ea2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000ea6:	4413      	add	r3, r2
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d00e      	beq.n	8000ecc <StateMachineTask+0x248>
                {
                    dips_ok = false;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
                    char msg[50];
                    sprintf(msg, "ERROR: DIP %d a ON !\r\n", i + 1); // On affiche l'état des DIPs en défaut
 8000eb4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000eb8:	1c5a      	adds	r2, r3, #1
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	4939      	ldr	r1, [pc, #228]	@ (8000fa4 <StateMachineTask+0x320>)
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f007 fc16 	bl	80086f0 <siprintf>
                    send_UART3(msg);
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 fc6a 	bl	80027a0 <send_UART3>
            for (int i = 0; i < 8; i++)
 8000ecc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8000ed6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000eda:	2b07      	cmp	r3, #7
 8000edc:	dddf      	ble.n	8000e9e <StateMachineTask+0x21a>
                }
            }

            if (dips_ok)
 8000ede:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d013      	beq.n	8000f0e <StateMachineTask+0x28a>
            {
                send_UART3("DIP a OFF --> OK\r\n");
 8000ee6:	4830      	ldr	r0, [pc, #192]	@ (8000fa8 <StateMachineTask+0x324>)
 8000ee8:	f001 fc5a 	bl	80027a0 <send_UART3>
                osDelay(500);
 8000eec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ef0:	f004 fcd2 	bl	8005898 <osDelay>
                state++;
 8000ef4:	4b18      	ldr	r3, [pc, #96]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	4b16      	ldr	r3, [pc, #88]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000efe:	701a      	strb	r2, [r3, #0]
                bp_pressed = 0;
 8000f00:	4b2a      	ldr	r3, [pc, #168]	@ (8000fac <StateMachineTask+0x328>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8000f06:	4b16      	ldr	r3, [pc, #88]	@ (8000f60 <StateMachineTask+0x2dc>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
            {
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a OFF, mettez les a OFF et rappuyez sur le bouton\r\n");
                bp_pressed = 0;
            }
        }
        break;
 8000f0c:	e1b7      	b.n	800127e <StateMachineTask+0x5fa>
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a OFF, mettez les a OFF et rappuyez sur le bouton\r\n");
 8000f0e:	4828      	ldr	r0, [pc, #160]	@ (8000fb0 <StateMachineTask+0x32c>)
 8000f10:	f001 fc46 	bl	80027a0 <send_UART3>
                bp_pressed = 0;
 8000f14:	4b25      	ldr	r3, [pc, #148]	@ (8000fac <StateMachineTask+0x328>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	701a      	strb	r2, [r3, #0]
        break;
 8000f1a:	e1b0      	b.n	800127e <StateMachineTask+0x5fa>

    case 4: // DIPS ON
        Check_UART1_Timeout();
 8000f1c:	f001 fd0e 	bl	800293c <Check_UART1_Timeout>
        if (message_complete1)
 8000f20:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	f000 81ac 	beq.w	8001282 <StateMachineTask+0x5fe>
        {
            message_complete1 = 0;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]

            bool dips_ok = true;
 8000f30:	2301      	movs	r3, #1
 8000f32:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

            TrameDataSTS data = {0};
 8000f36:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f3a:	226c      	movs	r2, #108	@ 0x6c
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f007 fc69 	bl	8008816 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8000f44:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4809      	ldr	r0, [pc, #36]	@ (8000f70 <StateMachineTask+0x2ec>)
 8000f4c:	f000 fcc0 	bl	80018d0 <parse_data_STS>

            // Vérification DIP switches
            for (int i = 0; i < 8; i++)
 8000f50:	2300      	movs	r3, #0
 8000f52:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000f56:	e04c      	b.n	8000ff2 <StateMachineTask+0x36e>
 8000f58:	200001f4 	.word	0x200001f4
 8000f5c:	40010800 	.word	0x40010800
 8000f60:	20000201 	.word	0x20000201
 8000f64:	2000036c 	.word	0x2000036c
 8000f68:	200001f8 	.word	0x200001f8
 8000f6c:	0800c008 	.word	0x0800c008
 8000f70:	20000370 	.word	0x20000370
 8000f74:	0800c014 	.word	0x0800c014
 8000f78:	0800c034 	.word	0x0800c034
 8000f7c:	41080000 	.word	0x41080000
 8000f80:	41200000 	.word	0x41200000
 8000f84:	0800c068 	.word	0x0800c068
 8000f88:	0800c074 	.word	0x0800c074
 8000f8c:	41380000 	.word	0x41380000
 8000f90:	41500000 	.word	0x41500000
 8000f94:	0800c098 	.word	0x0800c098
 8000f98:	0800c0b0 	.word	0x0800c0b0
 8000f9c:	0800c0e0 	.word	0x0800c0e0
 8000fa0:	0800c0fc 	.word	0x0800c0fc
 8000fa4:	0800c12c 	.word	0x0800c12c
 8000fa8:	0800c144 	.word	0x0800c144
 8000fac:	20000202 	.word	0x20000202
 8000fb0:	0800c158 	.word	0x0800c158
            {
                if (!data.dips[i])
 8000fb4:	f107 0296 	add.w	r2, r7, #150	@ 0x96
 8000fb8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fbc:	4413      	add	r3, r2
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	f083 0301 	eor.w	r3, r3, #1
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d00e      	beq.n	8000fe8 <StateMachineTask+0x364>
                {
                    dips_ok = false;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
                    char msg[50];
                    sprintf(msg, "ERROR: DIP %d a OFF !\r\n", i + 1); // On affiche l'état des DIPs en défaut
 8000fd0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fd4:	1c5a      	adds	r2, r3, #1
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	49bf      	ldr	r1, [pc, #764]	@ (80012d8 <StateMachineTask+0x654>)
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f007 fb88 	bl	80086f0 <siprintf>
                    send_UART3(msg);
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f001 fbdc 	bl	80027a0 <send_UART3>
            for (int i = 0; i < 8; i++)
 8000fe8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fec:	3301      	adds	r3, #1
 8000fee:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000ff2:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ff6:	2b07      	cmp	r3, #7
 8000ff8:	dddc      	ble.n	8000fb4 <StateMachineTask+0x330>
                }
            }

            if (dips_ok)
 8000ffa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d013      	beq.n	800102a <StateMachineTask+0x3a6>
            {
                send_UART3("DIP a ON --> OK\r\n");
 8001002:	48b6      	ldr	r0, [pc, #728]	@ (80012dc <StateMachineTask+0x658>)
 8001004:	f001 fbcc 	bl	80027a0 <send_UART3>
                osDelay(500);
 8001008:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800100c:	f004 fc44 	bl	8005898 <osDelay>
                state++;
 8001010:	4bb3      	ldr	r3, [pc, #716]	@ (80012e0 <StateMachineTask+0x65c>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4bb1      	ldr	r3, [pc, #708]	@ (80012e0 <StateMachineTask+0x65c>)
 800101a:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 800101c:	4bb1      	ldr	r3, [pc, #708]	@ (80012e4 <StateMachineTask+0x660>)
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
                bp_pressed = 0;
 8001022:	4bb1      	ldr	r3, [pc, #708]	@ (80012e8 <StateMachineTask+0x664>)
 8001024:	2200      	movs	r2, #0
 8001026:	701a      	strb	r2, [r3, #0]
            {
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a ON, mettez les a ON et rappuyez sur le bouton\r\n");
                bp_pressed = 0;
            }
        }
        break;
 8001028:	e12b      	b.n	8001282 <StateMachineTask+0x5fe>
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a ON, mettez les a ON et rappuyez sur le bouton\r\n");
 800102a:	48b0      	ldr	r0, [pc, #704]	@ (80012ec <StateMachineTask+0x668>)
 800102c:	f001 fbb8 	bl	80027a0 <send_UART3>
                bp_pressed = 0;
 8001030:	4bad      	ldr	r3, [pc, #692]	@ (80012e8 <StateMachineTask+0x664>)
 8001032:	2200      	movs	r2, #0
 8001034:	701a      	strb	r2, [r3, #0]
        break;
 8001036:	e124      	b.n	8001282 <StateMachineTask+0x5fe>

    case 5: // Entrées à OFF
        Check_UART1_Timeout();
 8001038:	f001 fc80 	bl	800293c <Check_UART1_Timeout>
        if (message_complete1)
 800103c:	4bac      	ldr	r3, [pc, #688]	@ (80012f0 <StateMachineTask+0x66c>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 8120 	beq.w	8001286 <StateMachineTask+0x602>
        {
            message_complete1 = 0;
 8001046:	4baa      	ldr	r3, [pc, #680]	@ (80012f0 <StateMachineTask+0x66c>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
            bool inps_ok = true;
 800104c:	2301      	movs	r3, #1
 800104e:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

            TrameDataSTS data = {0};
 8001052:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001056:	226c      	movs	r2, #108	@ 0x6c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f007 fbdb 	bl	8008816 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8001060:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001064:	4619      	mov	r1, r3
 8001066:	48a3      	ldr	r0, [pc, #652]	@ (80012f4 <StateMachineTask+0x670>)
 8001068:	f000 fc32 	bl	80018d0 <parse_data_STS>

            // Verification entrées
            for (int i = 0; i < 3; i++)
 800106c:	2300      	movs	r3, #0
 800106e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001072:	e01b      	b.n	80010ac <StateMachineTask+0x428>
            {
                if (data.inps[i])
 8001074:	f107 029e 	add.w	r2, r7, #158	@ 0x9e
 8001078:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800107c:	4413      	add	r3, r2
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00e      	beq.n	80010a2 <StateMachineTask+0x41e>
                {
                    inps_ok = false;
 8001084:	2300      	movs	r3, #0
 8001086:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
                    char msg[50];
                    sprintf(msg, "ERROR: Entree %d a ON!\r\n", i + 1); // On affiche l'état des entrées
 800108a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	4999      	ldr	r1, [pc, #612]	@ (80012f8 <StateMachineTask+0x674>)
 8001094:	4618      	mov	r0, r3
 8001096:	f007 fb2b 	bl	80086f0 <siprintf>
                    send_UART3(msg);
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	4618      	mov	r0, r3
 800109e:	f001 fb7f 	bl	80027a0 <send_UART3>
            for (int i = 0; i < 3; i++)
 80010a2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80010a6:	3301      	adds	r3, #1
 80010a8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80010ac:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	dddf      	ble.n	8001074 <StateMachineTask+0x3f0>
                }
            }

            if (inps_ok)
 80010b4:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f000 80e4 	beq.w	8001286 <StateMachineTask+0x602>
            {
                send_UART3("Entrees a OFF --> OK\r\n");
 80010be:	488f      	ldr	r0, [pc, #572]	@ (80012fc <StateMachineTask+0x678>)
 80010c0:	f001 fb6e 	bl	80027a0 <send_UART3>
                osDelay(500);
 80010c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010c8:	f004 fbe6 	bl	8005898 <osDelay>
                state++;
 80010cc:	4b84      	ldr	r3, [pc, #528]	@ (80012e0 <StateMachineTask+0x65c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	4b82      	ldr	r3, [pc, #520]	@ (80012e0 <StateMachineTask+0x65c>)
 80010d6:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 80010d8:	4b82      	ldr	r3, [pc, #520]	@ (80012e4 <StateMachineTask+0x660>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 80010de:	e0d2      	b.n	8001286 <StateMachineTask+0x602>

    case 6: // Test entrées à ON
        Check_UART1_Timeout();
 80010e0:	f001 fc2c 	bl	800293c <Check_UART1_Timeout>
        if (message_complete1)
 80010e4:	4b82      	ldr	r3, [pc, #520]	@ (80012f0 <StateMachineTask+0x66c>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	f000 80ce 	beq.w	800128a <StateMachineTask+0x606>
        {
            message_complete1 = 0;
 80010ee:	4b80      	ldr	r3, [pc, #512]	@ (80012f0 <StateMachineTask+0x66c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]

            bool inps_ok = true;
 80010f4:	2301      	movs	r3, #1
 80010f6:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff

            TrameDataSTS data = {0};
 80010fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010fe:	226c      	movs	r2, #108	@ 0x6c
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f007 fb87 	bl	8008816 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8001108:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800110c:	4619      	mov	r1, r3
 800110e:	4879      	ldr	r0, [pc, #484]	@ (80012f4 <StateMachineTask+0x670>)
 8001110:	f000 fbde 	bl	80018d0 <parse_data_STS>

            // Verification entrées
            for (int i = 0; i < 3; i++)
 8001114:	2300      	movs	r3, #0
 8001116:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800111a:	e01e      	b.n	800115a <StateMachineTask+0x4d6>
            {
                if (!data.inps[i])
 800111c:	f107 029e 	add.w	r2, r7, #158	@ 0x9e
 8001120:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001124:	4413      	add	r3, r2
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	f083 0301 	eor.w	r3, r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	2b00      	cmp	r3, #0
 8001130:	d00e      	beq.n	8001150 <StateMachineTask+0x4cc>
                {
                    inps_ok = false;
 8001132:	2300      	movs	r3, #0
 8001134:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff
                    char msg[50];
                    sprintf(msg, "ERROR: Entree %d a OFF!\r\n", i + 1); // On affiche l'état des entrées
 8001138:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	496f      	ldr	r1, [pc, #444]	@ (8001300 <StateMachineTask+0x67c>)
 8001142:	4618      	mov	r0, r3
 8001144:	f007 fad4 	bl	80086f0 <siprintf>
                    send_UART3(msg);
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	4618      	mov	r0, r3
 800114c:	f001 fb28 	bl	80027a0 <send_UART3>
            for (int i = 0; i < 3; i++)
 8001150:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001154:	3301      	adds	r3, #1
 8001156:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800115a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800115e:	2b02      	cmp	r3, #2
 8001160:	dddc      	ble.n	800111c <StateMachineTask+0x498>
                }
            }

            if (inps_ok)
 8001162:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 808f 	beq.w	800128a <StateMachineTask+0x606>
            {
                send_UART3("Entrees a ON --> OK\r\n");
 800116c:	4865      	ldr	r0, [pc, #404]	@ (8001304 <StateMachineTask+0x680>)
 800116e:	f001 fb17 	bl	80027a0 <send_UART3>
                osDelay(500);
 8001172:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001176:	f004 fb8f 	bl	8005898 <osDelay>
                state++;
 800117a:	4b59      	ldr	r3, [pc, #356]	@ (80012e0 <StateMachineTask+0x65c>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	3301      	adds	r3, #1
 8001180:	b2da      	uxtb	r2, r3
 8001182:	4b57      	ldr	r3, [pc, #348]	@ (80012e0 <StateMachineTask+0x65c>)
 8001184:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8001186:	4b57      	ldr	r3, [pc, #348]	@ (80012e4 <StateMachineTask+0x660>)
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 800118c:	e07d      	b.n	800128a <StateMachineTask+0x606>

    case 9: // Cellule JOUR
    	if(!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin)){
 800118e:	2120      	movs	r1, #32
 8001190:	485d      	ldr	r0, [pc, #372]	@ (8001308 <StateMachineTask+0x684>)
 8001192:	f002 f985 	bl	80034a0 <HAL_GPIO_ReadPin>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d178      	bne.n	800128e <StateMachineTask+0x60a>
    	Check_UART1_Timeout();
 800119c:	f001 fbce 	bl	800293c <Check_UART1_Timeout>
    	        if (message_complete1)
 80011a0:	4b53      	ldr	r3, [pc, #332]	@ (80012f0 <StateMachineTask+0x66c>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d072      	beq.n	800128e <StateMachineTask+0x60a>
    	        {
    	            message_complete1 = 0;
 80011a8:	4b51      	ldr	r3, [pc, #324]	@ (80012f0 <StateMachineTask+0x66c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]

    	            TrameDataSTS data = {0};
 80011ae:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011b2:	226c      	movs	r2, #108	@ 0x6c
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f007 fb2d 	bl	8008816 <memset>
    	            parse_data_STS((char *)rx_buffer1, &data);
 80011bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011c0:	4619      	mov	r1, r3
 80011c2:	484c      	ldr	r0, [pc, #304]	@ (80012f4 <StateMachineTask+0x670>)
 80011c4:	f000 fb84 	bl	80018d0 <parse_data_STS>

    	            if(data.cel_mode == 'J'){
 80011c8:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80011cc:	2b4a      	cmp	r3, #74	@ 0x4a
 80011ce:	d110      	bne.n	80011f2 <StateMachineTask+0x56e>
    	            	send_UART3("Cellule JOUR --> OK\r\n");
 80011d0:	484e      	ldr	r0, [pc, #312]	@ (800130c <StateMachineTask+0x688>)
 80011d2:	f001 fae5 	bl	80027a0 <send_UART3>
    	            	osDelay(500);
 80011d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011da:	f004 fb5d 	bl	8005898 <osDelay>
    	            	state++;
 80011de:	4b40      	ldr	r3, [pc, #256]	@ (80012e0 <StateMachineTask+0x65c>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4b3e      	ldr	r3, [pc, #248]	@ (80012e0 <StateMachineTask+0x65c>)
 80011e8:	701a      	strb	r2, [r3, #0]
    	            	action_done = 0;
 80011ea:	4b3e      	ldr	r3, [pc, #248]	@ (80012e4 <StateMachineTask+0x660>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
    	            	send_UART3("Défaut cellule en NUIT, veuillez réessayer\r\n");
    	            	action_done = 0;
    	            }
    	        }
    	}
    	break;
 80011f0:	e04d      	b.n	800128e <StateMachineTask+0x60a>
    	            	send_UART3("Défaut cellule en NUIT, veuillez réessayer\r\n");
 80011f2:	4847      	ldr	r0, [pc, #284]	@ (8001310 <StateMachineTask+0x68c>)
 80011f4:	f001 fad4 	bl	80027a0 <send_UART3>
    	            	action_done = 0;
 80011f8:	4b3a      	ldr	r3, [pc, #232]	@ (80012e4 <StateMachineTask+0x660>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
    	break;
 80011fe:	e046      	b.n	800128e <StateMachineTask+0x60a>

    case 10: //Cellule NUIT
    	if(!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin)){
 8001200:	2120      	movs	r1, #32
 8001202:	4841      	ldr	r0, [pc, #260]	@ (8001308 <StateMachineTask+0x684>)
 8001204:	f002 f94c 	bl	80034a0 <HAL_GPIO_ReadPin>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d141      	bne.n	8001292 <StateMachineTask+0x60e>
        	Check_UART1_Timeout();
 800120e:	f001 fb95 	bl	800293c <Check_UART1_Timeout>
        	        if (message_complete1)
 8001212:	4b37      	ldr	r3, [pc, #220]	@ (80012f0 <StateMachineTask+0x66c>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d03b      	beq.n	8001292 <StateMachineTask+0x60e>
        	        {
        	            message_complete1 = 0;
 800121a:	4b35      	ldr	r3, [pc, #212]	@ (80012f0 <StateMachineTask+0x66c>)
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]

        	            TrameDataSTS data = {0};
 8001220:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001224:	226c      	movs	r2, #108	@ 0x6c
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f007 faf4 	bl	8008816 <memset>
        	            parse_data_STS((char *)rx_buffer1, &data);
 800122e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001232:	4619      	mov	r1, r3
 8001234:	482f      	ldr	r0, [pc, #188]	@ (80012f4 <StateMachineTask+0x670>)
 8001236:	f000 fb4b 	bl	80018d0 <parse_data_STS>

        	            if(data.cel_mode == 'N'){
 800123a:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800123e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001240:	d110      	bne.n	8001264 <StateMachineTask+0x5e0>
        	            	send_UART3("Cellule NUIT --> OK\r\n");
 8001242:	4834      	ldr	r0, [pc, #208]	@ (8001314 <StateMachineTask+0x690>)
 8001244:	f001 faac 	bl	80027a0 <send_UART3>
        	                osDelay(500);
 8001248:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800124c:	f004 fb24 	bl	8005898 <osDelay>
        	            	state++;
 8001250:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <StateMachineTask+0x65c>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	b2da      	uxtb	r2, r3
 8001258:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <StateMachineTask+0x65c>)
 800125a:	701a      	strb	r2, [r3, #0]
        	            	action_done = 0;
 800125c:	4b21      	ldr	r3, [pc, #132]	@ (80012e4 <StateMachineTask+0x660>)
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]
        	            	send_UART3("Défaut cellule en JOUR, veuillez réessayer\r\n");
        	            	action_done = 0;
        	            }
        	        }
    	}
      break;
 8001262:	e016      	b.n	8001292 <StateMachineTask+0x60e>
        	            	send_UART3("Défaut cellule en JOUR, veuillez réessayer\r\n");
 8001264:	482c      	ldr	r0, [pc, #176]	@ (8001318 <StateMachineTask+0x694>)
 8001266:	f001 fa9b 	bl	80027a0 <send_UART3>
        	            	action_done = 0;
 800126a:	4b1e      	ldr	r3, [pc, #120]	@ (80012e4 <StateMachineTask+0x660>)
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]
      break;
 8001270:	e00f      	b.n	8001292 <StateMachineTask+0x60e>
        break;
 8001272:	bf00      	nop
 8001274:	e00e      	b.n	8001294 <StateMachineTask+0x610>
        break;
 8001276:	bf00      	nop
 8001278:	e00c      	b.n	8001294 <StateMachineTask+0x610>
        break;
 800127a:	bf00      	nop
 800127c:	e00a      	b.n	8001294 <StateMachineTask+0x610>
        break;
 800127e:	bf00      	nop
 8001280:	e008      	b.n	8001294 <StateMachineTask+0x610>
        break;
 8001282:	bf00      	nop
 8001284:	e006      	b.n	8001294 <StateMachineTask+0x610>
        break;
 8001286:	bf00      	nop
 8001288:	e004      	b.n	8001294 <StateMachineTask+0x610>
        break;
 800128a:	bf00      	nop
 800128c:	e002      	b.n	8001294 <StateMachineTask+0x610>
    	break;
 800128e:	bf00      	nop
 8001290:	e000      	b.n	8001294 <StateMachineTask+0x610>
      break;
 8001292:	bf00      	nop
    }



    //--------------------------- ACTIONS
    switch (state)
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <StateMachineTask+0x65c>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b0c      	cmp	r3, #12
 800129a:	f200 82d1 	bhi.w	8001840 <StateMachineTask+0xbbc>
 800129e:	a201      	add	r2, pc, #4	@ (adr r2, 80012a4 <StateMachineTask+0x620>)
 80012a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a4:	0800131d 	.word	0x0800131d
 80012a8:	08001393 	.word	0x08001393
 80012ac:	0800149d 	.word	0x0800149d
 80012b0:	080014cf 	.word	0x080014cf
 80012b4:	08001525 	.word	0x08001525
 80012b8:	0800157b 	.word	0x0800157b
 80012bc:	08001635 	.word	0x08001635
 80012c0:	08001691 	.word	0x08001691
 80012c4:	080016dd 	.word	0x080016dd
 80012c8:	08001763 	.word	0x08001763
 80012cc:	080017b1 	.word	0x080017b1
 80012d0:	080017e1 	.word	0x080017e1
 80012d4:	0800180b 	.word	0x0800180b
 80012d8:	0800c1b0 	.word	0x0800c1b0
 80012dc:	0800c1c8 	.word	0x0800c1c8
 80012e0:	200001f4 	.word	0x200001f4
 80012e4:	20000201 	.word	0x20000201
 80012e8:	20000202 	.word	0x20000202
 80012ec:	0800c1dc 	.word	0x0800c1dc
 80012f0:	2000036c 	.word	0x2000036c
 80012f4:	20000370 	.word	0x20000370
 80012f8:	0800c234 	.word	0x0800c234
 80012fc:	0800c250 	.word	0x0800c250
 8001300:	0800c268 	.word	0x0800c268
 8001304:	0800c284 	.word	0x0800c284
 8001308:	40010800 	.word	0x40010800
 800130c:	0800c29c 	.word	0x0800c29c
 8001310:	0800c2b4 	.word	0x0800c2b4
 8001314:	0800c2e4 	.word	0x0800c2e4
 8001318:	0800c2fc 	.word	0x0800c2fc
    {
    case 0:
    	if (!action_done)
 800131c:	4bad      	ldr	r3, [pc, #692]	@ (80015d4 <StateMachineTask+0x950>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	f083 0301 	eor.w	r3, r3, #1
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 828c 	beq.w	8001844 <StateMachineTask+0xbc0>
    	{
    		//On met bien les I/0 par défaut
    	HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001332:	48a9      	ldr	r0, [pc, #676]	@ (80015d8 <StateMachineTask+0x954>)
 8001334:	f002 f8cb 	bl	80034ce <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8001338:	2201      	movs	r2, #1
 800133a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800133e:	48a6      	ldr	r0, [pc, #664]	@ (80015d8 <StateMachineTask+0x954>)
 8001340:	f002 f8c5 	bl	80034ce <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001344:	2201      	movs	r2, #1
 8001346:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800134a:	48a4      	ldr	r0, [pc, #656]	@ (80015dc <StateMachineTask+0x958>)
 800134c:	f002 f8bf 	bl	80034ce <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	2108      	movs	r1, #8
 8001354:	48a0      	ldr	r0, [pc, #640]	@ (80015d8 <StateMachineTask+0x954>)
 8001356:	f002 f8ba 	bl	80034ce <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	2120      	movs	r1, #32
 800135e:	489e      	ldr	r0, [pc, #632]	@ (80015d8 <StateMachineTask+0x954>)
 8001360:	f002 f8b5 	bl	80034ce <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	2140      	movs	r1, #64	@ 0x40
 8001368:	489b      	ldr	r0, [pc, #620]	@ (80015d8 <StateMachineTask+0x954>)
 800136a:	f002 f8b0 	bl	80034ce <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	2180      	movs	r1, #128	@ 0x80
 8001372:	4899      	ldr	r0, [pc, #612]	@ (80015d8 <StateMachineTask+0x954>)
 8001374:	f002 f8ab 	bl	80034ce <HAL_GPIO_WritePin>


            send_UART3("---- ETAPE 0 ----\n");
 8001378:	4899      	ldr	r0, [pc, #612]	@ (80015e0 <StateMachineTask+0x95c>)
 800137a:	f001 fa11 	bl	80027a0 <send_UART3>
            osDelay(10);
 800137e:	200a      	movs	r0, #10
 8001380:	f004 fa8a 	bl	8005898 <osDelay>
            send_UART3("Appuyer sur le bouton pour commencer\n");
 8001384:	4897      	ldr	r0, [pc, #604]	@ (80015e4 <StateMachineTask+0x960>)
 8001386:	f001 fa0b 	bl	80027a0 <send_UART3>
            action_done = 1;
 800138a:	4b92      	ldr	r3, [pc, #584]	@ (80015d4 <StateMachineTask+0x950>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001390:	e258      	b.n	8001844 <StateMachineTask+0xbc0>
    case 1:
        if (!action_done)
 8001392:	4b90      	ldr	r3, [pc, #576]	@ (80015d4 <StateMachineTask+0x950>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	f083 0301 	eor.w	r3, r3, #1
 800139a:	b2db      	uxtb	r3, r3
 800139c:	2b00      	cmp	r3, #0
 800139e:	d008      	beq.n	80013b2 <StateMachineTask+0x72e>
        {
        	send_UART3("---- ETAPE 1 ----\n");
 80013a0:	4891      	ldr	r0, [pc, #580]	@ (80015e8 <StateMachineTask+0x964>)
 80013a2:	f001 f9fd 	bl	80027a0 <send_UART3>
            send_UART3("Entrez le PER (juste la valeur sur 8 digits)\n");
 80013a6:	4891      	ldr	r0, [pc, #580]	@ (80015ec <StateMachineTask+0x968>)
 80013a8:	f001 f9fa 	bl	80027a0 <send_UART3>
            action_done = 1;
 80013ac:	4b89      	ldr	r3, [pc, #548]	@ (80015d4 <StateMachineTask+0x950>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	701a      	strb	r2, [r3, #0]
        }

        if (message_complete3)
 80013b2:	4b8f      	ldr	r3, [pc, #572]	@ (80015f0 <StateMachineTask+0x96c>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 8246 	beq.w	8001848 <StateMachineTask+0xbc4>
        {
            message_complete3 = 0;
 80013bc:	4b8c      	ldr	r3, [pc, #560]	@ (80015f0 <StateMachineTask+0x96c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
            // Nettoyer la chaîne des caractères \r et \n
            char cleaned_buffer[20];
            int i = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
            // Copier les caractères sauf \r et \n
            for (int j = 0; j < strlen((char *)rx_buffer3); j++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80013ce:	e021      	b.n	8001414 <StateMachineTask+0x790>
            {
                if (rx_buffer3[j] != '\r' && rx_buffer3[j] != '\n')
 80013d0:	4a88      	ldr	r2, [pc, #544]	@ (80015f4 <StateMachineTask+0x970>)
 80013d2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80013d6:	4413      	add	r3, r2
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b0d      	cmp	r3, #13
 80013dc:	d015      	beq.n	800140a <StateMachineTask+0x786>
 80013de:	4a85      	ldr	r2, [pc, #532]	@ (80015f4 <StateMachineTask+0x970>)
 80013e0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80013e4:	4413      	add	r3, r2
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b0a      	cmp	r3, #10
 80013ea:	d00e      	beq.n	800140a <StateMachineTask+0x786>
                {
                    cleaned_buffer[i++] = rx_buffer3[j];
 80013ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80013f6:	497f      	ldr	r1, [pc, #508]	@ (80015f4 <StateMachineTask+0x970>)
 80013f8:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 80013fc:	440a      	add	r2, r1
 80013fe:	7812      	ldrb	r2, [r2, #0]
 8001400:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8001404:	443b      	add	r3, r7
 8001406:	f803 2c54 	strb.w	r2, [r3, #-84]
            for (int j = 0; j < strlen((char *)rx_buffer3); j++)
 800140a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800140e:	3301      	adds	r3, #1
 8001410:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001414:	4877      	ldr	r0, [pc, #476]	@ (80015f4 <StateMachineTask+0x970>)
 8001416:	f7fe fea5 	bl	8000164 <strlen>
 800141a:	4602      	mov	r2, r0
 800141c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001420:	429a      	cmp	r2, r3
 8001422:	d8d5      	bhi.n	80013d0 <StateMachineTask+0x74c>
                }
            }
            cleaned_buffer[i] = '\0'; // Terminer la chaîne propre
 8001424:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 8001428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800142c:	4413      	add	r3, r2
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]

            // Vérifier la longueur après nettoyage
            if (strlen(cleaned_buffer) == MAX_PER_LENGTH)
 8001432:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001436:	4618      	mov	r0, r3
 8001438:	f7fe fe94 	bl	8000164 <strlen>
 800143c:	4603      	mov	r3, r0
 800143e:	2b08      	cmp	r3, #8
 8001440:	d128      	bne.n	8001494 <StateMachineTask+0x810>
            {
                strncpy(per_value, cleaned_buffer, MAX_PER_LENGTH);
 8001442:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001446:	2208      	movs	r2, #8
 8001448:	4619      	mov	r1, r3
 800144a:	486b      	ldr	r0, [pc, #428]	@ (80015f8 <StateMachineTask+0x974>)
 800144c:	f007 fa0a 	bl	8008864 <strncpy>

                char cmd[30];
                sprintf(cmd, "PER=%s\r", per_value);
 8001450:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001454:	4a68      	ldr	r2, [pc, #416]	@ (80015f8 <StateMachineTask+0x974>)
 8001456:	4969      	ldr	r1, [pc, #420]	@ (80015fc <StateMachineTask+0x978>)
 8001458:	4618      	mov	r0, r3
 800145a:	f007 f949 	bl	80086f0 <siprintf>
                send_UART1(cmd);
 800145e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001462:	4618      	mov	r0, r3
 8001464:	f001 f926 	bl	80026b4 <send_UART1>
                osDelay(10);
 8001468:	200a      	movs	r0, #10
 800146a:	f004 fa15 	bl	8005898 <osDelay>
                send_UART1(cmd);
 800146e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001472:	4618      	mov	r0, r3
 8001474:	f001 f91e 	bl	80026b4 <send_UART1>
                send_UART3("PER envoye. Attente confirmation…\n");
 8001478:	4861      	ldr	r0, [pc, #388]	@ (8001600 <StateMachineTask+0x97c>)
 800147a:	f001 f991 	bl	80027a0 <send_UART3>
                osDelay(1000);
 800147e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001482:	f004 fa09 	bl	8005898 <osDelay>
                send_UART1("PER\r");
 8001486:	485f      	ldr	r0, [pc, #380]	@ (8001604 <StateMachineTask+0x980>)
 8001488:	f001 f914 	bl	80026b4 <send_UART1>
                osDelay(50);
 800148c:	2032      	movs	r0, #50	@ 0x32
 800148e:	f004 fa03 	bl	8005898 <osDelay>
            else
            {
                send_UART3("Format invalide. Le PER doit faire 8 digits, recommencez…\n");
            }
        }
        break;
 8001492:	e1d9      	b.n	8001848 <StateMachineTask+0xbc4>
                send_UART3("Format invalide. Le PER doit faire 8 digits, recommencez…\n");
 8001494:	485c      	ldr	r0, [pc, #368]	@ (8001608 <StateMachineTask+0x984>)
 8001496:	f001 f983 	bl	80027a0 <send_UART3>
        break;
 800149a:	e1d5      	b.n	8001848 <StateMachineTask+0xbc4>

    case 2:
        if (!action_done)
 800149c:	4b4d      	ldr	r3, [pc, #308]	@ (80015d4 <StateMachineTask+0x950>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	f083 0301 	eor.w	r3, r3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f000 81d0 	beq.w	800184c <StateMachineTask+0xbc8>
        {
        	send_UART3("---- ETAPE 2 ----\n");
 80014ac:	4857      	ldr	r0, [pc, #348]	@ (800160c <StateMachineTask+0x988>)
 80014ae:	f001 f977 	bl	80027a0 <send_UART3>
            send_UART3("Test STS en cours ...\n");
 80014b2:	4857      	ldr	r0, [pc, #348]	@ (8001610 <StateMachineTask+0x98c>)
 80014b4:	f001 f974 	bl	80027a0 <send_UART3>
            osDelay(500);
 80014b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014bc:	f004 f9ec 	bl	8005898 <osDelay>
            send_UART1("STS\r");
 80014c0:	4854      	ldr	r0, [pc, #336]	@ (8001614 <StateMachineTask+0x990>)
 80014c2:	f001 f8f7 	bl	80026b4 <send_UART1>
            action_done = 1;
 80014c6:	4b43      	ldr	r3, [pc, #268]	@ (80015d4 <StateMachineTask+0x950>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	701a      	strb	r2, [r3, #0]
        }
        break;
 80014cc:	e1be      	b.n	800184c <StateMachineTask+0xbc8>
    case 3:
        if (!action_done)
 80014ce:	4b41      	ldr	r3, [pc, #260]	@ (80015d4 <StateMachineTask+0x950>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	f083 0301 	eor.w	r3, r3, #1
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00c      	beq.n	80014f6 <StateMachineTask+0x872>
        {
        	send_UART3("---- ETAPE 3 ----\n");
 80014dc:	484e      	ldr	r0, [pc, #312]	@ (8001618 <StateMachineTask+0x994>)
 80014de:	f001 f95f 	bl	80027a0 <send_UART3>
            send_UART3("Mettez les DIPs a OFF et appuyez sur le bouton\n");
 80014e2:	484e      	ldr	r0, [pc, #312]	@ (800161c <StateMachineTask+0x998>)
 80014e4:	f001 f95c 	bl	80027a0 <send_UART3>
            osDelay(500);
 80014e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014ec:	f004 f9d4 	bl	8005898 <osDelay>
            action_done = 1;
 80014f0:	4b38      	ldr	r3, [pc, #224]	@ (80015d4 <StateMachineTask+0x950>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
        }
        if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) && !bp_pressed)
 80014f6:	2120      	movs	r1, #32
 80014f8:	4838      	ldr	r0, [pc, #224]	@ (80015dc <StateMachineTask+0x958>)
 80014fa:	f001 ffd1 	bl	80034a0 <HAL_GPIO_ReadPin>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	f040 81a5 	bne.w	8001850 <StateMachineTask+0xbcc>
 8001506:	4b46      	ldr	r3, [pc, #280]	@ (8001620 <StateMachineTask+0x99c>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	f083 0301 	eor.w	r3, r3, #1
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 819d 	beq.w	8001850 <StateMachineTask+0xbcc>
        {
            bp_pressed = 1;
 8001516:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <StateMachineTask+0x99c>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
            send_UART1("STS\r");
 800151c:	483d      	ldr	r0, [pc, #244]	@ (8001614 <StateMachineTask+0x990>)
 800151e:	f001 f8c9 	bl	80026b4 <send_UART1>
        }

        break;
 8001522:	e195      	b.n	8001850 <StateMachineTask+0xbcc>

    case 4:
        if (!action_done)
 8001524:	4b2b      	ldr	r3, [pc, #172]	@ (80015d4 <StateMachineTask+0x950>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00c      	beq.n	800154c <StateMachineTask+0x8c8>
        {
        	send_UART3("---- ETAPE 4 ----\n");
 8001532:	483c      	ldr	r0, [pc, #240]	@ (8001624 <StateMachineTask+0x9a0>)
 8001534:	f001 f934 	bl	80027a0 <send_UART3>
            send_UART3("Mettez les DIPs a ON, appuyez sur le BP reset et appuyez sur le bouton\n");
 8001538:	483b      	ldr	r0, [pc, #236]	@ (8001628 <StateMachineTask+0x9a4>)
 800153a:	f001 f931 	bl	80027a0 <send_UART3>
            osDelay(500);
 800153e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001542:	f004 f9a9 	bl	8005898 <osDelay>
            action_done = 1;
 8001546:	4b23      	ldr	r3, [pc, #140]	@ (80015d4 <StateMachineTask+0x950>)
 8001548:	2201      	movs	r2, #1
 800154a:	701a      	strb	r2, [r3, #0]
        }
        if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) && !bp_pressed)
 800154c:	2120      	movs	r1, #32
 800154e:	4823      	ldr	r0, [pc, #140]	@ (80015dc <StateMachineTask+0x958>)
 8001550:	f001 ffa6 	bl	80034a0 <HAL_GPIO_ReadPin>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	f040 817c 	bne.w	8001854 <StateMachineTask+0xbd0>
 800155c:	4b30      	ldr	r3, [pc, #192]	@ (8001620 <StateMachineTask+0x99c>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	f083 0301 	eor.w	r3, r3, #1
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 8174 	beq.w	8001854 <StateMachineTask+0xbd0>
        {
            bp_pressed = 1;
 800156c:	4b2c      	ldr	r3, [pc, #176]	@ (8001620 <StateMachineTask+0x99c>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
            send_UART1("STS\r");
 8001572:	4828      	ldr	r0, [pc, #160]	@ (8001614 <StateMachineTask+0x990>)
 8001574:	f001 f89e 	bl	80026b4 <send_UART1>
        }

        break;
 8001578:	e16c      	b.n	8001854 <StateMachineTask+0xbd0>
    case 5: // Entrées à OFF
        if (!action_done)
 800157a:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <StateMachineTask+0x950>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	f083 0301 	eor.w	r3, r3, #1
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8167 	beq.w	8001858 <StateMachineTask+0xbd4>
        {
        	send_UART3("---- ETAPE 5 ----\n");
 800158a:	4828      	ldr	r0, [pc, #160]	@ (800162c <StateMachineTask+0x9a8>)
 800158c:	f001 f908 	bl	80027a0 <send_UART3>
        	osDelay(250);
 8001590:	20fa      	movs	r0, #250	@ 0xfa
 8001592:	f004 f981 	bl	8005898 <osDelay>
            send_UART3("Test entrees à OFF en cours...\n");
 8001596:	4826      	ldr	r0, [pc, #152]	@ (8001630 <StateMachineTask+0x9ac>)
 8001598:	f001 f902 	bl	80027a0 <send_UART3>
            // Activation de toutes les entrées
            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 800159c:	2201      	movs	r2, #1
 800159e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015a2:	480d      	ldr	r0, [pc, #52]	@ (80015d8 <StateMachineTask+0x954>)
 80015a4:	f001 ff93 	bl	80034ce <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 80015a8:	2201      	movs	r2, #1
 80015aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015ae:	480b      	ldr	r0, [pc, #44]	@ (80015dc <StateMachineTask+0x958>)
 80015b0:	f001 ff8d 	bl	80034ce <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 80015b4:	2201      	movs	r2, #1
 80015b6:	2108      	movs	r1, #8
 80015b8:	4807      	ldr	r0, [pc, #28]	@ (80015d8 <StateMachineTask+0x954>)
 80015ba:	f001 ff88 	bl	80034ce <HAL_GPIO_WritePin>
            osDelay(1000);
 80015be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015c2:	f004 f969 	bl	8005898 <osDelay>
            send_UART1("STS\r");
 80015c6:	4813      	ldr	r0, [pc, #76]	@ (8001614 <StateMachineTask+0x990>)
 80015c8:	f001 f874 	bl	80026b4 <send_UART1>
            action_done = 1;
 80015cc:	4b01      	ldr	r3, [pc, #4]	@ (80015d4 <StateMachineTask+0x950>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80015d2:	e141      	b.n	8001858 <StateMachineTask+0xbd4>
 80015d4:	20000201 	.word	0x20000201
 80015d8:	40010c00 	.word	0x40010c00
 80015dc:	40010800 	.word	0x40010800
 80015e0:	0800c32c 	.word	0x0800c32c
 80015e4:	0800c340 	.word	0x0800c340
 80015e8:	0800c368 	.word	0x0800c368
 80015ec:	0800c37c 	.word	0x0800c37c
 80015f0:	200004ec 	.word	0x200004ec
 80015f4:	200004f0 	.word	0x200004f0
 80015f8:	200001f8 	.word	0x200001f8
 80015fc:	0800c3ac 	.word	0x0800c3ac
 8001600:	0800c3b4 	.word	0x0800c3b4
 8001604:	0800c3dc 	.word	0x0800c3dc
 8001608:	0800c3e4 	.word	0x0800c3e4
 800160c:	0800c424 	.word	0x0800c424
 8001610:	0800c438 	.word	0x0800c438
 8001614:	0800c450 	.word	0x0800c450
 8001618:	0800c458 	.word	0x0800c458
 800161c:	0800c46c 	.word	0x0800c46c
 8001620:	20000202 	.word	0x20000202
 8001624:	0800c49c 	.word	0x0800c49c
 8001628:	0800c4b0 	.word	0x0800c4b0
 800162c:	0800c4f8 	.word	0x0800c4f8
 8001630:	0800c50c 	.word	0x0800c50c

    case 6: // Entrées à ON
        if (!action_done)
 8001634:	4b92      	ldr	r3, [pc, #584]	@ (8001880 <StateMachineTask+0xbfc>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	f083 0301 	eor.w	r3, r3, #1
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 810c 	beq.w	800185c <StateMachineTask+0xbd8>
        {
        	send_UART3("---- ETAPE 6 ----\n");
 8001644:	488f      	ldr	r0, [pc, #572]	@ (8001884 <StateMachineTask+0xc00>)
 8001646:	f001 f8ab 	bl	80027a0 <send_UART3>
            send_UART3("Test entrees à ON en cours...\r\n");
 800164a:	488f      	ldr	r0, [pc, #572]	@ (8001888 <StateMachineTask+0xc04>)
 800164c:	f001 f8a8 	bl	80027a0 <send_UART3>
            osDelay(1000);
 8001650:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001654:	f004 f920 	bl	8005898 <osDelay>
            // Activation de toutes les entrées
            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800165e:	488b      	ldr	r0, [pc, #556]	@ (800188c <StateMachineTask+0xc08>)
 8001660:	f001 ff35 	bl	80034ce <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800166a:	4889      	ldr	r0, [pc, #548]	@ (8001890 <StateMachineTask+0xc0c>)
 800166c:	f001 ff2f 	bl	80034ce <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8001670:	2200      	movs	r2, #0
 8001672:	2108      	movs	r1, #8
 8001674:	4885      	ldr	r0, [pc, #532]	@ (800188c <StateMachineTask+0xc08>)
 8001676:	f001 ff2a 	bl	80034ce <HAL_GPIO_WritePin>
            osDelay(500);
 800167a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800167e:	f004 f90b 	bl	8005898 <osDelay>
            send_UART1("STS\r");
 8001682:	4884      	ldr	r0, [pc, #528]	@ (8001894 <StateMachineTask+0xc10>)
 8001684:	f001 f816 	bl	80026b4 <send_UART1>
            action_done = 1;
 8001688:	4b7d      	ldr	r3, [pc, #500]	@ (8001880 <StateMachineTask+0xbfc>)
 800168a:	2201      	movs	r2, #1
 800168c:	701a      	strb	r2, [r3, #0]
        }
        break;
 800168e:	e0e5      	b.n	800185c <StateMachineTask+0xbd8>
    case 7:
    	if (!action_done)
 8001690:	4b7b      	ldr	r3, [pc, #492]	@ (8001880 <StateMachineTask+0xbfc>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	f083 0301 	eor.w	r3, r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 80e0 	beq.w	8001860 <StateMachineTask+0xbdc>
    	        {
    		        // On réinitialise les entrées précédemment sur ON
    		    	HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 80016a0:	2201      	movs	r2, #1
 80016a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016a6:	4879      	ldr	r0, [pc, #484]	@ (800188c <StateMachineTask+0xc08>)
 80016a8:	f001 ff11 	bl	80034ce <HAL_GPIO_WritePin>
    		    	HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 80016ac:	2201      	movs	r2, #1
 80016ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016b2:	4877      	ldr	r0, [pc, #476]	@ (8001890 <StateMachineTask+0xc0c>)
 80016b4:	f001 ff0b 	bl	80034ce <HAL_GPIO_WritePin>
    		    	HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 80016b8:	2201      	movs	r2, #1
 80016ba:	2108      	movs	r1, #8
 80016bc:	4873      	ldr	r0, [pc, #460]	@ (800188c <StateMachineTask+0xc08>)
 80016be:	f001 ff06 	bl	80034ce <HAL_GPIO_WritePin>
    		    	send_UART3("---- ETAPE 7 ----\n");
 80016c2:	4875      	ldr	r0, [pc, #468]	@ (8001898 <StateMachineTask+0xc14>)
 80016c4:	f001 f86c 	bl	80027a0 <send_UART3>
    		        send_UART3("Test du décompteur...\n Veuillez valider en appuyant sur le BP si toutes les leds s'allument correctement et dans le bon ordre sur le décompteur");
 80016c8:	4874      	ldr	r0, [pc, #464]	@ (800189c <StateMachineTask+0xc18>)
 80016ca:	f001 f869 	bl	80027a0 <send_UART3>
    		        send_UART1("TST=1\r");
 80016ce:	4874      	ldr	r0, [pc, #464]	@ (80018a0 <StateMachineTask+0xc1c>)
 80016d0:	f000 fff0 	bl	80026b4 <send_UART1>
    		        action_done = 1;
 80016d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001880 <StateMachineTask+0xbfc>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	701a      	strb	r2, [r3, #0]
    	        }
    	        break;
 80016da:	e0c1      	b.n	8001860 <StateMachineTask+0xbdc>
    case 8: // Défauts ampoules
    	if (!action_done)
 80016dc:	4b68      	ldr	r3, [pc, #416]	@ (8001880 <StateMachineTask+0xbfc>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	f083 0301 	eor.w	r3, r3, #1
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 80bc 	beq.w	8001864 <StateMachineTask+0xbe0>
    	{
    		send_UART1("TST=0\r"); // On arrête le test décompteur
 80016ec:	486d      	ldr	r0, [pc, #436]	@ (80018a4 <StateMachineTask+0xc20>)
 80016ee:	f000 ffe1 	bl	80026b4 <send_UART1>
    		send_UART3("---- ETAPE 8 ----\n");
 80016f2:	486d      	ldr	r0, [pc, #436]	@ (80018a8 <StateMachineTask+0xc24>)
 80016f4:	f001 f854 	bl	80027a0 <send_UART3>
    		send_UART3("Test des ampoules ...\n\r Verifiez que les ampoules s'éteignent et se rallument et que le défaut sur l'écran LCD de la carte corresponde bien a la bonne optique\n\rEnsuite appuyez sur le bouton pour valider\n\r");
 80016f8:	486c      	ldr	r0, [pc, #432]	@ (80018ac <StateMachineTask+0xc28>)
 80016fa:	f001 f851 	bl	80027a0 <send_UART3>
    		osDelay(2500);
 80016fe:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001702:	f004 f8c9 	bl	8005898 <osDelay>
    		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8001706:	2201      	movs	r2, #1
 8001708:	2120      	movs	r1, #32
 800170a:	4860      	ldr	r0, [pc, #384]	@ (800188c <StateMachineTask+0xc08>)
 800170c:	f001 fedf 	bl	80034ce <HAL_GPIO_WritePin>
    		osDelay(2500);
 8001710:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001714:	f004 f8c0 	bl	8005898 <osDelay>
    		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8001718:	2200      	movs	r2, #0
 800171a:	2120      	movs	r1, #32
 800171c:	485b      	ldr	r0, [pc, #364]	@ (800188c <StateMachineTask+0xc08>)
 800171e:	f001 fed6 	bl	80034ce <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_SET);
 8001722:	2201      	movs	r2, #1
 8001724:	2140      	movs	r1, #64	@ 0x40
 8001726:	4859      	ldr	r0, [pc, #356]	@ (800188c <StateMachineTask+0xc08>)
 8001728:	f001 fed1 	bl	80034ce <HAL_GPIO_WritePin>
    		osDelay(2500);
 800172c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001730:	f004 f8b2 	bl	8005898 <osDelay>
    		HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 8001734:	2200      	movs	r2, #0
 8001736:	2140      	movs	r1, #64	@ 0x40
 8001738:	4854      	ldr	r0, [pc, #336]	@ (800188c <StateMachineTask+0xc08>)
 800173a:	f001 fec8 	bl	80034ce <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_SET);
 800173e:	2201      	movs	r2, #1
 8001740:	2180      	movs	r1, #128	@ 0x80
 8001742:	4852      	ldr	r0, [pc, #328]	@ (800188c <StateMachineTask+0xc08>)
 8001744:	f001 fec3 	bl	80034ce <HAL_GPIO_WritePin>
    		osDelay(2500);
 8001748:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800174c:	f004 f8a4 	bl	8005898 <osDelay>
    		HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 8001750:	2200      	movs	r2, #0
 8001752:	2180      	movs	r1, #128	@ 0x80
 8001754:	484d      	ldr	r0, [pc, #308]	@ (800188c <StateMachineTask+0xc08>)
 8001756:	f001 feba 	bl	80034ce <HAL_GPIO_WritePin>
    		action_done = 1;
 800175a:	4b49      	ldr	r3, [pc, #292]	@ (8001880 <StateMachineTask+0xbfc>)
 800175c:	2201      	movs	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 8001760:	e080      	b.n	8001864 <StateMachineTask+0xbe0>
    case 9: // Test cellule Jour
    	// on remet les relais à l'état initial
    	if(!action_done){
 8001762:	4b47      	ldr	r3, [pc, #284]	@ (8001880 <StateMachineTask+0xbfc>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	f083 0301 	eor.w	r3, r3, #1
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d07b      	beq.n	8001868 <StateMachineTask+0xbe4>
    	osDelay(1000);
 8001770:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001774:	f004 f890 	bl	8005898 <osDelay>
    	HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	2120      	movs	r1, #32
 800177c:	4843      	ldr	r0, [pc, #268]	@ (800188c <StateMachineTask+0xc08>)
 800177e:	f001 fea6 	bl	80034ce <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	2140      	movs	r1, #64	@ 0x40
 8001786:	4841      	ldr	r0, [pc, #260]	@ (800188c <StateMachineTask+0xc08>)
 8001788:	f001 fea1 	bl	80034ce <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 800178c:	2200      	movs	r2, #0
 800178e:	2180      	movs	r1, #128	@ 0x80
 8001790:	483e      	ldr	r0, [pc, #248]	@ (800188c <StateMachineTask+0xc08>)
 8001792:	f001 fe9c 	bl	80034ce <HAL_GPIO_WritePin>
    	send_UART3("---- ETAPE 9 ----\n");
 8001796:	4846      	ldr	r0, [pc, #280]	@ (80018b0 <StateMachineTask+0xc2c>)
 8001798:	f001 f802 	bl	80027a0 <send_UART3>
    	send_UART3("Test cellule JOUR, veuillez exposer la cellule a la lumière\r\nappuyez sur le bouton pour tester\r\n");
 800179c:	4845      	ldr	r0, [pc, #276]	@ (80018b4 <StateMachineTask+0xc30>)
 800179e:	f000 ffff 	bl	80027a0 <send_UART3>
    	send_UART1("STS\r");
 80017a2:	483c      	ldr	r0, [pc, #240]	@ (8001894 <StateMachineTask+0xc10>)
 80017a4:	f000 ff86 	bl	80026b4 <send_UART1>
    	action_done = 1;
 80017a8:	4b35      	ldr	r3, [pc, #212]	@ (8001880 <StateMachineTask+0xbfc>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
    	}
    	 break;
 80017ae:	e05b      	b.n	8001868 <StateMachineTask+0xbe4>

    case 10: //Test cellule Nuit
    	if(!action_done){
 80017b0:	4b33      	ldr	r3, [pc, #204]	@ (8001880 <StateMachineTask+0xbfc>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	f083 0301 	eor.w	r3, r3, #1
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d056      	beq.n	800186c <StateMachineTask+0xbe8>
    	osDelay(1000);
 80017be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017c2:	f004 f869 	bl	8005898 <osDelay>
    	send_UART3("---- ETAPE 10 ----\n");
 80017c6:	483c      	ldr	r0, [pc, #240]	@ (80018b8 <StateMachineTask+0xc34>)
 80017c8:	f000 ffea 	bl	80027a0 <send_UART3>
    	send_UART3("Test cellule NUIT, veuillez cacher la cellule et reset la cart\r\nappuyez sur le bouton pour tester");
 80017cc:	483b      	ldr	r0, [pc, #236]	@ (80018bc <StateMachineTask+0xc38>)
 80017ce:	f000 ffe7 	bl	80027a0 <send_UART3>
    	send_UART1("STS\r");
 80017d2:	4830      	ldr	r0, [pc, #192]	@ (8001894 <StateMachineTask+0xc10>)
 80017d4:	f000 ff6e 	bl	80026b4 <send_UART1>
    	action_done=1;
 80017d8:	4b29      	ldr	r3, [pc, #164]	@ (8001880 <StateMachineTask+0xbfc>)
 80017da:	2201      	movs	r2, #1
 80017dc:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 80017de:	e045      	b.n	800186c <StateMachineTask+0xbe8>


    case 11:// Test IR
    	if(!action_done){
 80017e0:	4b27      	ldr	r3, [pc, #156]	@ (8001880 <StateMachineTask+0xbfc>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	f083 0301 	eor.w	r3, r3, #1
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d040      	beq.n	8001870 <StateMachineTask+0xbec>
    	osDelay(1000);
 80017ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017f2:	f004 f851 	bl	8005898 <osDelay>
    	send_UART3("---- ETAPE 11 ----\n");
 80017f6:	4832      	ldr	r0, [pc, #200]	@ (80018c0 <StateMachineTask+0xc3c>)
 80017f8:	f000 ffd2 	bl	80027a0 <send_UART3>
    	send_UART3("Test de l'infrarouge...\n Veuillez valider en appuyant sur le BP si la telecommande fonctionne en emission et reception");
 80017fc:	4831      	ldr	r0, [pc, #196]	@ (80018c4 <StateMachineTask+0xc40>)
 80017fe:	f000 ffcf 	bl	80027a0 <send_UART3>
    	action_done = 1;
 8001802:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <StateMachineTask+0xbfc>)
 8001804:	2201      	movs	r2, #1
 8001806:	701a      	strb	r2, [r3, #0]
    	}
        break;
 8001808:	e032      	b.n	8001870 <StateMachineTask+0xbec>
    case 12:
    	if(!action_done){
 800180a:	4b1d      	ldr	r3, [pc, #116]	@ (8001880 <StateMachineTask+0xbfc>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	f083 0301 	eor.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	d02d      	beq.n	8001874 <StateMachineTask+0xbf0>
    	osDelay(1000);
 8001818:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800181c:	f004 f83c 	bl	8005898 <osDelay>
    	send_UART3("---- ETAPE 12 ----\n");
 8001820:	4829      	ldr	r0, [pc, #164]	@ (80018c8 <StateMachineTask+0xc44>)
 8001822:	f000 ffbd 	bl	80027a0 <send_UART3>
        HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_SET);
 8001826:	2201      	movs	r2, #1
 8001828:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800182c:	4817      	ldr	r0, [pc, #92]	@ (800188c <StateMachineTask+0xc08>)
 800182e:	f001 fe4e 	bl	80034ce <HAL_GPIO_WritePin>
        send_UART3("Test de l'accu...\n Veuillez verifier que vous avez bien le message suppression batterie qui s'affiche à l'écran, si le cas validez");
 8001832:	4826      	ldr	r0, [pc, #152]	@ (80018cc <StateMachineTask+0xc48>)
 8001834:	f000 ffb4 	bl	80027a0 <send_UART3>
    	action_done=1;
 8001838:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <StateMachineTask+0xbfc>)
 800183a:	2201      	movs	r2, #1
 800183c:	701a      	strb	r2, [r3, #0]
    	}
        break;
 800183e:	e019      	b.n	8001874 <StateMachineTask+0xbf0>
    default:
        break;
 8001840:	bf00      	nop
 8001842:	e018      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001844:	bf00      	nop
 8001846:	e016      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001848:	bf00      	nop
 800184a:	e014      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 800184c:	bf00      	nop
 800184e:	e012      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001850:	bf00      	nop
 8001852:	e010      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001854:	bf00      	nop
 8001856:	e00e      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001858:	bf00      	nop
 800185a:	e00c      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 800185c:	bf00      	nop
 800185e:	e00a      	b.n	8001876 <StateMachineTask+0xbf2>
    	        break;
 8001860:	bf00      	nop
 8001862:	e008      	b.n	8001876 <StateMachineTask+0xbf2>
    	break;
 8001864:	bf00      	nop
 8001866:	e006      	b.n	8001876 <StateMachineTask+0xbf2>
    	 break;
 8001868:	bf00      	nop
 800186a:	e004      	b.n	8001876 <StateMachineTask+0xbf2>
    	break;
 800186c:	bf00      	nop
 800186e:	e002      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001870:	bf00      	nop
 8001872:	e000      	b.n	8001876 <StateMachineTask+0xbf2>
        break;
 8001874:	bf00      	nop
    }
}
 8001876:	bf00      	nop
 8001878:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000201 	.word	0x20000201
 8001884:	0800c530 	.word	0x0800c530
 8001888:	0800c544 	.word	0x0800c544
 800188c:	40010c00 	.word	0x40010c00
 8001890:	40010800 	.word	0x40010800
 8001894:	0800c450 	.word	0x0800c450
 8001898:	0800c568 	.word	0x0800c568
 800189c:	0800c57c 	.word	0x0800c57c
 80018a0:	0800c610 	.word	0x0800c610
 80018a4:	0800c618 	.word	0x0800c618
 80018a8:	0800c620 	.word	0x0800c620
 80018ac:	0800c634 	.word	0x0800c634
 80018b0:	0800c704 	.word	0x0800c704
 80018b4:	0800c718 	.word	0x0800c718
 80018b8:	0800c77c 	.word	0x0800c77c
 80018bc:	0800c790 	.word	0x0800c790
 80018c0:	0800c7f4 	.word	0x0800c7f4
 80018c4:	0800c808 	.word	0x0800c808
 80018c8:	0800c880 	.word	0x0800c880
 80018cc:	0800c894 	.word	0x0800c894

080018d0 <parse_data_STS>:

//---------------------------------------------------------------- Fonctions outils
void parse_data_STS(char *buffer, TrameDataSTS *data)

{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08c      	sub	sp, #48	@ 0x30
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]

    char *line = strtok(buffer, "\r\n");
 80018da:	4994      	ldr	r1, [pc, #592]	@ (8001b2c <parse_data_STS+0x25c>)
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f006 ffd5 	bl	800888c <strtok>
 80018e2:	62f8      	str	r0, [r7, #44]	@ 0x2c



    bool cel_val_parsed = false;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    bool cel_mode_parsed = false;
 80018ea:	2300      	movs	r3, #0
 80018ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a



    while (line != NULL)
 80018f0:	e112      	b.n	8001b18 <parse_data_STS+0x248>

    {

        if (strncmp(line, "VER =", 5) == 0)
 80018f2:	2205      	movs	r2, #5
 80018f4:	498e      	ldr	r1, [pc, #568]	@ (8001b30 <parse_data_STS+0x260>)
 80018f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018f8:	f006 ffa2 	bl	8008840 <strncmp>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d106      	bne.n	8001910 <parse_data_STS+0x40>

        {

            sscanf(line, "VER = %31[^\r\n]", data->ver);
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	498b      	ldr	r1, [pc, #556]	@ (8001b34 <parse_data_STS+0x264>)
 8001908:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800190a:	f006 ff13 	bl	8008734 <siscanf>
 800190e:	e0fe      	b.n	8001b0e <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "CRC =", 5) == 0)
 8001910:	2205      	movs	r2, #5
 8001912:	4989      	ldr	r1, [pc, #548]	@ (8001b38 <parse_data_STS+0x268>)
 8001914:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001916:	f006 ff93 	bl	8008840 <strncmp>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d107      	bne.n	8001930 <parse_data_STS+0x60>

        {

            sscanf(line, "CRC = %63[^\r\n]", data->crc);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	3320      	adds	r3, #32
 8001924:	461a      	mov	r2, r3
 8001926:	4985      	ldr	r1, [pc, #532]	@ (8001b3c <parse_data_STS+0x26c>)
 8001928:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800192a:	f006 ff03 	bl	8008734 <siscanf>
 800192e:	e0ee      	b.n	8001b0e <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "LAN =", 5) == 0)
 8001930:	2205      	movs	r2, #5
 8001932:	4983      	ldr	r1, [pc, #524]	@ (8001b40 <parse_data_STS+0x270>)
 8001934:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001936:	f006 ff83 	bl	8008840 <strncmp>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d107      	bne.n	8001950 <parse_data_STS+0x80>

        {

            sscanf(line, "LAN = %15[^\r\n]", data->lan);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	3340      	adds	r3, #64	@ 0x40
 8001944:	461a      	mov	r2, r3
 8001946:	497f      	ldr	r1, [pc, #508]	@ (8001b44 <parse_data_STS+0x274>)
 8001948:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800194a:	f006 fef3 	bl	8008734 <siscanf>
 800194e:	e0de      	b.n	8001b0e <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "ACC =", 5) == 0)
 8001950:	2205      	movs	r2, #5
 8001952:	497d      	ldr	r1, [pc, #500]	@ (8001b48 <parse_data_STS+0x278>)
 8001954:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001956:	f006 ff73 	bl	8008840 <strncmp>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d107      	bne.n	8001970 <parse_data_STS+0xa0>

        {

            sscanf(line, "ACC = %f", &data->acc);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	3350      	adds	r3, #80	@ 0x50
 8001964:	461a      	mov	r2, r3
 8001966:	4979      	ldr	r1, [pc, #484]	@ (8001b4c <parse_data_STS+0x27c>)
 8001968:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800196a:	f006 fee3 	bl	8008734 <siscanf>
 800196e:	e0ce      	b.n	8001b0e <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "BAT =", 5) == 0)
 8001970:	2205      	movs	r2, #5
 8001972:	4977      	ldr	r1, [pc, #476]	@ (8001b50 <parse_data_STS+0x280>)
 8001974:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001976:	f006 ff63 	bl	8008840 <strncmp>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d107      	bne.n	8001990 <parse_data_STS+0xc0>

        {

            sscanf(line, "BAT = %f", &data->bat);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	3354      	adds	r3, #84	@ 0x54
 8001984:	461a      	mov	r2, r3
 8001986:	4973      	ldr	r1, [pc, #460]	@ (8001b54 <parse_data_STS+0x284>)
 8001988:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800198a:	f006 fed3 	bl	8008734 <siscanf>
 800198e:	e0be      	b.n	8001b0e <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "CEL =", 5) == 0)
 8001990:	2205      	movs	r2, #5
 8001992:	4971      	ldr	r1, [pc, #452]	@ (8001b58 <parse_data_STS+0x288>)
 8001994:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001996:	f006 ff53 	bl	8008840 <strncmp>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d12b      	bne.n	80019f8 <parse_data_STS+0x128>

        {

            // Essaye de parser float si pas encore fait

            if (!cel_val_parsed && sscanf(line, "CEL = %f", &data->cel_val) == 1)
 80019a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80019a4:	f083 0301 	eor.w	r3, r3, #1
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00d      	beq.n	80019ca <parse_data_STS+0xfa>
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	3358      	adds	r3, #88	@ 0x58
 80019b2:	461a      	mov	r2, r3
 80019b4:	4969      	ldr	r1, [pc, #420]	@ (8001b5c <parse_data_STS+0x28c>)
 80019b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019b8:	f006 febc 	bl	8008734 <siscanf>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d103      	bne.n	80019ca <parse_data_STS+0xfa>

            {

                cel_val_parsed = true;
 80019c2:	2301      	movs	r3, #1
 80019c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80019c8:	e0a1      	b.n	8001b0e <parse_data_STS+0x23e>

            }

            // Sinon essaye de parser mode char, indépendamment

            else if (!cel_mode_parsed && sscanf(line, "CEL = %c", &data->cel_mode) == 1)
 80019ca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019ce:	f083 0301 	eor.w	r3, r3, #1
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 809a 	beq.w	8001b0e <parse_data_STS+0x23e>
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	335c      	adds	r3, #92	@ 0x5c
 80019de:	461a      	mov	r2, r3
 80019e0:	495f      	ldr	r1, [pc, #380]	@ (8001b60 <parse_data_STS+0x290>)
 80019e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019e4:	f006 fea6 	bl	8008734 <siscanf>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	f040 808f 	bne.w	8001b0e <parse_data_STS+0x23e>

            {

                cel_mode_parsed = true;
 80019f0:	2301      	movs	r3, #1
 80019f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019f6:	e08a      	b.n	8001b0e <parse_data_STS+0x23e>

            }

        }

        else if (strncmp(line, "LUM =", 5) == 0)
 80019f8:	2205      	movs	r2, #5
 80019fa:	495a      	ldr	r1, [pc, #360]	@ (8001b64 <parse_data_STS+0x294>)
 80019fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80019fe:	f006 ff1f 	bl	8008840 <strncmp>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d107      	bne.n	8001a18 <parse_data_STS+0x148>

        {

            sscanf(line, "LUM = %c", &data->lum);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	335d      	adds	r3, #93	@ 0x5d
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4956      	ldr	r1, [pc, #344]	@ (8001b68 <parse_data_STS+0x298>)
 8001a10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001a12:	f006 fe8f 	bl	8008734 <siscanf>
 8001a16:	e07a      	b.n	8001b0e <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "DIP =", 5) == 0)
 8001a18:	2205      	movs	r2, #5
 8001a1a:	4954      	ldr	r1, [pc, #336]	@ (8001b6c <parse_data_STS+0x29c>)
 8001a1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001a1e:	f006 ff0f 	bl	8008840 <strncmp>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d133      	bne.n	8001a90 <parse_data_STS+0x1c0>

        {

            char *p = line + 5;
 8001a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a2a:	3305      	adds	r3, #5
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24

            char state[4];



            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001a2e:	e023      	b.n	8001a78 <parse_data_STS+0x1a8>

            {

                if (num >= 1 && num <= 8)
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	dd15      	ble.n	8001a62 <parse_data_STS+0x192>
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	dc12      	bgt.n	8001a62 <parse_data_STS+0x192>

                    data->dips[num - 1] = (strcmp(state, "ON") == 0);
 8001a3c:	f107 0310 	add.w	r3, r7, #16
 8001a40:	494b      	ldr	r1, [pc, #300]	@ (8001b70 <parse_data_STS+0x2a0>)
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7fe fb84 	bl	8000150 <strcmp>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	2a00      	cmp	r2, #0
 8001a50:	bf0c      	ite	eq
 8001a52:	2201      	moveq	r2, #1
 8001a54:	2200      	movne	r2, #0
 8001a56:	b2d1      	uxtb	r1, r2
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	460a      	mov	r2, r1
 8001a5e:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e



                char *next = strchr(p, ' ');
 8001a62:	2120      	movs	r1, #32
 8001a64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a66:	f006 fede 	bl	8008826 <strchr>
 8001a6a:	61b8      	str	r0, [r7, #24]

                if (!next) break;
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d04a      	beq.n	8001b08 <parse_data_STS+0x238>

                p = next + 1;
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	3301      	adds	r3, #1
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001a78:	f107 0310 	add.w	r3, r7, #16
 8001a7c:	f107 0214 	add.w	r2, r7, #20
 8001a80:	493c      	ldr	r1, [pc, #240]	@ (8001b74 <parse_data_STS+0x2a4>)
 8001a82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a84:	f006 fe56 	bl	8008734 <siscanf>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d0d0      	beq.n	8001a30 <parse_data_STS+0x160>
 8001a8e:	e03e      	b.n	8001b0e <parse_data_STS+0x23e>

            }

        }

        else if (strncmp(line, "INP =", 5) == 0)
 8001a90:	2205      	movs	r2, #5
 8001a92:	4939      	ldr	r1, [pc, #228]	@ (8001b78 <parse_data_STS+0x2a8>)
 8001a94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001a96:	f006 fed3 	bl	8008840 <strncmp>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d136      	bne.n	8001b0e <parse_data_STS+0x23e>

        {

            char *p = line + 5;
 8001aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa2:	3305      	adds	r3, #5
 8001aa4:	623b      	str	r3, [r7, #32]

            char state[4];



            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001aa6:	e023      	b.n	8001af0 <parse_data_STS+0x220>

            {

                if (num >= 1 && num <= 3)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	dd15      	ble.n	8001ada <parse_data_STS+0x20a>
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b03      	cmp	r3, #3
 8001ab2:	dc12      	bgt.n	8001ada <parse_data_STS+0x20a>

                    data->inps[num - 1] = (strcmp(state, "ON") == 0);
 8001ab4:	f107 0308 	add.w	r3, r7, #8
 8001ab8:	492d      	ldr	r1, [pc, #180]	@ (8001b70 <parse_data_STS+0x2a0>)
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fb48 	bl	8000150 <strcmp>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	2a00      	cmp	r2, #0
 8001ac8:	bf0c      	ite	eq
 8001aca:	2201      	moveq	r2, #1
 8001acc:	2200      	movne	r2, #0
 8001ace:	b2d1      	uxtb	r1, r2
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66



                char *next = strchr(p, ' ');
 8001ada:	2120      	movs	r1, #32
 8001adc:	6a38      	ldr	r0, [r7, #32]
 8001ade:	f006 fea2 	bl	8008826 <strchr>
 8001ae2:	61f8      	str	r0, [r7, #28]

                if (!next) break;
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d010      	beq.n	8001b0c <parse_data_STS+0x23c>

                p = next + 1;
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3301      	adds	r3, #1
 8001aee:	623b      	str	r3, [r7, #32]
            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001af0:	f107 0308 	add.w	r3, r7, #8
 8001af4:	f107 020c 	add.w	r2, r7, #12
 8001af8:	491e      	ldr	r1, [pc, #120]	@ (8001b74 <parse_data_STS+0x2a4>)
 8001afa:	6a38      	ldr	r0, [r7, #32]
 8001afc:	f006 fe1a 	bl	8008734 <siscanf>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d0d0      	beq.n	8001aa8 <parse_data_STS+0x1d8>
 8001b06:	e002      	b.n	8001b0e <parse_data_STS+0x23e>
                if (!next) break;
 8001b08:	bf00      	nop
 8001b0a:	e000      	b.n	8001b0e <parse_data_STS+0x23e>
                if (!next) break;
 8001b0c:	bf00      	nop

        }



        line = strtok(NULL, "\r\n");
 8001b0e:	4907      	ldr	r1, [pc, #28]	@ (8001b2c <parse_data_STS+0x25c>)
 8001b10:	2000      	movs	r0, #0
 8001b12:	f006 febb 	bl	800888c <strtok>
 8001b16:	62f8      	str	r0, [r7, #44]	@ 0x2c
    while (line != NULL)
 8001b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f47f aee9 	bne.w	80018f2 <parse_data_STS+0x22>

    }

}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3730      	adds	r7, #48	@ 0x30
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	0800c91c 	.word	0x0800c91c
 8001b30:	0800c920 	.word	0x0800c920
 8001b34:	0800c928 	.word	0x0800c928
 8001b38:	0800c938 	.word	0x0800c938
 8001b3c:	0800c940 	.word	0x0800c940
 8001b40:	0800c950 	.word	0x0800c950
 8001b44:	0800c958 	.word	0x0800c958
 8001b48:	0800c968 	.word	0x0800c968
 8001b4c:	0800c970 	.word	0x0800c970
 8001b50:	0800c97c 	.word	0x0800c97c
 8001b54:	0800c984 	.word	0x0800c984
 8001b58:	0800c990 	.word	0x0800c990
 8001b5c:	0800c998 	.word	0x0800c998
 8001b60:	0800c9a4 	.word	0x0800c9a4
 8001b64:	0800c9b0 	.word	0x0800c9b0
 8001b68:	0800c9b8 	.word	0x0800c9b8
 8001b6c:	0800c9c4 	.word	0x0800c9c4
 8001b70:	0800c9cc 	.word	0x0800c9cc
 8001b74:	0800c9d0 	.word	0x0800c9d0
 8001b78:	0800c9d8 	.word	0x0800c9d8

08001b7c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b80:	f000 ff34 	bl	80029ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b84:	f000 f832 	bl	8001bec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b88:	f000 f948 	bl	8001e1c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b8c:	f000 f8c8 	bl	8001d20 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001b90:	f000 fd60 	bl	8002654 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001b94:	f000 fda4 	bl	80026e0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b98:	f000 fdd2 	bl	8002740 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001b9c:	f000 f882 	bl	8001ca4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001ba0:	f000 f8ec 	bl	8001d7c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ba4:	f003 fd9e 	bl	80056e4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd4 <main+0x58>)
 8001baa:	2100      	movs	r1, #0
 8001bac:	480a      	ldr	r0, [pc, #40]	@ (8001bd8 <main+0x5c>)
 8001bae:	f003 fde1 	bl	8005774 <osThreadNew>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	4a09      	ldr	r2, [pc, #36]	@ (8001bdc <main+0x60>)
 8001bb6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StateMachineTaskHandle = osThreadNew(StartStateMachineTask, NULL, &StateMachineTask_attributes);
 8001bb8:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <main+0x64>)
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4809      	ldr	r0, [pc, #36]	@ (8001be4 <main+0x68>)
 8001bbe:	f003 fdd9 	bl	8005774 <osThreadNew>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <main+0x6c>)
 8001bc6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001bc8:	f003 fdae 	bl	8005728 <osKernelStart>
 8001bcc:	2300      	movs	r3, #0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* USER CODE END 3 */
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	0800ca2c 	.word	0x0800ca2c
 8001bd8:	08001f8f 	.word	0x08001f8f
 8001bdc:	200002d0 	.word	0x200002d0
 8001be0:	0800ca50 	.word	0x0800ca50
 8001be4:	08001f79 	.word	0x08001f79
 8001be8:	200002d4 	.word	0x200002d4

08001bec <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b094      	sub	sp, #80	@ 0x50
 8001bf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bf6:	2228      	movs	r2, #40	@ 0x28
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f006 fe0b 	bl	8008816 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c26:	2300      	movs	r3, #0
 8001c28:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c38:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001c3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c42:	4618      	mov	r0, r3
 8001c44:	f001 fdb8 	bl	80037b8 <HAL_RCC_OscConfig>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c4e:	f000 f9b7 	bl	8001fc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c52:	230f      	movs	r3, #15
 8001c54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c56:	2302      	movs	r3, #2
 8001c58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c62:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c64:	2300      	movs	r3, #0
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	2102      	movs	r1, #2
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f002 f824 	bl	8003cbc <HAL_RCC_ClockConfig>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001c7a:	f000 f9a1 	bl	8001fc0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001c82:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c86:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f002 f9d4 	bl	8004038 <HAL_RCCEx_PeriphCLKConfig>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001c96:	f000 f993 	bl	8001fc0 <Error_Handler>
  }
}
 8001c9a:	bf00      	nop
 8001c9c:	3750      	adds	r7, #80	@ 0x50
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 8001cb4:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cb6:	4a19      	ldr	r2, [pc, #100]	@ (8001d1c <MX_ADC1_Init+0x78>)
 8001cb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001cba:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cc0:	4b15      	ldr	r3, [pc, #84]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cc6:	4b14      	ldr	r3, [pc, #80]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ccc:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cce:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001cd2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cd4:	4b10      	ldr	r3, [pc, #64]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001cda:	4b0f      	ldr	r3, [pc, #60]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ce0:	480d      	ldr	r0, [pc, #52]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001ce2:	f000 feb5 	bl	8002a50 <HAL_ADC_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001cec:	f000 f968 	bl	8001fc0 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_8;
 8001cf0:	2308      	movs	r3, #8
 8001cf2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4805      	ldr	r0, [pc, #20]	@ (8001d18 <MX_ADC1_Init+0x74>)
 8001d02:	f000 ff7d 	bl	8002c00 <HAL_ADC_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001d0c:	f000 f958 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001d10:	bf00      	nop
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000204 	.word	0x20000204
 8001d1c:	40012400 	.word	0x40012400

08001d20 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d24:	4b12      	ldr	r3, [pc, #72]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d26:	4a13      	ldr	r2, [pc, #76]	@ (8001d74 <MX_I2C1_Init+0x54>)
 8001d28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d2a:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d2c:	4a12      	ldr	r2, [pc, #72]	@ (8001d78 <MX_I2C1_Init+0x58>)
 8001d2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d30:	4b0f      	ldr	r3, [pc, #60]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d36:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d44:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d4a:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d50:	4b07      	ldr	r3, [pc, #28]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d56:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d5c:	4804      	ldr	r0, [pc, #16]	@ (8001d70 <MX_I2C1_Init+0x50>)
 8001d5e:	f001 fbe7 	bl	8003530 <HAL_I2C_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d68:	f000 f92a 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000234 	.word	0x20000234
 8001d74:	40005400 	.word	0x40005400
 8001d78:	000186a0 	.word	0x000186a0

08001d7c <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d82:	f107 0308 	add.w	r3, r7, #8
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d90:	463b      	mov	r3, r7
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d98:	4b1e      	ldr	r3, [pc, #120]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8001e18 <MX_TIM1_Init+0x9c>)
 8001d9c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001dac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001db0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db2:	4b18      	ldr	r3, [pc, #96]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001db8:	4b16      	ldr	r3, [pc, #88]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dbe:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001dc4:	4813      	ldr	r0, [pc, #76]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001dc6:	f002 f9ed 	bl	80041a4 <HAL_TIM_Base_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001dd0:	f000 f8f6 	bl	8001fc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	4619      	mov	r1, r3
 8001de0:	480c      	ldr	r0, [pc, #48]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001de2:	f002 fb71 	bl	80044c8 <HAL_TIM_ConfigClockSource>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001dec:	f000 f8e8 	bl	8001fc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001df8:	463b      	mov	r3, r7
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4805      	ldr	r0, [pc, #20]	@ (8001e14 <MX_TIM1_Init+0x98>)
 8001dfe:	f002 fd53 	bl	80048a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e08:	f000 f8da 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 8001e0c:	bf00      	nop
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000288 	.word	0x20000288
 8001e18:	40012c00 	.word	0x40012c00

08001e1c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e22:	f107 0310 	add.w	r3, r7, #16
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e30:	4b4c      	ldr	r3, [pc, #304]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	4a4b      	ldr	r2, [pc, #300]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e36:	f043 0310 	orr.w	r3, r3, #16
 8001e3a:	6193      	str	r3, [r2, #24]
 8001e3c:	4b49      	ldr	r3, [pc, #292]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e48:	4b46      	ldr	r3, [pc, #280]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	4a45      	ldr	r2, [pc, #276]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e4e:	f043 0320 	orr.w	r3, r3, #32
 8001e52:	6193      	str	r3, [r2, #24]
 8001e54:	4b43      	ldr	r3, [pc, #268]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	f003 0320 	and.w	r3, r3, #32
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e60:	4b40      	ldr	r3, [pc, #256]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	4a3f      	ldr	r2, [pc, #252]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e66:	f043 0304 	orr.w	r3, r3, #4
 8001e6a:	6193      	str	r3, [r2, #24]
 8001e6c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	607b      	str	r3, [r7, #4]
 8001e76:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e78:	4b3a      	ldr	r3, [pc, #232]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	4a39      	ldr	r2, [pc, #228]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e7e:	f043 0308 	orr.w	r3, r3, #8
 8001e82:	6193      	str	r3, [r2, #24]
 8001e84:	4b37      	ldr	r3, [pc, #220]	@ (8001f64 <MX_GPIO_Init+0x148>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	f003 0308 	and.w	r3, r3, #8
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT8_Pin | BUZZER_Pin, GPIO_PIN_RESET);
 8001e90:	2200      	movs	r2, #0
 8001e92:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001e96:	4834      	ldr	r0, [pc, #208]	@ (8001f68 <MX_GPIO_Init+0x14c>)
 8001e98:	f001 fb19 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTS_485_Pin | LED_CEL_Pin | OUT2_Pin, GPIO_PIN_RESET);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f648 0110 	movw	r1, #34832	@ 0x8810
 8001ea2:	4832      	ldr	r0, [pc, #200]	@ (8001f6c <MX_GPIO_Init+0x150>)
 8001ea4:	f001 fb13 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDR_Pin | LEDG_Pin | LEDY_Pin | RELAIS_ALIM_418_Pin | OUT1_Pin | OUT3_Pin | OUT4_Pin | OUT5_Pin | OUT6_Pin | OUT7_Pin, GPIO_PIN_RESET);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f24e 01fe 	movw	r1, #57598	@ 0xe0fe
 8001eae:	4830      	ldr	r0, [pc, #192]	@ (8001f70 <MX_GPIO_Init+0x154>)
 8001eb0:	f001 fb0d 	bl	80034ce <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT8_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = OUT8_Pin | BUZZER_Pin;
 8001eb4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001eb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec6:	f107 0310 	add.w	r3, r7, #16
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4826      	ldr	r0, [pc, #152]	@ (8001f68 <MX_GPIO_Init+0x14c>)
 8001ece:	f001 f963 	bl	8003198 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP1_Pin */
  GPIO_InitStruct.Pin = DIP1_Pin;
 8001ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ed6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIP1_GPIO_Port, &GPIO_InitStruct);
 8001ee0:	f107 0310 	add.w	r3, r7, #16
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4820      	ldr	r0, [pc, #128]	@ (8001f68 <MX_GPIO_Init+0x14c>)
 8001ee8:	f001 f956 	bl	8003198 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP2_Pin DIP3_Pin BP2_Pin BP3_Pin
                           BP4_Pin */
  GPIO_InitStruct.Pin = DIP2_Pin | DIP3_Pin | BP2_Pin | BP3_Pin | BP4_Pin;
 8001eec:	23e3      	movs	r3, #227	@ 0xe3
 8001eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef8:	f107 0310 	add.w	r3, r7, #16
 8001efc:	4619      	mov	r1, r3
 8001efe:	481b      	ldr	r0, [pc, #108]	@ (8001f6c <MX_GPIO_Init+0x150>)
 8001f00:	f001 f94a 	bl	8003198 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTS_485_Pin LED_CEL_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = RTS_485_Pin | LED_CEL_Pin | OUT2_Pin;
 8001f04:	f648 0310 	movw	r3, #34832	@ 0x8810
 8001f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f107 0310 	add.w	r3, r7, #16
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4813      	ldr	r0, [pc, #76]	@ (8001f6c <MX_GPIO_Init+0x150>)
 8001f1e:	f001 f93b 	bl	8003198 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDG_Pin LEDY_Pin RELAIS_ALIM_418_Pin
                           OUT1_Pin OUT3_Pin OUT4_Pin OUT5_Pin
                           OUT6_Pin OUT7_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin | LEDG_Pin | LEDY_Pin | RELAIS_ALIM_418_Pin | OUT1_Pin | OUT3_Pin | OUT4_Pin | OUT5_Pin | OUT6_Pin | OUT7_Pin;
 8001f22:	f24e 03fe 	movw	r3, #57598	@ 0xe0fe
 8001f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f30:	2302      	movs	r3, #2
 8001f32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f34:	f107 0310 	add.w	r3, r7, #16
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480d      	ldr	r0, [pc, #52]	@ (8001f70 <MX_GPIO_Init+0x154>)
 8001f3c:	f001 f92c 	bl	8003198 <HAL_GPIO_Init>

  /*Configure GPIO pin : BP1_IRQ_Pin */
  GPIO_InitStruct.Pin = BP1_IRQ_Pin;
 8001f40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f46:	4b0b      	ldr	r3, [pc, #44]	@ (8001f74 <MX_GPIO_Init+0x158>)
 8001f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BP1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	f107 0310 	add.w	r3, r7, #16
 8001f52:	4619      	mov	r1, r3
 8001f54:	4806      	ldr	r0, [pc, #24]	@ (8001f70 <MX_GPIO_Init+0x154>)
 8001f56:	f001 f91f 	bl	8003198 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f5a:	bf00      	nop
 8001f5c:	3720      	adds	r7, #32
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40021000 	.word	0x40021000
 8001f68:	40011000 	.word	0x40011000
 8001f6c:	40010800 	.word	0x40010800
 8001f70:	40010c00 	.word	0x40010c00
 8001f74:	10110000 	.word	0x10110000

08001f78 <StartStateMachineTask>:

/* USER CODE BEGIN 4 */
void StartStateMachineTask(void *argument)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  for (;;)
  {
    StateMachineTask();
 8001f80:	f7fe fe80 	bl	8000c84 <StateMachineTask>
    osDelay(50);
 8001f84:	2032      	movs	r0, #50	@ 0x32
 8001f86:	f003 fc87 	bl	8005898 <osDelay>
    StateMachineTask();
 8001f8a:	bf00      	nop
 8001f8c:	e7f8      	b.n	8001f80 <StartStateMachineTask+0x8>

08001f8e <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b082      	sub	sp, #8
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
    // HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); //DEBUG
    osDelay(1000);
 8001f96:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f9a:	f003 fc7d 	bl	8005898 <osDelay>
 8001f9e:	e7fa      	b.n	8001f96 <StartDefaultTask+0x8>

08001fa0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb0:	d101      	bne.n	8001fb6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001fb2:	f000 fd31 	bl	8002a18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc4:	b672      	cpsid	i
}
 8001fc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    send_UART3("ERROR");
 8001fc8:	4801      	ldr	r0, [pc, #4]	@ (8001fd0 <Error_Handler+0x10>)
 8001fca:	f000 fbe9 	bl	80027a0 <send_UART3>
 8001fce:	e7fb      	b.n	8001fc8 <Error_Handler+0x8>
 8001fd0:	0800ca00 	.word	0x0800ca00

08001fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fda:	4b18      	ldr	r3, [pc, #96]	@ (800203c <HAL_MspInit+0x68>)
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	4a17      	ldr	r2, [pc, #92]	@ (800203c <HAL_MspInit+0x68>)
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	6193      	str	r3, [r2, #24]
 8001fe6:	4b15      	ldr	r3, [pc, #84]	@ (800203c <HAL_MspInit+0x68>)
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ff2:	4b12      	ldr	r3, [pc, #72]	@ (800203c <HAL_MspInit+0x68>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	4a11      	ldr	r2, [pc, #68]	@ (800203c <HAL_MspInit+0x68>)
 8001ff8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ffc:	61d3      	str	r3, [r2, #28]
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800203c <HAL_MspInit+0x68>)
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	210f      	movs	r1, #15
 800200e:	f06f 0001 	mvn.w	r0, #1
 8002012:	f000 ffe4 	bl	8002fde <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002016:	4b0a      	ldr	r3, [pc, #40]	@ (8002040 <HAL_MspInit+0x6c>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <HAL_MspInit+0x6c>)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40021000 	.word	0x40021000
 8002040:	40010000 	.word	0x40010000

08002044 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 0310 	add.w	r3, r7, #16
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a14      	ldr	r2, [pc, #80]	@ (80020b0 <HAL_ADC_MspInit+0x6c>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d121      	bne.n	80020a8 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002064:	4b13      	ldr	r3, [pc, #76]	@ (80020b4 <HAL_ADC_MspInit+0x70>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	4a12      	ldr	r2, [pc, #72]	@ (80020b4 <HAL_ADC_MspInit+0x70>)
 800206a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800206e:	6193      	str	r3, [r2, #24]
 8002070:	4b10      	ldr	r3, [pc, #64]	@ (80020b4 <HAL_ADC_MspInit+0x70>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207c:	4b0d      	ldr	r3, [pc, #52]	@ (80020b4 <HAL_ADC_MspInit+0x70>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	4a0c      	ldr	r2, [pc, #48]	@ (80020b4 <HAL_ADC_MspInit+0x70>)
 8002082:	f043 0308 	orr.w	r3, r3, #8
 8002086:	6193      	str	r3, [r2, #24]
 8002088:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <HAL_ADC_MspInit+0x70>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = V_CEL_Pin;
 8002094:	2301      	movs	r3, #1
 8002096:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002098:	2303      	movs	r3, #3
 800209a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(V_CEL_GPIO_Port, &GPIO_InitStruct);
 800209c:	f107 0310 	add.w	r3, r7, #16
 80020a0:	4619      	mov	r1, r3
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <HAL_ADC_MspInit+0x74>)
 80020a4:	f001 f878 	bl	8003198 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020a8:	bf00      	nop
 80020aa:	3720      	adds	r7, #32
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40012400 	.word	0x40012400
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40010c00 	.word	0x40010c00

080020bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08a      	sub	sp, #40	@ 0x28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 0314 	add.w	r3, r7, #20
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1d      	ldr	r2, [pc, #116]	@ (800214c <HAL_I2C_MspInit+0x90>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d132      	bne.n	8002142 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002150 <HAL_I2C_MspInit+0x94>)
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002150 <HAL_I2C_MspInit+0x94>)
 80020e2:	f043 0308 	orr.w	r3, r3, #8
 80020e6:	6193      	str	r3, [r2, #24]
 80020e8:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <HAL_I2C_MspInit+0x94>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 80020f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020fa:	2312      	movs	r3, #18
 80020fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020fe:	2303      	movs	r3, #3
 8002100:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4812      	ldr	r0, [pc, #72]	@ (8002154 <HAL_I2C_MspInit+0x98>)
 800210a:	f001 f845 	bl	8003198 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800210e:	4b12      	ldr	r3, [pc, #72]	@ (8002158 <HAL_I2C_MspInit+0x9c>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	627b      	str	r3, [r7, #36]	@ 0x24
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800211a:	627b      	str	r3, [r7, #36]	@ 0x24
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	f043 0302 	orr.w	r3, r3, #2
 8002122:	627b      	str	r3, [r7, #36]	@ 0x24
 8002124:	4a0c      	ldr	r2, [pc, #48]	@ (8002158 <HAL_I2C_MspInit+0x9c>)
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800212a:	4b09      	ldr	r3, [pc, #36]	@ (8002150 <HAL_I2C_MspInit+0x94>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	4a08      	ldr	r2, [pc, #32]	@ (8002150 <HAL_I2C_MspInit+0x94>)
 8002130:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002134:	61d3      	str	r3, [r2, #28]
 8002136:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <HAL_I2C_MspInit+0x94>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002142:	bf00      	nop
 8002144:	3728      	adds	r7, #40	@ 0x28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40005400 	.word	0x40005400
 8002150:	40021000 	.word	0x40021000
 8002154:	40010c00 	.word	0x40010c00
 8002158:	40010000 	.word	0x40010000

0800215c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a09      	ldr	r2, [pc, #36]	@ (8002190 <HAL_TIM_Base_MspInit+0x34>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d10b      	bne.n	8002186 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800216e:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <HAL_TIM_Base_MspInit+0x38>)
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	4a08      	ldr	r2, [pc, #32]	@ (8002194 <HAL_TIM_Base_MspInit+0x38>)
 8002174:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002178:	6193      	str	r3, [r2, #24]
 800217a:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <HAL_TIM_Base_MspInit+0x38>)
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr
 8002190:	40012c00 	.word	0x40012c00
 8002194:	40021000 	.word	0x40021000

08002198 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08c      	sub	sp, #48	@ 0x30
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0320 	add.w	r3, r7, #32
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a5f      	ldr	r2, [pc, #380]	@ (8002330 <HAL_UART_MspInit+0x198>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d13a      	bne.n	800222e <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	4a5d      	ldr	r2, [pc, #372]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80021be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021c2:	6193      	str	r3, [r2, #24]
 80021c4:	4b5b      	ldr	r3, [pc, #364]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021cc:	61fb      	str	r3, [r7, #28]
 80021ce:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d0:	4b58      	ldr	r3, [pc, #352]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	4a57      	ldr	r2, [pc, #348]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80021d6:	f043 0304 	orr.w	r3, r3, #4
 80021da:	6193      	str	r3, [r2, #24]
 80021dc:	4b55      	ldr	r3, [pc, #340]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	61bb      	str	r3, [r7, #24]
 80021e6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Tx232_Pin;
 80021e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021f2:	2303      	movs	r3, #3
 80021f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx232_GPIO_Port, &GPIO_InitStruct);
 80021f6:	f107 0320 	add.w	r3, r7, #32
 80021fa:	4619      	mov	r1, r3
 80021fc:	484e      	ldr	r0, [pc, #312]	@ (8002338 <HAL_UART_MspInit+0x1a0>)
 80021fe:	f000 ffcb 	bl	8003198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Rx232_Pin;
 8002202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002208:	2300      	movs	r3, #0
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx232_GPIO_Port, &GPIO_InitStruct);
 8002210:	f107 0320 	add.w	r3, r7, #32
 8002214:	4619      	mov	r1, r3
 8002216:	4848      	ldr	r0, [pc, #288]	@ (8002338 <HAL_UART_MspInit+0x1a0>)
 8002218:	f000 ffbe 	bl	8003198 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800221c:	2200      	movs	r2, #0
 800221e:	2105      	movs	r1, #5
 8002220:	2025      	movs	r0, #37	@ 0x25
 8002222:	f000 fedc 	bl	8002fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002226:	2025      	movs	r0, #37	@ 0x25
 8002228:	f000 fef5 	bl	8003016 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800222c:	e07c      	b.n	8002328 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART2)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a42      	ldr	r2, [pc, #264]	@ (800233c <HAL_UART_MspInit+0x1a4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d138      	bne.n	80022aa <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002238:	4b3e      	ldr	r3, [pc, #248]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	4a3d      	ldr	r2, [pc, #244]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 800223e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002242:	61d3      	str	r3, [r2, #28]
 8002244:	4b3b      	ldr	r3, [pc, #236]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002250:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	4a37      	ldr	r2, [pc, #220]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 8002256:	f043 0304 	orr.w	r3, r3, #4
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b35      	ldr	r3, [pc, #212]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Tx485_Pin;
 8002268:	2304      	movs	r3, #4
 800226a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226c:	2302      	movs	r3, #2
 800226e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002270:	2303      	movs	r3, #3
 8002272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx485_GPIO_Port, &GPIO_InitStruct);
 8002274:	f107 0320 	add.w	r3, r7, #32
 8002278:	4619      	mov	r1, r3
 800227a:	482f      	ldr	r0, [pc, #188]	@ (8002338 <HAL_UART_MspInit+0x1a0>)
 800227c:	f000 ff8c 	bl	8003198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Rx485_Pin;
 8002280:	2308      	movs	r3, #8
 8002282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002284:	2300      	movs	r3, #0
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx485_GPIO_Port, &GPIO_InitStruct);
 800228c:	f107 0320 	add.w	r3, r7, #32
 8002290:	4619      	mov	r1, r3
 8002292:	4829      	ldr	r0, [pc, #164]	@ (8002338 <HAL_UART_MspInit+0x1a0>)
 8002294:	f000 ff80 	bl	8003198 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002298:	2200      	movs	r2, #0
 800229a:	2105      	movs	r1, #5
 800229c:	2026      	movs	r0, #38	@ 0x26
 800229e:	f000 fe9e 	bl	8002fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022a2:	2026      	movs	r0, #38	@ 0x26
 80022a4:	f000 feb7 	bl	8003016 <HAL_NVIC_EnableIRQ>
}
 80022a8:	e03e      	b.n	8002328 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART3)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a24      	ldr	r2, [pc, #144]	@ (8002340 <HAL_UART_MspInit+0x1a8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d139      	bne.n	8002328 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	4a1e      	ldr	r2, [pc, #120]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80022ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022be:	61d3      	str	r3, [r2, #28]
 80022c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80022c2:	69db      	ldr	r3, [r3, #28]
 80022c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022cc:	4b19      	ldr	r3, [pc, #100]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	4a18      	ldr	r2, [pc, #96]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80022d2:	f043 0308 	orr.w	r3, r3, #8
 80022d6:	6193      	str	r3, [r2, #24]
 80022d8:	4b16      	ldr	r3, [pc, #88]	@ (8002334 <HAL_UART_MspInit+0x19c>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	f003 0308 	and.w	r3, r3, #8
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ee:	2303      	movs	r3, #3
 80022f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f2:	f107 0320 	add.w	r3, r7, #32
 80022f6:	4619      	mov	r1, r3
 80022f8:	4812      	ldr	r0, [pc, #72]	@ (8002344 <HAL_UART_MspInit+0x1ac>)
 80022fa:	f000 ff4d 	bl	8003198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80022fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002304:	2300      	movs	r3, #0
 8002306:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800230c:	f107 0320 	add.w	r3, r7, #32
 8002310:	4619      	mov	r1, r3
 8002312:	480c      	ldr	r0, [pc, #48]	@ (8002344 <HAL_UART_MspInit+0x1ac>)
 8002314:	f000 ff40 	bl	8003198 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002318:	2200      	movs	r2, #0
 800231a:	2105      	movs	r1, #5
 800231c:	2027      	movs	r0, #39	@ 0x27
 800231e:	f000 fe5e 	bl	8002fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002322:	2027      	movs	r0, #39	@ 0x27
 8002324:	f000 fe77 	bl	8003016 <HAL_NVIC_EnableIRQ>
}
 8002328:	bf00      	nop
 800232a:	3730      	adds	r7, #48	@ 0x30
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40013800 	.word	0x40013800
 8002334:	40021000 	.word	0x40021000
 8002338:	40010800 	.word	0x40010800
 800233c:	40004400 	.word	0x40004400
 8002340:	40004800 	.word	0x40004800
 8002344:	40010c00 	.word	0x40010c00

08002348 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08e      	sub	sp, #56	@ 0x38
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002350:	2300      	movs	r3, #0
 8002352:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002358:	2300      	movs	r3, #0
 800235a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800235e:	4b34      	ldr	r3, [pc, #208]	@ (8002430 <HAL_InitTick+0xe8>)
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	4a33      	ldr	r2, [pc, #204]	@ (8002430 <HAL_InitTick+0xe8>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	61d3      	str	r3, [r2, #28]
 800236a:	4b31      	ldr	r3, [pc, #196]	@ (8002430 <HAL_InitTick+0xe8>)
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002376:	f107 0210 	add.w	r2, r7, #16
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f001 fe0b 	bl	8003f9c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800238a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800238c:	2b00      	cmp	r3, #0
 800238e:	d103      	bne.n	8002398 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002390:	f001 fddc 	bl	8003f4c <HAL_RCC_GetPCLK1Freq>
 8002394:	6378      	str	r0, [r7, #52]	@ 0x34
 8002396:	e004      	b.n	80023a2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002398:	f001 fdd8 	bl	8003f4c <HAL_RCC_GetPCLK1Freq>
 800239c:	4603      	mov	r3, r0
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023a4:	4a23      	ldr	r2, [pc, #140]	@ (8002434 <HAL_InitTick+0xec>)
 80023a6:	fba2 2303 	umull	r2, r3, r2, r3
 80023aa:	0c9b      	lsrs	r3, r3, #18
 80023ac:	3b01      	subs	r3, #1
 80023ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80023b0:	4b21      	ldr	r3, [pc, #132]	@ (8002438 <HAL_InitTick+0xf0>)
 80023b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023b6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80023b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002438 <HAL_InitTick+0xf0>)
 80023ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023be:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80023c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002438 <HAL_InitTick+0xf0>)
 80023c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80023c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002438 <HAL_InitTick+0xf0>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002438 <HAL_InitTick+0xf0>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d2:	4b19      	ldr	r3, [pc, #100]	@ (8002438 <HAL_InitTick+0xf0>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80023d8:	4817      	ldr	r0, [pc, #92]	@ (8002438 <HAL_InitTick+0xf0>)
 80023da:	f001 fee3 	bl	80041a4 <HAL_TIM_Base_Init>
 80023de:	4603      	mov	r3, r0
 80023e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80023e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d11b      	bne.n	8002424 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80023ec:	4812      	ldr	r0, [pc, #72]	@ (8002438 <HAL_InitTick+0xf0>)
 80023ee:	f001 ff29 	bl	8004244 <HAL_TIM_Base_Start_IT>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80023f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d111      	bne.n	8002424 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002400:	201c      	movs	r0, #28
 8002402:	f000 fe08 	bl	8003016 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b0f      	cmp	r3, #15
 800240a:	d808      	bhi.n	800241e <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800240c:	2200      	movs	r2, #0
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	201c      	movs	r0, #28
 8002412:	f000 fde4 	bl	8002fde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002416:	4a09      	ldr	r2, [pc, #36]	@ (800243c <HAL_InitTick+0xf4>)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6013      	str	r3, [r2, #0]
 800241c:	e002      	b.n	8002424 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002424:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002428:	4618      	mov	r0, r3
 800242a:	3738      	adds	r7, #56	@ 0x38
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40021000 	.word	0x40021000
 8002434:	431bde83 	.word	0x431bde83
 8002438:	200002d8 	.word	0x200002d8
 800243c:	20000004 	.word	0x20000004

08002440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <NMI_Handler+0x4>

08002448 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <HardFault_Handler+0x4>

08002450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <MemManage_Handler+0x4>

08002458 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <BusFault_Handler+0x4>

08002460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <UsageFault_Handler+0x4>

08002468 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002478:	4802      	ldr	r0, [pc, #8]	@ (8002484 <TIM2_IRQHandler+0x10>)
 800247a:	f001 ff35 	bl	80042e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	200002d8 	.word	0x200002d8

08002488 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800248c:	4802      	ldr	r0, [pc, #8]	@ (8002498 <USART1_IRQHandler+0x10>)
 800248e:	f002 fb7b 	bl	8004b88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000324 	.word	0x20000324

0800249c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <USART2_IRQHandler+0x10>)
 80024a2:	f002 fb71 	bl	8004b88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000558 	.word	0x20000558

080024b0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80024b4:	4802      	ldr	r0, [pc, #8]	@ (80024c0 <USART3_IRQHandler+0x10>)
 80024b6:	f002 fb67 	bl	8004b88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200004a4 	.word	0x200004a4

080024c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  return 1;
 80024c8:	2301      	movs	r3, #1
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr

080024d2 <_kill>:

int _kill(int pid, int sig)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024dc:	f006 faec 	bl	8008ab8 <__errno>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2216      	movs	r2, #22
 80024e4:	601a      	str	r2, [r3, #0]
  return -1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <_exit>:

void _exit (int status)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024fa:	f04f 31ff 	mov.w	r1, #4294967295
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7ff ffe7 	bl	80024d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <_exit+0x12>

08002508 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002514:	2300      	movs	r3, #0
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	e00a      	b.n	8002530 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800251a:	f3af 8000 	nop.w
 800251e:	4601      	mov	r1, r0
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	60ba      	str	r2, [r7, #8]
 8002526:	b2ca      	uxtb	r2, r1
 8002528:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	3301      	adds	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	dbf0      	blt.n	800251a <_read+0x12>
  }

  return len;
 8002538:	687b      	ldr	r3, [r7, #4]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b086      	sub	sp, #24
 8002546:	af00      	add	r7, sp, #0
 8002548:	60f8      	str	r0, [r7, #12]
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	e009      	b.n	8002568 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	1c5a      	adds	r2, r3, #1
 8002558:	60ba      	str	r2, [r7, #8]
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	3301      	adds	r3, #1
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	429a      	cmp	r2, r3
 800256e:	dbf1      	blt.n	8002554 <_write+0x12>
  }
  return len;
 8002570:	687b      	ldr	r3, [r7, #4]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <_close>:

int _close(int file)
{
 800257a:	b480      	push	{r7}
 800257c:	b083      	sub	sp, #12
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002582:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025a0:	605a      	str	r2, [r3, #4]
  return 0;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <_isatty>:

int _isatty(int file)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025b6:	2301      	movs	r3, #1
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr

080025c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b085      	sub	sp, #20
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	60f8      	str	r0, [r7, #12]
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr
	...

080025dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e4:	4a14      	ldr	r2, [pc, #80]	@ (8002638 <_sbrk+0x5c>)
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <_sbrk+0x60>)
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f0:	4b13      	ldr	r3, [pc, #76]	@ (8002640 <_sbrk+0x64>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d102      	bne.n	80025fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f8:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <_sbrk+0x64>)
 80025fa:	4a12      	ldr	r2, [pc, #72]	@ (8002644 <_sbrk+0x68>)
 80025fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fe:	4b10      	ldr	r3, [pc, #64]	@ (8002640 <_sbrk+0x64>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	429a      	cmp	r2, r3
 800260a:	d207      	bcs.n	800261c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800260c:	f006 fa54 	bl	8008ab8 <__errno>
 8002610:	4603      	mov	r3, r0
 8002612:	220c      	movs	r2, #12
 8002614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	e009      	b.n	8002630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800261c:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002622:	4b07      	ldr	r3, [pc, #28]	@ (8002640 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	4a05      	ldr	r2, [pc, #20]	@ (8002640 <_sbrk+0x64>)
 800262c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20005000 	.word	0x20005000
 800263c:	00000400 	.word	0x00000400
 8002640:	20000320 	.word	0x20000320
 8002644:	20002110 	.word	0x20002110

08002648 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART1_UART_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002658:	4b13      	ldr	r3, [pc, #76]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 800265a:	4a14      	ldr	r2, [pc, #80]	@ (80026ac <MX_USART1_UART_Init+0x58>)
 800265c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800265e:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 8002660:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002664:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002666:	4b10      	ldr	r3, [pc, #64]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 8002668:	2200      	movs	r2, #0
 800266a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800266c:	4b0e      	ldr	r3, [pc, #56]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 800266e:	2200      	movs	r2, #0
 8002670:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002672:	4b0d      	ldr	r3, [pc, #52]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 8002674:	2200      	movs	r2, #0
 8002676:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002678:	4b0b      	ldr	r3, [pc, #44]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 800267a:	220c      	movs	r2, #12
 800267c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800267e:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 8002680:	2200      	movs	r2, #0
 8002682:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002684:	4b08      	ldr	r3, [pc, #32]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 8002686:	2200      	movs	r2, #0
 8002688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800268a:	4807      	ldr	r0, [pc, #28]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 800268c:	f002 f97c 	bl	8004988 <HAL_UART_Init>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002696:	f7ff fc93 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 800269a:	2201      	movs	r2, #1
 800269c:	4904      	ldr	r1, [pc, #16]	@ (80026b0 <MX_USART1_UART_Init+0x5c>)
 800269e:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <MX_USART1_UART_Init+0x54>)
 80026a0:	f002 fa4d 	bl	8004b3e <HAL_UART_Receive_IT>

  /* USER CODE END USART1_Init 2 */
}
 80026a4:	bf00      	nop
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20000324 	.word	0x20000324
 80026ac:	40013800 	.word	0x40013800
 80026b0:	2000036d 	.word	0x2000036d

080026b4 <send_UART1>:

void send_UART1(const char *msg)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7fd fd51 	bl	8000164 <strlen>
 80026c2:	4603      	mov	r3, r0
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	4803      	ldr	r0, [pc, #12]	@ (80026dc <send_UART1+0x28>)
 80026ce:	f002 f9ab 	bl	8004a28 <HAL_UART_Transmit>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000324 	.word	0x20000324

080026e0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART2_UART_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026e4:	4b13      	ldr	r3, [pc, #76]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 80026e6:	4a14      	ldr	r2, [pc, #80]	@ (8002738 <MX_USART2_UART_Init+0x58>)
 80026e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80026ea:	4b12      	ldr	r3, [pc, #72]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 80026ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80026f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026f2:	4b10      	ldr	r3, [pc, #64]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 8002700:	2200      	movs	r2, #0
 8002702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002704:	4b0b      	ldr	r3, [pc, #44]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 8002706:	220c      	movs	r2, #12
 8002708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800270a:	4b0a      	ldr	r3, [pc, #40]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002710:	4b08      	ldr	r3, [pc, #32]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 8002712:	2200      	movs	r2, #0
 8002714:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002716:	4807      	ldr	r0, [pc, #28]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 8002718:	f002 f936 	bl	8004988 <HAL_UART_Init>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002722:	f7ff fc4d 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 8002726:	2201      	movs	r2, #1
 8002728:	4904      	ldr	r1, [pc, #16]	@ (800273c <MX_USART2_UART_Init+0x5c>)
 800272a:	4802      	ldr	r0, [pc, #8]	@ (8002734 <MX_USART2_UART_Init+0x54>)
 800272c:	f002 fa07 	bl	8004b3e <HAL_UART_Receive_IT>

  /* USER CODE END USART2_Init 2 */
}
 8002730:	bf00      	nop
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20000558 	.word	0x20000558
 8002738:	40004400 	.word	0x40004400
 800273c:	200005a1 	.word	0x200005a1

08002740 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART3_UART_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002744:	4b13      	ldr	r3, [pc, #76]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 8002746:	4a14      	ldr	r2, [pc, #80]	@ (8002798 <MX_USART3_UART_Init+0x58>)
 8002748:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800274a:	4b12      	ldr	r3, [pc, #72]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 800274c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002750:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002752:	4b10      	ldr	r3, [pc, #64]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 8002754:	2200      	movs	r2, #0
 8002756:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002758:	4b0e      	ldr	r3, [pc, #56]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 800275a:	2200      	movs	r2, #0
 800275c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800275e:	4b0d      	ldr	r3, [pc, #52]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 8002760:	2200      	movs	r2, #0
 8002762:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002764:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 8002766:	220c      	movs	r2, #12
 8002768:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800276a:	4b0a      	ldr	r3, [pc, #40]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 800276c:	2200      	movs	r2, #0
 800276e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002770:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 8002772:	2200      	movs	r2, #0
 8002774:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002776:	4807      	ldr	r0, [pc, #28]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 8002778:	f002 f906 	bl	8004988 <HAL_UART_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002782:	f7ff fc1d 	bl	8001fc0 <Error_Handler>
  }

  /* USER CODE BEGIN USART3_Init 2 */
  HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 8002786:	2201      	movs	r2, #1
 8002788:	4904      	ldr	r1, [pc, #16]	@ (800279c <MX_USART3_UART_Init+0x5c>)
 800278a:	4802      	ldr	r0, [pc, #8]	@ (8002794 <MX_USART3_UART_Init+0x54>)
 800278c:	f002 f9d7 	bl	8004b3e <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */
}
 8002790:	bf00      	nop
 8002792:	bd80      	pop	{r7, pc}
 8002794:	200004a4 	.word	0x200004a4
 8002798:	40004800 	.word	0x40004800
 800279c:	200004ed 	.word	0x200004ed

080027a0 <send_UART3>:

void send_UART3(const char *msg)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7fd fcdb 	bl	8000164 <strlen>
 80027ae:	4603      	mov	r3, r0
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	f04f 33ff 	mov.w	r3, #4294967295
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	4803      	ldr	r0, [pc, #12]	@ (80027c8 <send_UART3+0x28>)
 80027ba:	f002 f935 	bl	8004a28 <HAL_UART_Transmit>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200004a4 	.word	0x200004a4

080027cc <HAL_UART_RxCpltCallback>:
  memset(rx_buffer3, 0, sizeof(rx_buffer3));
}

// Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); // DEBUG
 80027d4:	2110      	movs	r1, #16
 80027d6:	4845      	ldr	r0, [pc, #276]	@ (80028ec <HAL_UART_RxCpltCallback+0x120>)
 80027d8:	f000 fe91 	bl	80034fe <HAL_GPIO_TogglePin>

  // RS232_418
  if (huart->Instance == USART1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a43      	ldr	r2, [pc, #268]	@ (80028f0 <HAL_UART_RxCpltCallback+0x124>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d12a      	bne.n	800283c <HAL_UART_RxCpltCallback+0x70>
  {
    // Stocker le tick de réception à chaque char reçu
    last_rx_tick1 = HAL_GetTick();
 80027e6:	f000 f929 	bl	8002a3c <HAL_GetTick>
 80027ea:	4603      	mov	r3, r0
 80027ec:	4a41      	ldr	r2, [pc, #260]	@ (80028f4 <HAL_UART_RxCpltCallback+0x128>)
 80027ee:	6013      	str	r3, [r2, #0]

    if (rx_char1 != '\0' && rx_index1 < RX_BUFFER1_SIZE - 1)
 80027f0:	4b41      	ldr	r3, [pc, #260]	@ (80028f8 <HAL_UART_RxCpltCallback+0x12c>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d010      	beq.n	800281a <HAL_UART_RxCpltCallback+0x4e>
 80027f8:	4b40      	ldr	r3, [pc, #256]	@ (80028fc <HAL_UART_RxCpltCallback+0x130>)
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	f5b3 7f95 	cmp.w	r3, #298	@ 0x12a
 8002800:	d80b      	bhi.n	800281a <HAL_UART_RxCpltCallback+0x4e>
    {
      rx_buffer1[rx_index1++] = rx_char1;
 8002802:	4b3e      	ldr	r3, [pc, #248]	@ (80028fc <HAL_UART_RxCpltCallback+0x130>)
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	b291      	uxth	r1, r2
 800280a:	4a3c      	ldr	r2, [pc, #240]	@ (80028fc <HAL_UART_RxCpltCallback+0x130>)
 800280c:	8011      	strh	r1, [r2, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	4b39      	ldr	r3, [pc, #228]	@ (80028f8 <HAL_UART_RxCpltCallback+0x12c>)
 8002812:	7819      	ldrb	r1, [r3, #0]
 8002814:	4b3a      	ldr	r3, [pc, #232]	@ (8002900 <HAL_UART_RxCpltCallback+0x134>)
 8002816:	5499      	strb	r1, [r3, r2]
 8002818:	e00b      	b.n	8002832 <HAL_UART_RxCpltCallback+0x66>
    }
    else
    {
      rx_buffer1[rx_index1] = '\0';
 800281a:	4b38      	ldr	r3, [pc, #224]	@ (80028fc <HAL_UART_RxCpltCallback+0x130>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	4b37      	ldr	r3, [pc, #220]	@ (8002900 <HAL_UART_RxCpltCallback+0x134>)
 8002822:	2100      	movs	r1, #0
 8002824:	5499      	strb	r1, [r3, r2]
      message_complete1 = 1;
 8002826:	4b37      	ldr	r3, [pc, #220]	@ (8002904 <HAL_UART_RxCpltCallback+0x138>)
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]
      rx_index1 = 0;
 800282c:	4b33      	ldr	r3, [pc, #204]	@ (80028fc <HAL_UART_RxCpltCallback+0x130>)
 800282e:	2200      	movs	r2, #0
 8002830:	801a      	strh	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 8002832:	2201      	movs	r2, #1
 8002834:	4930      	ldr	r1, [pc, #192]	@ (80028f8 <HAL_UART_RxCpltCallback+0x12c>)
 8002836:	4834      	ldr	r0, [pc, #208]	@ (8002908 <HAL_UART_RxCpltCallback+0x13c>)
 8002838:	f002 f981 	bl	8004b3e <HAL_UART_Receive_IT>
  }

  // RS232_COM
  if (huart->Instance == USART3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a32      	ldr	r2, [pc, #200]	@ (800290c <HAL_UART_RxCpltCallback+0x140>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d124      	bne.n	8002890 <HAL_UART_RxCpltCallback+0xc4>
  {
    if (rx_char3 != '\r' && rx_index3 < RX_BUFFER3_SIZE - 1)
 8002846:	4b32      	ldr	r3, [pc, #200]	@ (8002910 <HAL_UART_RxCpltCallback+0x144>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b0d      	cmp	r3, #13
 800284c:	d00f      	beq.n	800286e <HAL_UART_RxCpltCallback+0xa2>
 800284e:	4b31      	ldr	r3, [pc, #196]	@ (8002914 <HAL_UART_RxCpltCallback+0x148>)
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	2b62      	cmp	r3, #98	@ 0x62
 8002854:	d80b      	bhi.n	800286e <HAL_UART_RxCpltCallback+0xa2>
    {
      rx_buffer3[rx_index3++] = rx_char3;
 8002856:	4b2f      	ldr	r3, [pc, #188]	@ (8002914 <HAL_UART_RxCpltCallback+0x148>)
 8002858:	881b      	ldrh	r3, [r3, #0]
 800285a:	1c5a      	adds	r2, r3, #1
 800285c:	b291      	uxth	r1, r2
 800285e:	4a2d      	ldr	r2, [pc, #180]	@ (8002914 <HAL_UART_RxCpltCallback+0x148>)
 8002860:	8011      	strh	r1, [r2, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	4b2a      	ldr	r3, [pc, #168]	@ (8002910 <HAL_UART_RxCpltCallback+0x144>)
 8002866:	7819      	ldrb	r1, [r3, #0]
 8002868:	4b2b      	ldr	r3, [pc, #172]	@ (8002918 <HAL_UART_RxCpltCallback+0x14c>)
 800286a:	5499      	strb	r1, [r3, r2]
 800286c:	e00b      	b.n	8002886 <HAL_UART_RxCpltCallback+0xba>
    }
    else
    {
      rx_buffer3[rx_index3] = '\r';
 800286e:	4b29      	ldr	r3, [pc, #164]	@ (8002914 <HAL_UART_RxCpltCallback+0x148>)
 8002870:	881b      	ldrh	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	4b28      	ldr	r3, [pc, #160]	@ (8002918 <HAL_UART_RxCpltCallback+0x14c>)
 8002876:	210d      	movs	r1, #13
 8002878:	5499      	strb	r1, [r3, r2]
      message_complete3 = 1;
 800287a:	4b28      	ldr	r3, [pc, #160]	@ (800291c <HAL_UART_RxCpltCallback+0x150>)
 800287c:	2201      	movs	r2, #1
 800287e:	701a      	strb	r2, [r3, #0]
      rx_index3 = 0;
 8002880:	4b24      	ldr	r3, [pc, #144]	@ (8002914 <HAL_UART_RxCpltCallback+0x148>)
 8002882:	2200      	movs	r2, #0
 8002884:	801a      	strh	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 8002886:	2201      	movs	r2, #1
 8002888:	4921      	ldr	r1, [pc, #132]	@ (8002910 <HAL_UART_RxCpltCallback+0x144>)
 800288a:	4825      	ldr	r0, [pc, #148]	@ (8002920 <HAL_UART_RxCpltCallback+0x154>)
 800288c:	f002 f957 	bl	8004b3e <HAL_UART_Receive_IT>
    // send_UART3("COM!"); // DEBUG
  }

  // RS485
  if (huart->Instance == USART2)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a23      	ldr	r2, [pc, #140]	@ (8002924 <HAL_UART_RxCpltCallback+0x158>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d124      	bne.n	80028e4 <HAL_UART_RxCpltCallback+0x118>
  {
    if (rx_char2 != '\0' && rx_index2 < RX_BUFFER2_SIZE - 1)
 800289a:	4b23      	ldr	r3, [pc, #140]	@ (8002928 <HAL_UART_RxCpltCallback+0x15c>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00f      	beq.n	80028c2 <HAL_UART_RxCpltCallback+0xf6>
 80028a2:	4b22      	ldr	r3, [pc, #136]	@ (800292c <HAL_UART_RxCpltCallback+0x160>)
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	2b30      	cmp	r3, #48	@ 0x30
 80028a8:	d80b      	bhi.n	80028c2 <HAL_UART_RxCpltCallback+0xf6>
    {
      rx_buffer2[rx_index2++] = rx_char2;
 80028aa:	4b20      	ldr	r3, [pc, #128]	@ (800292c <HAL_UART_RxCpltCallback+0x160>)
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	1c5a      	adds	r2, r3, #1
 80028b0:	b291      	uxth	r1, r2
 80028b2:	4a1e      	ldr	r2, [pc, #120]	@ (800292c <HAL_UART_RxCpltCallback+0x160>)
 80028b4:	8011      	strh	r1, [r2, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <HAL_UART_RxCpltCallback+0x15c>)
 80028ba:	7819      	ldrb	r1, [r3, #0]
 80028bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002930 <HAL_UART_RxCpltCallback+0x164>)
 80028be:	5499      	strb	r1, [r3, r2]
 80028c0:	e00b      	b.n	80028da <HAL_UART_RxCpltCallback+0x10e>
    }
    else
    {

      rx_buffer2[rx_index2] = '\0';
 80028c2:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <HAL_UART_RxCpltCallback+0x160>)
 80028c4:	881b      	ldrh	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	4b19      	ldr	r3, [pc, #100]	@ (8002930 <HAL_UART_RxCpltCallback+0x164>)
 80028ca:	2100      	movs	r1, #0
 80028cc:	5499      	strb	r1, [r3, r2]
      message_complete2 = 1;
 80028ce:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <HAL_UART_RxCpltCallback+0x168>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
      rx_index2 = 0;
 80028d4:	4b15      	ldr	r3, [pc, #84]	@ (800292c <HAL_UART_RxCpltCallback+0x160>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	801a      	strh	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 80028da:	2201      	movs	r2, #1
 80028dc:	4912      	ldr	r1, [pc, #72]	@ (8002928 <HAL_UART_RxCpltCallback+0x15c>)
 80028de:	4816      	ldr	r0, [pc, #88]	@ (8002938 <HAL_UART_RxCpltCallback+0x16c>)
 80028e0:	f002 f92d 	bl	8004b3e <HAL_UART_Receive_IT>
  }
}
 80028e4:	bf00      	nop
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40010c00 	.word	0x40010c00
 80028f0:	40013800 	.word	0x40013800
 80028f4:	200004a0 	.word	0x200004a0
 80028f8:	2000036d 	.word	0x2000036d
 80028fc:	2000049c 	.word	0x2000049c
 8002900:	20000370 	.word	0x20000370
 8002904:	2000036c 	.word	0x2000036c
 8002908:	20000324 	.word	0x20000324
 800290c:	40004800 	.word	0x40004800
 8002910:	200004ed 	.word	0x200004ed
 8002914:	20000554 	.word	0x20000554
 8002918:	200004f0 	.word	0x200004f0
 800291c:	200004ec 	.word	0x200004ec
 8002920:	200004a4 	.word	0x200004a4
 8002924:	40004400 	.word	0x40004400
 8002928:	200005a1 	.word	0x200005a1
 800292c:	200005d6 	.word	0x200005d6
 8002930:	200005a4 	.word	0x200005a4
 8002934:	200005a0 	.word	0x200005a0
 8002938:	20000558 	.word	0x20000558

0800293c <Check_UART1_Timeout>:

void Check_UART1_Timeout(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  if (!message_complete1 && rx_index1 > 0)
 8002940:	4b13      	ldr	r3, [pc, #76]	@ (8002990 <Check_UART1_Timeout+0x54>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d120      	bne.n	800298a <Check_UART1_Timeout+0x4e>
 8002948:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <Check_UART1_Timeout+0x58>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d01c      	beq.n	800298a <Check_UART1_Timeout+0x4e>
  {
    if ((HAL_GetTick() - last_rx_tick1) > RX_TIMEOUT_MS)
 8002950:	f000 f874 	bl	8002a3c <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <Check_UART1_Timeout+0x5c>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2bc8      	cmp	r3, #200	@ 0xc8
 800295e:	d914      	bls.n	800298a <Check_UART1_Timeout+0x4e>
    {

      // Sécurité : s'assurer de ne pas dépasser la taille du buffer
      if (rx_index1 >= RX_BUFFER1_SIZE)
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <Check_UART1_Timeout+0x58>)
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002968:	d303      	bcc.n	8002972 <Check_UART1_Timeout+0x36>
      {
        rx_index1 = RX_BUFFER1_SIZE - 1;
 800296a:	4b0a      	ldr	r3, [pc, #40]	@ (8002994 <Check_UART1_Timeout+0x58>)
 800296c:	f240 122b 	movw	r2, #299	@ 0x12b
 8002970:	801a      	strh	r2, [r3, #0]
      }

      rx_buffer1[rx_index1] = '\0'; // Fin de chaîne propre
 8002972:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <Check_UART1_Timeout+0x58>)
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	461a      	mov	r2, r3
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <Check_UART1_Timeout+0x60>)
 800297a:	2100      	movs	r1, #0
 800297c:	5499      	strb	r1, [r3, r2]
      message_complete1 = 1;        // Signal que le message est complet
 800297e:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <Check_UART1_Timeout+0x54>)
 8002980:	2201      	movs	r2, #1
 8002982:	701a      	strb	r2, [r3, #0]
      rx_index1 = 0;                // Réinitialisation de l'index
 8002984:	4b03      	ldr	r3, [pc, #12]	@ (8002994 <Check_UART1_Timeout+0x58>)
 8002986:	2200      	movs	r2, #0
 8002988:	801a      	strh	r2, [r3, #0]
    }
  }
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	2000036c 	.word	0x2000036c
 8002994:	2000049c 	.word	0x2000049c
 8002998:	200004a0 	.word	0x200004a0
 800299c:	20000370 	.word	0x20000370

080029a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029a0:	f7ff fe52 	bl	8002648 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029a4:	480b      	ldr	r0, [pc, #44]	@ (80029d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80029a6:	490c      	ldr	r1, [pc, #48]	@ (80029d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80029a8:	4a0c      	ldr	r2, [pc, #48]	@ (80029dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80029aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029ac:	e002      	b.n	80029b4 <LoopCopyDataInit>

080029ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029b2:	3304      	adds	r3, #4

080029b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029b8:	d3f9      	bcc.n	80029ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ba:	4a09      	ldr	r2, [pc, #36]	@ (80029e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80029bc:	4c09      	ldr	r4, [pc, #36]	@ (80029e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029c0:	e001      	b.n	80029c6 <LoopFillZerobss>

080029c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c4:	3204      	adds	r2, #4

080029c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029c8:	d3fb      	bcc.n	80029c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029ca:	f006 f87b 	bl	8008ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029ce:	f7ff f8d5 	bl	8001b7c <main>
  bx lr
 80029d2:	4770      	bx	lr
  ldr r0, =_sdata
 80029d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80029dc:	0800cee0 	.word	0x0800cee0
  ldr r2, =_sbss
 80029e0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80029e4:	20002110 	.word	0x20002110

080029e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029e8:	e7fe      	b.n	80029e8 <ADC1_2_IRQHandler>
	...

080029ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029f0:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <HAL_Init+0x28>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a07      	ldr	r2, [pc, #28]	@ (8002a14 <HAL_Init+0x28>)
 80029f6:	f043 0310 	orr.w	r3, r3, #16
 80029fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029fc:	2003      	movs	r0, #3
 80029fe:	f000 fae3 	bl	8002fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a02:	200f      	movs	r0, #15
 8002a04:	f7ff fca0 	bl	8002348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a08:	f7ff fae4 	bl	8001fd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40022000 	.word	0x40022000

08002a18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a1c:	4b05      	ldr	r3, [pc, #20]	@ (8002a34 <HAL_IncTick+0x1c>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <HAL_IncTick+0x20>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	4a03      	ldr	r2, [pc, #12]	@ (8002a38 <HAL_IncTick+0x20>)
 8002a2a:	6013      	str	r3, [r2, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	20000008 	.word	0x20000008
 8002a38:	200005d8 	.word	0x200005d8

08002a3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a40:	4b02      	ldr	r3, [pc, #8]	@ (8002a4c <HAL_GetTick+0x10>)
 8002a42:	681b      	ldr	r3, [r3, #0]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr
 8002a4c:	200005d8 	.word	0x200005d8

08002a50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e0be      	b.n	8002bf0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d109      	bne.n	8002a94 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7ff fad8 	bl	8002044 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f9ab 	bl	8002df0 <ADC_ConversionStop_Disable>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa2:	f003 0310 	and.w	r3, r3, #16
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 8099 	bne.w	8002bde <HAL_ADC_Init+0x18e>
 8002aac:	7dfb      	ldrb	r3, [r7, #23]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f040 8095 	bne.w	8002bde <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002abc:	f023 0302 	bic.w	r3, r3, #2
 8002ac0:	f043 0202 	orr.w	r2, r3, #2
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ad0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	7b1b      	ldrb	r3, [r3, #12]
 8002ad6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ad8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ada:	68ba      	ldr	r2, [r7, #8]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ae8:	d003      	beq.n	8002af2 <HAL_ADC_Init+0xa2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d102      	bne.n	8002af8 <HAL_ADC_Init+0xa8>
 8002af2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002af6:	e000      	b.n	8002afa <HAL_ADC_Init+0xaa>
 8002af8:	2300      	movs	r3, #0
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	7d1b      	ldrb	r3, [r3, #20]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d119      	bne.n	8002b3c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	7b1b      	ldrb	r3, [r3, #12]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d109      	bne.n	8002b24 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	3b01      	subs	r3, #1
 8002b16:	035a      	lsls	r2, r3, #13
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	e00b      	b.n	8002b3c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b28:	f043 0220 	orr.w	r2, r3, #32
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	f043 0201 	orr.w	r2, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	4b28      	ldr	r3, [pc, #160]	@ (8002bf8 <HAL_ADC_Init+0x1a8>)
 8002b58:	4013      	ands	r3, r2
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	68b9      	ldr	r1, [r7, #8]
 8002b60:	430b      	orrs	r3, r1
 8002b62:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b6c:	d003      	beq.n	8002b76 <HAL_ADC_Init+0x126>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d104      	bne.n	8002b80 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	051b      	lsls	r3, r3, #20
 8002b7e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b86:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689a      	ldr	r2, [r3, #8]
 8002b9a:	4b18      	ldr	r3, [pc, #96]	@ (8002bfc <HAL_ADC_Init+0x1ac>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d10b      	bne.n	8002bbc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bae:	f023 0303 	bic.w	r3, r3, #3
 8002bb2:	f043 0201 	orr.w	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002bba:	e018      	b.n	8002bee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc0:	f023 0312 	bic.w	r3, r3, #18
 8002bc4:	f043 0210 	orr.w	r2, r3, #16
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	f043 0201 	orr.w	r2, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002bdc:	e007      	b.n	8002bee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be2:	f043 0210 	orr.w	r2, r3, #16
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	ffe1f7fd 	.word	0xffe1f7fd
 8002bfc:	ff1f0efe 	.word	0xff1f0efe

08002c00 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x20>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	e0dc      	b.n	8002dda <HAL_ADC_ConfigChannel+0x1da>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b06      	cmp	r3, #6
 8002c2e:	d81c      	bhi.n	8002c6a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	3b05      	subs	r3, #5
 8002c42:	221f      	movs	r2, #31
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	4019      	ands	r1, r3
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	3b05      	subs	r3, #5
 8002c5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c68:	e03c      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b0c      	cmp	r3, #12
 8002c70:	d81c      	bhi.n	8002cac <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	3b23      	subs	r3, #35	@ 0x23
 8002c84:	221f      	movs	r2, #31
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	4019      	ands	r1, r3
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	6818      	ldr	r0, [r3, #0]
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3b23      	subs	r3, #35	@ 0x23
 8002c9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002caa:	e01b      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	3b41      	subs	r3, #65	@ 0x41
 8002cbe:	221f      	movs	r2, #31
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	4019      	ands	r1, r3
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	6818      	ldr	r0, [r3, #0]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3b41      	subs	r3, #65	@ 0x41
 8002cd8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2b09      	cmp	r3, #9
 8002cea:	d91c      	bls.n	8002d26 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68d9      	ldr	r1, [r3, #12]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3b1e      	subs	r3, #30
 8002cfe:	2207      	movs	r2, #7
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	4019      	ands	r1, r3
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	6898      	ldr	r0, [r3, #8]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	3b1e      	subs	r3, #30
 8002d18:	fa00 f203 	lsl.w	r2, r0, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	60da      	str	r2, [r3, #12]
 8002d24:	e019      	b.n	8002d5a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6919      	ldr	r1, [r3, #16]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	2207      	movs	r2, #7
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	4019      	ands	r1, r3
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	6898      	ldr	r0, [r3, #8]
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	4413      	add	r3, r2
 8002d4e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2b10      	cmp	r3, #16
 8002d60:	d003      	beq.n	8002d6a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d66:	2b11      	cmp	r3, #17
 8002d68:	d132      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8002de4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d125      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d126      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002d90:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2b10      	cmp	r3, #16
 8002d98:	d11a      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d9a:	4b13      	ldr	r3, [pc, #76]	@ (8002de8 <HAL_ADC_ConfigChannel+0x1e8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a13      	ldr	r2, [pc, #76]	@ (8002dec <HAL_ADC_ConfigChannel+0x1ec>)
 8002da0:	fba2 2303 	umull	r2, r3, r2, r3
 8002da4:	0c9a      	lsrs	r2, r3, #18
 8002da6:	4613      	mov	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4413      	add	r3, r2
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002db0:	e002      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1f9      	bne.n	8002db2 <HAL_ADC_ConfigChannel+0x1b2>
 8002dbe:	e007      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	f043 0220 	orr.w	r2, r3, #32
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr
 8002de4:	40012400 	.word	0x40012400
 8002de8:	20000000 	.word	0x20000000
 8002dec:	431bde83 	.word	0x431bde83

08002df0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d12e      	bne.n	8002e68 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0201 	bic.w	r2, r2, #1
 8002e18:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e1a:	f7ff fe0f 	bl	8002a3c <HAL_GetTick>
 8002e1e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e20:	e01b      	b.n	8002e5a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e22:	f7ff fe0b 	bl	8002a3c <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d914      	bls.n	8002e5a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d10d      	bne.n	8002e5a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e42:	f043 0210 	orr.w	r2, r3, #16
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4e:	f043 0201 	orr.w	r2, r3, #1
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e007      	b.n	8002e6a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d0dc      	beq.n	8002e22 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e84:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e90:	4013      	ands	r3, r2
 8002e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ea6:	4a04      	ldr	r2, [pc, #16]	@ (8002eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	60d3      	str	r3, [r2, #12]
}
 8002eac:	bf00      	nop
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	e000ed00 	.word	0xe000ed00

08002ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ec0:	4b04      	ldr	r3, [pc, #16]	@ (8002ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	0a1b      	lsrs	r3, r3, #8
 8002ec6:	f003 0307 	and.w	r3, r3, #7
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	e000ed00 	.word	0xe000ed00

08002ed8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	db0b      	blt.n	8002f02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	f003 021f 	and.w	r2, r3, #31
 8002ef0:	4906      	ldr	r1, [pc, #24]	@ (8002f0c <__NVIC_EnableIRQ+0x34>)
 8002ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	2001      	movs	r0, #1
 8002efa:	fa00 f202 	lsl.w	r2, r0, r2
 8002efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr
 8002f0c:	e000e100 	.word	0xe000e100

08002f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	6039      	str	r1, [r7, #0]
 8002f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	db0a      	blt.n	8002f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	490c      	ldr	r1, [pc, #48]	@ (8002f5c <__NVIC_SetPriority+0x4c>)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	0112      	lsls	r2, r2, #4
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	440b      	add	r3, r1
 8002f34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f38:	e00a      	b.n	8002f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	4908      	ldr	r1, [pc, #32]	@ (8002f60 <__NVIC_SetPriority+0x50>)
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	3b04      	subs	r3, #4
 8002f48:	0112      	lsls	r2, r2, #4
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	761a      	strb	r2, [r3, #24]
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	e000e100 	.word	0xe000e100
 8002f60:	e000ed00 	.word	0xe000ed00

08002f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	@ 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f1c3 0307 	rsb	r3, r3, #7
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	bf28      	it	cs
 8002f82:	2304      	movcs	r3, #4
 8002f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	2b06      	cmp	r3, #6
 8002f8c:	d902      	bls.n	8002f94 <NVIC_EncodePriority+0x30>
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3b03      	subs	r3, #3
 8002f92:	e000      	b.n	8002f96 <NVIC_EncodePriority+0x32>
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f98:	f04f 32ff 	mov.w	r2, #4294967295
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43da      	mvns	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fac:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb6:	43d9      	mvns	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fbc:	4313      	orrs	r3, r2
         );
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3724      	adds	r7, #36	@ 0x24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff ff4f 	bl	8002e74 <__NVIC_SetPriorityGrouping>
}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b086      	sub	sp, #24
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	60b9      	str	r1, [r7, #8]
 8002fe8:	607a      	str	r2, [r7, #4]
 8002fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ff0:	f7ff ff64 	bl	8002ebc <__NVIC_GetPriorityGrouping>
 8002ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	68b9      	ldr	r1, [r7, #8]
 8002ffa:	6978      	ldr	r0, [r7, #20]
 8002ffc:	f7ff ffb2 	bl	8002f64 <NVIC_EncodePriority>
 8003000:	4602      	mov	r2, r0
 8003002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003006:	4611      	mov	r1, r2
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff81 	bl	8002f10 <__NVIC_SetPriority>
}
 800300e:	bf00      	nop
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	4603      	mov	r3, r0
 800301e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ff57 	bl	8002ed8 <__NVIC_EnableIRQ>
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003032:	b480      	push	{r7}
 8003034:	b085      	sub	sp, #20
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d008      	beq.n	800305c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2204      	movs	r2, #4
 800304e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e020      	b.n	800309e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 020e 	bic.w	r2, r2, #14
 800306a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0201 	bic.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003084:	2101      	movs	r1, #1
 8003086:	fa01 f202 	lsl.w	r2, r1, r2
 800308a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800309c:	7bfb      	ldrb	r3, [r7, #15]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d005      	beq.n	80030cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2204      	movs	r2, #4
 80030c4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	73fb      	strb	r3, [r7, #15]
 80030ca:	e051      	b.n	8003170 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 020e 	bic.w	r2, r2, #14
 80030da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0201 	bic.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a22      	ldr	r2, [pc, #136]	@ (800317c <HAL_DMA_Abort_IT+0xd4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d029      	beq.n	800314a <HAL_DMA_Abort_IT+0xa2>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a21      	ldr	r2, [pc, #132]	@ (8003180 <HAL_DMA_Abort_IT+0xd8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d022      	beq.n	8003146 <HAL_DMA_Abort_IT+0x9e>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1f      	ldr	r2, [pc, #124]	@ (8003184 <HAL_DMA_Abort_IT+0xdc>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d01a      	beq.n	8003140 <HAL_DMA_Abort_IT+0x98>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1e      	ldr	r2, [pc, #120]	@ (8003188 <HAL_DMA_Abort_IT+0xe0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d012      	beq.n	800313a <HAL_DMA_Abort_IT+0x92>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a1c      	ldr	r2, [pc, #112]	@ (800318c <HAL_DMA_Abort_IT+0xe4>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d00a      	beq.n	8003134 <HAL_DMA_Abort_IT+0x8c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a1b      	ldr	r2, [pc, #108]	@ (8003190 <HAL_DMA_Abort_IT+0xe8>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d102      	bne.n	800312e <HAL_DMA_Abort_IT+0x86>
 8003128:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800312c:	e00e      	b.n	800314c <HAL_DMA_Abort_IT+0xa4>
 800312e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003132:	e00b      	b.n	800314c <HAL_DMA_Abort_IT+0xa4>
 8003134:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003138:	e008      	b.n	800314c <HAL_DMA_Abort_IT+0xa4>
 800313a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800313e:	e005      	b.n	800314c <HAL_DMA_Abort_IT+0xa4>
 8003140:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003144:	e002      	b.n	800314c <HAL_DMA_Abort_IT+0xa4>
 8003146:	2310      	movs	r3, #16
 8003148:	e000      	b.n	800314c <HAL_DMA_Abort_IT+0xa4>
 800314a:	2301      	movs	r3, #1
 800314c:	4a11      	ldr	r2, [pc, #68]	@ (8003194 <HAL_DMA_Abort_IT+0xec>)
 800314e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
    } 
  }
  return status;
 8003170:	7bfb      	ldrb	r3, [r7, #15]
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40020008 	.word	0x40020008
 8003180:	4002001c 	.word	0x4002001c
 8003184:	40020030 	.word	0x40020030
 8003188:	40020044 	.word	0x40020044
 800318c:	40020058 	.word	0x40020058
 8003190:	4002006c 	.word	0x4002006c
 8003194:	40020000 	.word	0x40020000

08003198 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003198:	b480      	push	{r7}
 800319a:	b08b      	sub	sp, #44	@ 0x2c
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031a2:	2300      	movs	r3, #0
 80031a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031a6:	2300      	movs	r3, #0
 80031a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031aa:	e169      	b.n	8003480 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031ac:	2201      	movs	r2, #1
 80031ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	f040 8158 	bne.w	800347a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	4a9a      	ldr	r2, [pc, #616]	@ (8003438 <HAL_GPIO_Init+0x2a0>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d05e      	beq.n	8003292 <HAL_GPIO_Init+0xfa>
 80031d4:	4a98      	ldr	r2, [pc, #608]	@ (8003438 <HAL_GPIO_Init+0x2a0>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d875      	bhi.n	80032c6 <HAL_GPIO_Init+0x12e>
 80031da:	4a98      	ldr	r2, [pc, #608]	@ (800343c <HAL_GPIO_Init+0x2a4>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d058      	beq.n	8003292 <HAL_GPIO_Init+0xfa>
 80031e0:	4a96      	ldr	r2, [pc, #600]	@ (800343c <HAL_GPIO_Init+0x2a4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d86f      	bhi.n	80032c6 <HAL_GPIO_Init+0x12e>
 80031e6:	4a96      	ldr	r2, [pc, #600]	@ (8003440 <HAL_GPIO_Init+0x2a8>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d052      	beq.n	8003292 <HAL_GPIO_Init+0xfa>
 80031ec:	4a94      	ldr	r2, [pc, #592]	@ (8003440 <HAL_GPIO_Init+0x2a8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d869      	bhi.n	80032c6 <HAL_GPIO_Init+0x12e>
 80031f2:	4a94      	ldr	r2, [pc, #592]	@ (8003444 <HAL_GPIO_Init+0x2ac>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d04c      	beq.n	8003292 <HAL_GPIO_Init+0xfa>
 80031f8:	4a92      	ldr	r2, [pc, #584]	@ (8003444 <HAL_GPIO_Init+0x2ac>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d863      	bhi.n	80032c6 <HAL_GPIO_Init+0x12e>
 80031fe:	4a92      	ldr	r2, [pc, #584]	@ (8003448 <HAL_GPIO_Init+0x2b0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d046      	beq.n	8003292 <HAL_GPIO_Init+0xfa>
 8003204:	4a90      	ldr	r2, [pc, #576]	@ (8003448 <HAL_GPIO_Init+0x2b0>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d85d      	bhi.n	80032c6 <HAL_GPIO_Init+0x12e>
 800320a:	2b12      	cmp	r3, #18
 800320c:	d82a      	bhi.n	8003264 <HAL_GPIO_Init+0xcc>
 800320e:	2b12      	cmp	r3, #18
 8003210:	d859      	bhi.n	80032c6 <HAL_GPIO_Init+0x12e>
 8003212:	a201      	add	r2, pc, #4	@ (adr r2, 8003218 <HAL_GPIO_Init+0x80>)
 8003214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003218:	08003293 	.word	0x08003293
 800321c:	0800326d 	.word	0x0800326d
 8003220:	0800327f 	.word	0x0800327f
 8003224:	080032c1 	.word	0x080032c1
 8003228:	080032c7 	.word	0x080032c7
 800322c:	080032c7 	.word	0x080032c7
 8003230:	080032c7 	.word	0x080032c7
 8003234:	080032c7 	.word	0x080032c7
 8003238:	080032c7 	.word	0x080032c7
 800323c:	080032c7 	.word	0x080032c7
 8003240:	080032c7 	.word	0x080032c7
 8003244:	080032c7 	.word	0x080032c7
 8003248:	080032c7 	.word	0x080032c7
 800324c:	080032c7 	.word	0x080032c7
 8003250:	080032c7 	.word	0x080032c7
 8003254:	080032c7 	.word	0x080032c7
 8003258:	080032c7 	.word	0x080032c7
 800325c:	08003275 	.word	0x08003275
 8003260:	08003289 	.word	0x08003289
 8003264:	4a79      	ldr	r2, [pc, #484]	@ (800344c <HAL_GPIO_Init+0x2b4>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d013      	beq.n	8003292 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800326a:	e02c      	b.n	80032c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	623b      	str	r3, [r7, #32]
          break;
 8003272:	e029      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	3304      	adds	r3, #4
 800327a:	623b      	str	r3, [r7, #32]
          break;
 800327c:	e024      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	3308      	adds	r3, #8
 8003284:	623b      	str	r3, [r7, #32]
          break;
 8003286:	e01f      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	330c      	adds	r3, #12
 800328e:	623b      	str	r3, [r7, #32]
          break;
 8003290:	e01a      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d102      	bne.n	80032a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800329a:	2304      	movs	r3, #4
 800329c:	623b      	str	r3, [r7, #32]
          break;
 800329e:	e013      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d105      	bne.n	80032b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032a8:	2308      	movs	r3, #8
 80032aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	611a      	str	r2, [r3, #16]
          break;
 80032b2:	e009      	b.n	80032c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032b4:	2308      	movs	r3, #8
 80032b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69fa      	ldr	r2, [r7, #28]
 80032bc:	615a      	str	r2, [r3, #20]
          break;
 80032be:	e003      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032c0:	2300      	movs	r3, #0
 80032c2:	623b      	str	r3, [r7, #32]
          break;
 80032c4:	e000      	b.n	80032c8 <HAL_GPIO_Init+0x130>
          break;
 80032c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2bff      	cmp	r3, #255	@ 0xff
 80032cc:	d801      	bhi.n	80032d2 <HAL_GPIO_Init+0x13a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	e001      	b.n	80032d6 <HAL_GPIO_Init+0x13e>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3304      	adds	r3, #4
 80032d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	2bff      	cmp	r3, #255	@ 0xff
 80032dc:	d802      	bhi.n	80032e4 <HAL_GPIO_Init+0x14c>
 80032de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	e002      	b.n	80032ea <HAL_GPIO_Init+0x152>
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	3b08      	subs	r3, #8
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	210f      	movs	r1, #15
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	fa01 f303 	lsl.w	r3, r1, r3
 80032f8:	43db      	mvns	r3, r3
 80032fa:	401a      	ands	r2, r3
 80032fc:	6a39      	ldr	r1, [r7, #32]
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	fa01 f303 	lsl.w	r3, r1, r3
 8003304:	431a      	orrs	r2, r3
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 80b1 	beq.w	800347a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003318:	4b4d      	ldr	r3, [pc, #308]	@ (8003450 <HAL_GPIO_Init+0x2b8>)
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	4a4c      	ldr	r2, [pc, #304]	@ (8003450 <HAL_GPIO_Init+0x2b8>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	6193      	str	r3, [r2, #24]
 8003324:	4b4a      	ldr	r3, [pc, #296]	@ (8003450 <HAL_GPIO_Init+0x2b8>)
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003330:	4a48      	ldr	r2, [pc, #288]	@ (8003454 <HAL_GPIO_Init+0x2bc>)
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	089b      	lsrs	r3, r3, #2
 8003336:	3302      	adds	r3, #2
 8003338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800333c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	220f      	movs	r2, #15
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	4013      	ands	r3, r2
 8003352:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a40      	ldr	r2, [pc, #256]	@ (8003458 <HAL_GPIO_Init+0x2c0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d013      	beq.n	8003384 <HAL_GPIO_Init+0x1ec>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a3f      	ldr	r2, [pc, #252]	@ (800345c <HAL_GPIO_Init+0x2c4>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d00d      	beq.n	8003380 <HAL_GPIO_Init+0x1e8>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a3e      	ldr	r2, [pc, #248]	@ (8003460 <HAL_GPIO_Init+0x2c8>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d007      	beq.n	800337c <HAL_GPIO_Init+0x1e4>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a3d      	ldr	r2, [pc, #244]	@ (8003464 <HAL_GPIO_Init+0x2cc>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d101      	bne.n	8003378 <HAL_GPIO_Init+0x1e0>
 8003374:	2303      	movs	r3, #3
 8003376:	e006      	b.n	8003386 <HAL_GPIO_Init+0x1ee>
 8003378:	2304      	movs	r3, #4
 800337a:	e004      	b.n	8003386 <HAL_GPIO_Init+0x1ee>
 800337c:	2302      	movs	r3, #2
 800337e:	e002      	b.n	8003386 <HAL_GPIO_Init+0x1ee>
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <HAL_GPIO_Init+0x1ee>
 8003384:	2300      	movs	r3, #0
 8003386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003388:	f002 0203 	and.w	r2, r2, #3
 800338c:	0092      	lsls	r2, r2, #2
 800338e:	4093      	lsls	r3, r2
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003396:	492f      	ldr	r1, [pc, #188]	@ (8003454 <HAL_GPIO_Init+0x2bc>)
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	3302      	adds	r3, #2
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d006      	beq.n	80033be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	492c      	ldr	r1, [pc, #176]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	608b      	str	r3, [r1, #8]
 80033bc:	e006      	b.n	80033cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033be:	4b2a      	ldr	r3, [pc, #168]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033c0:	689a      	ldr	r2, [r3, #8]
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	43db      	mvns	r3, r3
 80033c6:	4928      	ldr	r1, [pc, #160]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d006      	beq.n	80033e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033d8:	4b23      	ldr	r3, [pc, #140]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	4922      	ldr	r1, [pc, #136]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60cb      	str	r3, [r1, #12]
 80033e4:	e006      	b.n	80033f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80033e6:	4b20      	ldr	r3, [pc, #128]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	43db      	mvns	r3, r3
 80033ee:	491e      	ldr	r1, [pc, #120]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d006      	beq.n	800340e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003400:	4b19      	ldr	r3, [pc, #100]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	4918      	ldr	r1, [pc, #96]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	4313      	orrs	r3, r2
 800340a:	604b      	str	r3, [r1, #4]
 800340c:	e006      	b.n	800341c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800340e:	4b16      	ldr	r3, [pc, #88]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	43db      	mvns	r3, r3
 8003416:	4914      	ldr	r1, [pc, #80]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 8003418:	4013      	ands	r3, r2
 800341a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d021      	beq.n	800346c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003428:	4b0f      	ldr	r3, [pc, #60]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	490e      	ldr	r1, [pc, #56]	@ (8003468 <HAL_GPIO_Init+0x2d0>)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	4313      	orrs	r3, r2
 8003432:	600b      	str	r3, [r1, #0]
 8003434:	e021      	b.n	800347a <HAL_GPIO_Init+0x2e2>
 8003436:	bf00      	nop
 8003438:	10320000 	.word	0x10320000
 800343c:	10310000 	.word	0x10310000
 8003440:	10220000 	.word	0x10220000
 8003444:	10210000 	.word	0x10210000
 8003448:	10120000 	.word	0x10120000
 800344c:	10110000 	.word	0x10110000
 8003450:	40021000 	.word	0x40021000
 8003454:	40010000 	.word	0x40010000
 8003458:	40010800 	.word	0x40010800
 800345c:	40010c00 	.word	0x40010c00
 8003460:	40011000 	.word	0x40011000
 8003464:	40011400 	.word	0x40011400
 8003468:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800346c:	4b0b      	ldr	r3, [pc, #44]	@ (800349c <HAL_GPIO_Init+0x304>)
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	43db      	mvns	r3, r3
 8003474:	4909      	ldr	r1, [pc, #36]	@ (800349c <HAL_GPIO_Init+0x304>)
 8003476:	4013      	ands	r3, r2
 8003478:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	3301      	adds	r3, #1
 800347e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003486:	fa22 f303 	lsr.w	r3, r2, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	f47f ae8e 	bne.w	80031ac <HAL_GPIO_Init+0x14>
  }
}
 8003490:	bf00      	nop
 8003492:	bf00      	nop
 8003494:	372c      	adds	r7, #44	@ 0x2c
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr
 800349c:	40010400 	.word	0x40010400

080034a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	887b      	ldrh	r3, [r7, #2]
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034b8:	2301      	movs	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
 80034bc:	e001      	b.n	80034c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bc80      	pop	{r7}
 80034cc:	4770      	bx	lr

080034ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ce:	b480      	push	{r7}
 80034d0:	b083      	sub	sp, #12
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	460b      	mov	r3, r1
 80034d8:	807b      	strh	r3, [r7, #2]
 80034da:	4613      	mov	r3, r2
 80034dc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034de:	787b      	ldrb	r3, [r7, #1]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d003      	beq.n	80034ec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034e4:	887a      	ldrh	r2, [r7, #2]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034ea:	e003      	b.n	80034f4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034ec:	887b      	ldrh	r3, [r7, #2]
 80034ee:	041a      	lsls	r2, r3, #16
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	611a      	str	r2, [r3, #16]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr

080034fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034fe:	b480      	push	{r7}
 8003500:	b085      	sub	sp, #20
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	460b      	mov	r3, r1
 8003508:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003510:	887a      	ldrh	r2, [r7, #2]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4013      	ands	r3, r2
 8003516:	041a      	lsls	r2, r3, #16
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	43d9      	mvns	r1, r3
 800351c:	887b      	ldrh	r3, [r7, #2]
 800351e:	400b      	ands	r3, r1
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	611a      	str	r2, [r3, #16]
}
 8003526:	bf00      	nop
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	bc80      	pop	{r7}
 800352e:	4770      	bx	lr

08003530 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e12b      	b.n	800379a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d106      	bne.n	800355c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7fe fdb0 	bl	80020bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2224      	movs	r2, #36	@ 0x24
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0201 	bic.w	r2, r2, #1
 8003572:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003582:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003592:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003594:	f000 fcda 	bl	8003f4c <HAL_RCC_GetPCLK1Freq>
 8003598:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4a81      	ldr	r2, [pc, #516]	@ (80037a4 <HAL_I2C_Init+0x274>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d807      	bhi.n	80035b4 <HAL_I2C_Init+0x84>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4a80      	ldr	r2, [pc, #512]	@ (80037a8 <HAL_I2C_Init+0x278>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	bf94      	ite	ls
 80035ac:	2301      	movls	r3, #1
 80035ae:	2300      	movhi	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	e006      	b.n	80035c2 <HAL_I2C_Init+0x92>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a7d      	ldr	r2, [pc, #500]	@ (80037ac <HAL_I2C_Init+0x27c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	bf94      	ite	ls
 80035bc:	2301      	movls	r3, #1
 80035be:	2300      	movhi	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e0e7      	b.n	800379a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4a78      	ldr	r2, [pc, #480]	@ (80037b0 <HAL_I2C_Init+0x280>)
 80035ce:	fba2 2303 	umull	r2, r3, r2, r3
 80035d2:	0c9b      	lsrs	r3, r3, #18
 80035d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	4a6a      	ldr	r2, [pc, #424]	@ (80037a4 <HAL_I2C_Init+0x274>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d802      	bhi.n	8003604 <HAL_I2C_Init+0xd4>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	3301      	adds	r3, #1
 8003602:	e009      	b.n	8003618 <HAL_I2C_Init+0xe8>
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	4a69      	ldr	r2, [pc, #420]	@ (80037b4 <HAL_I2C_Init+0x284>)
 8003610:	fba2 2303 	umull	r2, r3, r2, r3
 8003614:	099b      	lsrs	r3, r3, #6
 8003616:	3301      	adds	r3, #1
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6812      	ldr	r2, [r2, #0]
 800361c:	430b      	orrs	r3, r1
 800361e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800362a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	495c      	ldr	r1, [pc, #368]	@ (80037a4 <HAL_I2C_Init+0x274>)
 8003634:	428b      	cmp	r3, r1
 8003636:	d819      	bhi.n	800366c <HAL_I2C_Init+0x13c>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	1e59      	subs	r1, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	fbb1 f3f3 	udiv	r3, r1, r3
 8003646:	1c59      	adds	r1, r3, #1
 8003648:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800364c:	400b      	ands	r3, r1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <HAL_I2C_Init+0x138>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1e59      	subs	r1, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003660:	3301      	adds	r3, #1
 8003662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003666:	e051      	b.n	800370c <HAL_I2C_Init+0x1dc>
 8003668:	2304      	movs	r3, #4
 800366a:	e04f      	b.n	800370c <HAL_I2C_Init+0x1dc>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d111      	bne.n	8003698 <HAL_I2C_Init+0x168>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	1e58      	subs	r0, r3, #1
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	440b      	add	r3, r1
 8003682:	fbb0 f3f3 	udiv	r3, r0, r3
 8003686:	3301      	adds	r3, #1
 8003688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	e012      	b.n	80036be <HAL_I2C_Init+0x18e>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	1e58      	subs	r0, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6859      	ldr	r1, [r3, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	0099      	lsls	r1, r3, #2
 80036a8:	440b      	add	r3, r1
 80036aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ae:	3301      	adds	r3, #1
 80036b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf0c      	ite	eq
 80036b8:	2301      	moveq	r3, #1
 80036ba:	2300      	movne	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_I2C_Init+0x196>
 80036c2:	2301      	movs	r3, #1
 80036c4:	e022      	b.n	800370c <HAL_I2C_Init+0x1dc>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10e      	bne.n	80036ec <HAL_I2C_Init+0x1bc>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1e58      	subs	r0, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6859      	ldr	r1, [r3, #4]
 80036d6:	460b      	mov	r3, r1
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	440b      	add	r3, r1
 80036dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e0:	3301      	adds	r3, #1
 80036e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036ea:	e00f      	b.n	800370c <HAL_I2C_Init+0x1dc>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e58      	subs	r0, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	0099      	lsls	r1, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003702:	3301      	adds	r3, #1
 8003704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003708:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	6809      	ldr	r1, [r1, #0]
 8003710:	4313      	orrs	r3, r2
 8003712:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69da      	ldr	r2, [r3, #28]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800373a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6911      	ldr	r1, [r2, #16]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68d2      	ldr	r2, [r2, #12]
 8003746:	4311      	orrs	r1, r2
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	430b      	orrs	r3, r1
 800374e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695a      	ldr	r2, [r3, #20]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	431a      	orrs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	000186a0 	.word	0x000186a0
 80037a8:	001e847f 	.word	0x001e847f
 80037ac:	003d08ff 	.word	0x003d08ff
 80037b0:	431bde83 	.word	0x431bde83
 80037b4:	10624dd3 	.word	0x10624dd3

080037b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e272      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f000 8087 	beq.w	80038e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037d8:	4b92      	ldr	r3, [pc, #584]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d00c      	beq.n	80037fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037e4:	4b8f      	ldr	r3, [pc, #572]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 030c 	and.w	r3, r3, #12
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d112      	bne.n	8003816 <HAL_RCC_OscConfig+0x5e>
 80037f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037fc:	d10b      	bne.n	8003816 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fe:	4b89      	ldr	r3, [pc, #548]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d06c      	beq.n	80038e4 <HAL_RCC_OscConfig+0x12c>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d168      	bne.n	80038e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e24c      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800381e:	d106      	bne.n	800382e <HAL_RCC_OscConfig+0x76>
 8003820:	4b80      	ldr	r3, [pc, #512]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a7f      	ldr	r2, [pc, #508]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800382a:	6013      	str	r3, [r2, #0]
 800382c:	e02e      	b.n	800388c <HAL_RCC_OscConfig+0xd4>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10c      	bne.n	8003850 <HAL_RCC_OscConfig+0x98>
 8003836:	4b7b      	ldr	r3, [pc, #492]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a7a      	ldr	r2, [pc, #488]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800383c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	4b78      	ldr	r3, [pc, #480]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a77      	ldr	r2, [pc, #476]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003848:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	e01d      	b.n	800388c <HAL_RCC_OscConfig+0xd4>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003858:	d10c      	bne.n	8003874 <HAL_RCC_OscConfig+0xbc>
 800385a:	4b72      	ldr	r3, [pc, #456]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a71      	ldr	r2, [pc, #452]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003860:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003864:	6013      	str	r3, [r2, #0]
 8003866:	4b6f      	ldr	r3, [pc, #444]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a6e      	ldr	r2, [pc, #440]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800386c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	e00b      	b.n	800388c <HAL_RCC_OscConfig+0xd4>
 8003874:	4b6b      	ldr	r3, [pc, #428]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a6a      	ldr	r2, [pc, #424]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800387a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800387e:	6013      	str	r3, [r2, #0]
 8003880:	4b68      	ldr	r3, [pc, #416]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a67      	ldr	r2, [pc, #412]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800388a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d013      	beq.n	80038bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003894:	f7ff f8d2 	bl	8002a3c <HAL_GetTick>
 8003898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389a:	e008      	b.n	80038ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800389c:	f7ff f8ce 	bl	8002a3c <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b64      	cmp	r3, #100	@ 0x64
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e200      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d0f0      	beq.n	800389c <HAL_RCC_OscConfig+0xe4>
 80038ba:	e014      	b.n	80038e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038bc:	f7ff f8be 	bl	8002a3c <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038c4:	f7ff f8ba 	bl	8002a3c <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b64      	cmp	r3, #100	@ 0x64
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e1ec      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d6:	4b53      	ldr	r3, [pc, #332]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f0      	bne.n	80038c4 <HAL_RCC_OscConfig+0x10c>
 80038e2:	e000      	b.n	80038e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d063      	beq.n	80039ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f003 030c 	and.w	r3, r3, #12
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00b      	beq.n	8003916 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80038fe:	4b49      	ldr	r3, [pc, #292]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f003 030c 	and.w	r3, r3, #12
 8003906:	2b08      	cmp	r3, #8
 8003908:	d11c      	bne.n	8003944 <HAL_RCC_OscConfig+0x18c>
 800390a:	4b46      	ldr	r3, [pc, #280]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d116      	bne.n	8003944 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003916:	4b43      	ldr	r3, [pc, #268]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d005      	beq.n	800392e <HAL_RCC_OscConfig+0x176>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d001      	beq.n	800392e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e1c0      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	00db      	lsls	r3, r3, #3
 800393c:	4939      	ldr	r1, [pc, #228]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800393e:	4313      	orrs	r3, r2
 8003940:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003942:	e03a      	b.n	80039ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d020      	beq.n	800398e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800394c:	4b36      	ldr	r3, [pc, #216]	@ (8003a28 <HAL_RCC_OscConfig+0x270>)
 800394e:	2201      	movs	r2, #1
 8003950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003952:	f7ff f873 	bl	8002a3c <HAL_GetTick>
 8003956:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800395a:	f7ff f86f 	bl	8002a3c <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e1a1      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800396c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d0f0      	beq.n	800395a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003978:	4b2a      	ldr	r3, [pc, #168]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	4927      	ldr	r1, [pc, #156]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 8003988:	4313      	orrs	r3, r2
 800398a:	600b      	str	r3, [r1, #0]
 800398c:	e015      	b.n	80039ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800398e:	4b26      	ldr	r3, [pc, #152]	@ (8003a28 <HAL_RCC_OscConfig+0x270>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003994:	f7ff f852 	bl	8002a3c <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800399c:	f7ff f84e 	bl	8002a3c <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e180      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d03a      	beq.n	8003a3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d019      	beq.n	8003a02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ce:	4b17      	ldr	r3, [pc, #92]	@ (8003a2c <HAL_RCC_OscConfig+0x274>)
 80039d0:	2201      	movs	r2, #1
 80039d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039d4:	f7ff f832 	bl	8002a3c <HAL_GetTick>
 80039d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039da:	e008      	b.n	80039ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039dc:	f7ff f82e 	bl	8002a3c <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e160      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003a24 <HAL_RCC_OscConfig+0x26c>)
 80039f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0f0      	beq.n	80039dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80039fa:	2001      	movs	r0, #1
 80039fc:	f000 fafe 	bl	8003ffc <RCC_Delay>
 8003a00:	e01c      	b.n	8003a3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a02:	4b0a      	ldr	r3, [pc, #40]	@ (8003a2c <HAL_RCC_OscConfig+0x274>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a08:	f7ff f818 	bl	8002a3c <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a0e:	e00f      	b.n	8003a30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a10:	f7ff f814 	bl	8002a3c <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d908      	bls.n	8003a30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e146      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
 8003a22:	bf00      	nop
 8003a24:	40021000 	.word	0x40021000
 8003a28:	42420000 	.word	0x42420000
 8003a2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a30:	4b92      	ldr	r3, [pc, #584]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1e9      	bne.n	8003a10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 80a6 	beq.w	8003b96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a4e:	4b8b      	ldr	r3, [pc, #556]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10d      	bne.n	8003a76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a5a:	4b88      	ldr	r3, [pc, #544]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	4a87      	ldr	r2, [pc, #540]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003a60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a64:	61d3      	str	r3, [r2, #28]
 8003a66:	4b85      	ldr	r3, [pc, #532]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003a68:	69db      	ldr	r3, [r3, #28]
 8003a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6e:	60bb      	str	r3, [r7, #8]
 8003a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a72:	2301      	movs	r3, #1
 8003a74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a76:	4b82      	ldr	r3, [pc, #520]	@ (8003c80 <HAL_RCC_OscConfig+0x4c8>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d118      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a82:	4b7f      	ldr	r3, [pc, #508]	@ (8003c80 <HAL_RCC_OscConfig+0x4c8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a7e      	ldr	r2, [pc, #504]	@ (8003c80 <HAL_RCC_OscConfig+0x4c8>)
 8003a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a8e:	f7fe ffd5 	bl	8002a3c <HAL_GetTick>
 8003a92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a96:	f7fe ffd1 	bl	8002a3c <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b64      	cmp	r3, #100	@ 0x64
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e103      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa8:	4b75      	ldr	r3, [pc, #468]	@ (8003c80 <HAL_RCC_OscConfig+0x4c8>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0f0      	beq.n	8003a96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d106      	bne.n	8003aca <HAL_RCC_OscConfig+0x312>
 8003abc:	4b6f      	ldr	r3, [pc, #444]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003abe:	6a1b      	ldr	r3, [r3, #32]
 8003ac0:	4a6e      	ldr	r2, [pc, #440]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003ac2:	f043 0301 	orr.w	r3, r3, #1
 8003ac6:	6213      	str	r3, [r2, #32]
 8003ac8:	e02d      	b.n	8003b26 <HAL_RCC_OscConfig+0x36e>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCC_OscConfig+0x334>
 8003ad2:	4b6a      	ldr	r3, [pc, #424]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	4a69      	ldr	r2, [pc, #420]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003ad8:	f023 0301 	bic.w	r3, r3, #1
 8003adc:	6213      	str	r3, [r2, #32]
 8003ade:	4b67      	ldr	r3, [pc, #412]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	4a66      	ldr	r2, [pc, #408]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003ae4:	f023 0304 	bic.w	r3, r3, #4
 8003ae8:	6213      	str	r3, [r2, #32]
 8003aea:	e01c      	b.n	8003b26 <HAL_RCC_OscConfig+0x36e>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	2b05      	cmp	r3, #5
 8003af2:	d10c      	bne.n	8003b0e <HAL_RCC_OscConfig+0x356>
 8003af4:	4b61      	ldr	r3, [pc, #388]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	4a60      	ldr	r2, [pc, #384]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003afa:	f043 0304 	orr.w	r3, r3, #4
 8003afe:	6213      	str	r3, [r2, #32]
 8003b00:	4b5e      	ldr	r3, [pc, #376]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	4a5d      	ldr	r2, [pc, #372]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b06:	f043 0301 	orr.w	r3, r3, #1
 8003b0a:	6213      	str	r3, [r2, #32]
 8003b0c:	e00b      	b.n	8003b26 <HAL_RCC_OscConfig+0x36e>
 8003b0e:	4b5b      	ldr	r3, [pc, #364]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b10:	6a1b      	ldr	r3, [r3, #32]
 8003b12:	4a5a      	ldr	r2, [pc, #360]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b14:	f023 0301 	bic.w	r3, r3, #1
 8003b18:	6213      	str	r3, [r2, #32]
 8003b1a:	4b58      	ldr	r3, [pc, #352]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	4a57      	ldr	r2, [pc, #348]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b20:	f023 0304 	bic.w	r3, r3, #4
 8003b24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d015      	beq.n	8003b5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b2e:	f7fe ff85 	bl	8002a3c <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b34:	e00a      	b.n	8003b4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b36:	f7fe ff81 	bl	8002a3c <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e0b1      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0ee      	beq.n	8003b36 <HAL_RCC_OscConfig+0x37e>
 8003b58:	e014      	b.n	8003b84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b5a:	f7fe ff6f 	bl	8002a3c <HAL_GetTick>
 8003b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b60:	e00a      	b.n	8003b78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b62:	f7fe ff6b 	bl	8002a3c <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e09b      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b78:	4b40      	ldr	r3, [pc, #256]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1ee      	bne.n	8003b62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b84:	7dfb      	ldrb	r3, [r7, #23]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d105      	bne.n	8003b96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	4a3b      	ldr	r2, [pc, #236]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003b90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 8087 	beq.w	8003cae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ba0:	4b36      	ldr	r3, [pc, #216]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f003 030c 	and.w	r3, r3, #12
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d061      	beq.n	8003c70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d146      	bne.n	8003c42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bb4:	4b33      	ldr	r3, [pc, #204]	@ (8003c84 <HAL_RCC_OscConfig+0x4cc>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bba:	f7fe ff3f 	bl	8002a3c <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bc0:	e008      	b.n	8003bd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bc2:	f7fe ff3b 	bl	8002a3c <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e06d      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bd4:	4b29      	ldr	r3, [pc, #164]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1f0      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be8:	d108      	bne.n	8003bfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003bea:	4b24      	ldr	r3, [pc, #144]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	4921      	ldr	r1, [pc, #132]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a19      	ldr	r1, [r3, #32]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	491b      	ldr	r1, [pc, #108]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c14:	4b1b      	ldr	r3, [pc, #108]	@ (8003c84 <HAL_RCC_OscConfig+0x4cc>)
 8003c16:	2201      	movs	r2, #1
 8003c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1a:	f7fe ff0f 	bl	8002a3c <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c22:	f7fe ff0b 	bl	8002a3c <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e03d      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c34:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0f0      	beq.n	8003c22 <HAL_RCC_OscConfig+0x46a>
 8003c40:	e035      	b.n	8003cae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c42:	4b10      	ldr	r3, [pc, #64]	@ (8003c84 <HAL_RCC_OscConfig+0x4cc>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fe fef8 	bl	8002a3c <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c50:	f7fe fef4 	bl	8002a3c <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e026      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c62:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <HAL_RCC_OscConfig+0x4c4>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x498>
 8003c6e:	e01e      	b.n	8003cae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d107      	bne.n	8003c88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e019      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	40007000 	.word	0x40007000
 8003c84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c88:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <HAL_RCC_OscConfig+0x500>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d106      	bne.n	8003caa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d001      	beq.n	8003cae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e000      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40021000 	.word	0x40021000

08003cbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e0d0      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cd0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d910      	bls.n	8003d00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cde:	4b67      	ldr	r3, [pc, #412]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 0207 	bic.w	r2, r3, #7
 8003ce6:	4965      	ldr	r1, [pc, #404]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cee:	4b63      	ldr	r3, [pc, #396]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d001      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e0b8      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d020      	beq.n	8003d4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0304 	and.w	r3, r3, #4
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d18:	4b59      	ldr	r3, [pc, #356]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	4a58      	ldr	r2, [pc, #352]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d005      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d30:	4b53      	ldr	r3, [pc, #332]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	4a52      	ldr	r2, [pc, #328]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d36:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003d3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d3c:	4b50      	ldr	r3, [pc, #320]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	494d      	ldr	r1, [pc, #308]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d040      	beq.n	8003ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d107      	bne.n	8003d72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d62:	4b47      	ldr	r3, [pc, #284]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d115      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e07f      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d107      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d7a:	4b41      	ldr	r3, [pc, #260]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e073      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e06b      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d9a:	4b39      	ldr	r3, [pc, #228]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f023 0203 	bic.w	r2, r3, #3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	4936      	ldr	r1, [pc, #216]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dac:	f7fe fe46 	bl	8002a3c <HAL_GetTick>
 8003db0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003db2:	e00a      	b.n	8003dca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003db4:	f7fe fe42 	bl	8002a3c <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e053      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dca:	4b2d      	ldr	r3, [pc, #180]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f003 020c 	and.w	r2, r3, #12
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d1eb      	bne.n	8003db4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ddc:	4b27      	ldr	r3, [pc, #156]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d210      	bcs.n	8003e0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dea:	4b24      	ldr	r3, [pc, #144]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f023 0207 	bic.w	r2, r3, #7
 8003df2:	4922      	ldr	r1, [pc, #136]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dfa:	4b20      	ldr	r3, [pc, #128]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0307 	and.w	r3, r3, #7
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d001      	beq.n	8003e0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e032      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0304 	and.w	r3, r3, #4
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d008      	beq.n	8003e2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e18:	4b19      	ldr	r3, [pc, #100]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	4916      	ldr	r1, [pc, #88]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0308 	and.w	r3, r3, #8
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d009      	beq.n	8003e4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e36:	4b12      	ldr	r3, [pc, #72]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	490e      	ldr	r1, [pc, #56]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e4a:	f000 f821 	bl	8003e90 <HAL_RCC_GetSysClockFreq>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	091b      	lsrs	r3, r3, #4
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	490a      	ldr	r1, [pc, #40]	@ (8003e84 <HAL_RCC_ClockConfig+0x1c8>)
 8003e5c:	5ccb      	ldrb	r3, [r1, r3]
 8003e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e62:	4a09      	ldr	r2, [pc, #36]	@ (8003e88 <HAL_RCC_ClockConfig+0x1cc>)
 8003e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e66:	4b09      	ldr	r3, [pc, #36]	@ (8003e8c <HAL_RCC_ClockConfig+0x1d0>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7fe fa6c 	bl	8002348 <HAL_InitTick>

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40022000 	.word	0x40022000
 8003e80:	40021000 	.word	0x40021000
 8003e84:	0800ca74 	.word	0x0800ca74
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	20000004 	.word	0x20000004

08003e90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60bb      	str	r3, [r7, #8]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	617b      	str	r3, [r7, #20]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8003f24 <HAL_RCC_GetSysClockFreq+0x94>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f003 030c 	and.w	r3, r3, #12
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d002      	beq.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x30>
 8003eba:	2b08      	cmp	r3, #8
 8003ebc:	d003      	beq.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x36>
 8003ebe:	e027      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ec0:	4b19      	ldr	r3, [pc, #100]	@ (8003f28 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ec2:	613b      	str	r3, [r7, #16]
      break;
 8003ec4:	e027      	b.n	8003f16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	0c9b      	lsrs	r3, r3, #18
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	4a17      	ldr	r2, [pc, #92]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ed0:	5cd3      	ldrb	r3, [r2, r3]
 8003ed2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d010      	beq.n	8003f00 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ede:	4b11      	ldr	r3, [pc, #68]	@ (8003f24 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	0c5b      	lsrs	r3, r3, #17
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	4a11      	ldr	r2, [pc, #68]	@ (8003f30 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003eea:	5cd3      	ldrb	r3, [r2, r3]
 8003eec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8003f28 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ef2:	fb03 f202 	mul.w	r2, r3, r2
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efc:	617b      	str	r3, [r7, #20]
 8003efe:	e004      	b.n	8003f0a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a0c      	ldr	r2, [pc, #48]	@ (8003f34 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f04:	fb02 f303 	mul.w	r3, r2, r3
 8003f08:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	613b      	str	r3, [r7, #16]
      break;
 8003f0e:	e002      	b.n	8003f16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f12:	613b      	str	r3, [r7, #16]
      break;
 8003f14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f16:	693b      	ldr	r3, [r7, #16]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	371c      	adds	r7, #28
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	40021000 	.word	0x40021000
 8003f28:	007a1200 	.word	0x007a1200
 8003f2c:	0800ca8c 	.word	0x0800ca8c
 8003f30:	0800ca9c 	.word	0x0800ca9c
 8003f34:	003d0900 	.word	0x003d0900

08003f38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f3c:	4b02      	ldr	r3, [pc, #8]	@ (8003f48 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bc80      	pop	{r7}
 8003f46:	4770      	bx	lr
 8003f48:	20000000 	.word	0x20000000

08003f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f50:	f7ff fff2 	bl	8003f38 <HAL_RCC_GetHCLKFreq>
 8003f54:	4602      	mov	r2, r0
 8003f56:	4b05      	ldr	r3, [pc, #20]	@ (8003f6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	0a1b      	lsrs	r3, r3, #8
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	4903      	ldr	r1, [pc, #12]	@ (8003f70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f62:	5ccb      	ldrb	r3, [r1, r3]
 8003f64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	0800ca84 	.word	0x0800ca84

08003f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f78:	f7ff ffde 	bl	8003f38 <HAL_RCC_GetHCLKFreq>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	4b05      	ldr	r3, [pc, #20]	@ (8003f94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	0adb      	lsrs	r3, r3, #11
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	4903      	ldr	r1, [pc, #12]	@ (8003f98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f8a:	5ccb      	ldrb	r3, [r1, r3]
 8003f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40021000 	.word	0x40021000
 8003f98:	0800ca84 	.word	0x0800ca84

08003f9c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	220f      	movs	r2, #15
 8003faa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003fac:	4b11      	ldr	r3, [pc, #68]	@ (8003ff4 <HAL_RCC_GetClockConfig+0x58>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f003 0203 	and.w	r2, r3, #3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff4 <HAL_RCC_GetClockConfig+0x58>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff4 <HAL_RCC_GetClockConfig+0x58>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003fd0:	4b08      	ldr	r3, [pc, #32]	@ (8003ff4 <HAL_RCC_GetClockConfig+0x58>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	08db      	lsrs	r3, r3, #3
 8003fd6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003fde:	4b06      	ldr	r3, [pc, #24]	@ (8003ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0207 	and.w	r2, r3, #7
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	40022000 	.word	0x40022000

08003ffc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004004:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <RCC_Delay+0x34>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a0a      	ldr	r2, [pc, #40]	@ (8004034 <RCC_Delay+0x38>)
 800400a:	fba2 2303 	umull	r2, r3, r2, r3
 800400e:	0a5b      	lsrs	r3, r3, #9
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	fb02 f303 	mul.w	r3, r2, r3
 8004016:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004018:	bf00      	nop
  }
  while (Delay --);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1e5a      	subs	r2, r3, #1
 800401e:	60fa      	str	r2, [r7, #12]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1f9      	bne.n	8004018 <RCC_Delay+0x1c>
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	bc80      	pop	{r7}
 800402e:	4770      	bx	lr
 8004030:	20000000 	.word	0x20000000
 8004034:	10624dd3 	.word	0x10624dd3

08004038 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]
 8004044:	2300      	movs	r3, #0
 8004046:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b00      	cmp	r3, #0
 8004052:	d07d      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004054:	2300      	movs	r3, #0
 8004056:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004058:	4b4f      	ldr	r3, [pc, #316]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10d      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004064:	4b4c      	ldr	r3, [pc, #304]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	4a4b      	ldr	r2, [pc, #300]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800406a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800406e:	61d3      	str	r3, [r2, #28]
 8004070:	4b49      	ldr	r3, [pc, #292]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004078:	60bb      	str	r3, [r7, #8]
 800407a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407c:	2301      	movs	r3, #1
 800407e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004080:	4b46      	ldr	r3, [pc, #280]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004088:	2b00      	cmp	r3, #0
 800408a:	d118      	bne.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800408c:	4b43      	ldr	r3, [pc, #268]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a42      	ldr	r2, [pc, #264]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004092:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004096:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004098:	f7fe fcd0 	bl	8002a3c <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409e:	e008      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a0:	f7fe fccc 	bl	8002a3c <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b64      	cmp	r3, #100	@ 0x64
 80040ac:	d901      	bls.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e06d      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b2:	4b3a      	ldr	r3, [pc, #232]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0f0      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040be:	4b36      	ldr	r3, [pc, #216]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d02e      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d027      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040e6:	4b2e      	ldr	r3, [pc, #184]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040e8:	2201      	movs	r2, #1
 80040ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040ec:	4b2c      	ldr	r3, [pc, #176]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040f2:	4a29      	ldr	r2, [pc, #164]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d014      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004102:	f7fe fc9b 	bl	8002a3c <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004108:	e00a      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410a:	f7fe fc97 	bl	8002a3c <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004118:	4293      	cmp	r3, r2
 800411a:	d901      	bls.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e036      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004120:	4b1d      	ldr	r3, [pc, #116]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0ee      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800412c:	4b1a      	ldr	r3, [pc, #104]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4917      	ldr	r1, [pc, #92]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800413a:	4313      	orrs	r3, r2
 800413c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800413e:	7dfb      	ldrb	r3, [r7, #23]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d105      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004144:	4b14      	ldr	r3, [pc, #80]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004146:	69db      	ldr	r3, [r3, #28]
 8004148:	4a13      	ldr	r2, [pc, #76]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800414e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d008      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800415c:	4b0e      	ldr	r3, [pc, #56]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	490b      	ldr	r1, [pc, #44]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416a:	4313      	orrs	r3, r2
 800416c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	d008      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800417a:	4b07      	ldr	r3, [pc, #28]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	4904      	ldr	r1, [pc, #16]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40021000 	.word	0x40021000
 800419c:	40007000 	.word	0x40007000
 80041a0:	42420440 	.word	0x42420440

080041a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d101      	bne.n	80041b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e041      	b.n	800423a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fd ffc6 	bl	800215c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3304      	adds	r3, #4
 80041e0:	4619      	mov	r1, r3
 80041e2:	4610      	mov	r0, r2
 80041e4:	f000 fa5c 	bl	80046a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3708      	adds	r7, #8
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	d001      	beq.n	800425c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e03a      	b.n	80042d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68da      	ldr	r2, [r3, #12]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a18      	ldr	r2, [pc, #96]	@ (80042dc <HAL_TIM_Base_Start_IT+0x98>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00e      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004286:	d009      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a14      	ldr	r2, [pc, #80]	@ (80042e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d004      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a13      	ldr	r2, [pc, #76]	@ (80042e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d111      	bne.n	80042c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 0307 	and.w	r3, r3, #7
 80042a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b06      	cmp	r3, #6
 80042ac:	d010      	beq.n	80042d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0201 	orr.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042be:	e007      	b.n	80042d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800

080042e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d020      	beq.n	800434c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d01b      	beq.n	800434c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f06f 0202 	mvn.w	r2, #2
 800431c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	f003 0303 	and.w	r3, r3, #3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f998 	bl	8004668 <HAL_TIM_IC_CaptureCallback>
 8004338:	e005      	b.n	8004346 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f98b 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 f99a 	bl	800467a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	2b00      	cmp	r3, #0
 8004354:	d020      	beq.n	8004398 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b00      	cmp	r3, #0
 800435e:	d01b      	beq.n	8004398 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f06f 0204 	mvn.w	r2, #4
 8004368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2202      	movs	r2, #2
 800436e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f972 	bl	8004668 <HAL_TIM_IC_CaptureCallback>
 8004384:	e005      	b.n	8004392 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f965 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f974 	bl	800467a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d020      	beq.n	80043e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d01b      	beq.n	80043e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0208 	mvn.w	r2, #8
 80043b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2204      	movs	r2, #4
 80043ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f003 0303 	and.w	r3, r3, #3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f94c 	bl	8004668 <HAL_TIM_IC_CaptureCallback>
 80043d0:	e005      	b.n	80043de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f93f 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f94e 	bl	800467a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 0310 	and.w	r3, r3, #16
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d020      	beq.n	8004430 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01b      	beq.n	8004430 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f06f 0210 	mvn.w	r2, #16
 8004400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2208      	movs	r2, #8
 8004406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f926 	bl	8004668 <HAL_TIM_IC_CaptureCallback>
 800441c:	e005      	b.n	800442a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f919 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f928 	bl	800467a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00c      	beq.n	8004454 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	2b00      	cmp	r3, #0
 8004442:	d007      	beq.n	8004454 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f06f 0201 	mvn.w	r2, #1
 800444c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7fd fda6 	bl	8001fa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00c      	beq.n	8004478 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004464:	2b00      	cmp	r3, #0
 8004466:	d007      	beq.n	8004478 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 fa7f 	bl	8004976 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00c      	beq.n	800449c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004488:	2b00      	cmp	r3, #0
 800448a:	d007      	beq.n	800449c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f8f8 	bl	800468c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	f003 0320 	and.w	r3, r3, #32
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00c      	beq.n	80044c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d007      	beq.n	80044c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f06f 0220 	mvn.w	r2, #32
 80044b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fa52 	bl	8004964 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044c0:	bf00      	nop
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044d2:	2300      	movs	r3, #0
 80044d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d101      	bne.n	80044e4 <HAL_TIM_ConfigClockSource+0x1c>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e0b4      	b.n	800464e <HAL_TIM_ConfigClockSource+0x186>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004502:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800450a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68ba      	ldr	r2, [r7, #8]
 8004512:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800451c:	d03e      	beq.n	800459c <HAL_TIM_ConfigClockSource+0xd4>
 800451e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004522:	f200 8087 	bhi.w	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 8004526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800452a:	f000 8086 	beq.w	800463a <HAL_TIM_ConfigClockSource+0x172>
 800452e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004532:	d87f      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 8004534:	2b70      	cmp	r3, #112	@ 0x70
 8004536:	d01a      	beq.n	800456e <HAL_TIM_ConfigClockSource+0xa6>
 8004538:	2b70      	cmp	r3, #112	@ 0x70
 800453a:	d87b      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 800453c:	2b60      	cmp	r3, #96	@ 0x60
 800453e:	d050      	beq.n	80045e2 <HAL_TIM_ConfigClockSource+0x11a>
 8004540:	2b60      	cmp	r3, #96	@ 0x60
 8004542:	d877      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 8004544:	2b50      	cmp	r3, #80	@ 0x50
 8004546:	d03c      	beq.n	80045c2 <HAL_TIM_ConfigClockSource+0xfa>
 8004548:	2b50      	cmp	r3, #80	@ 0x50
 800454a:	d873      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	2b40      	cmp	r3, #64	@ 0x40
 800454e:	d058      	beq.n	8004602 <HAL_TIM_ConfigClockSource+0x13a>
 8004550:	2b40      	cmp	r3, #64	@ 0x40
 8004552:	d86f      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b30      	cmp	r3, #48	@ 0x30
 8004556:	d064      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0x15a>
 8004558:	2b30      	cmp	r3, #48	@ 0x30
 800455a:	d86b      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	2b20      	cmp	r3, #32
 800455e:	d060      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0x15a>
 8004560:	2b20      	cmp	r3, #32
 8004562:	d867      	bhi.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
 8004564:	2b00      	cmp	r3, #0
 8004566:	d05c      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0x15a>
 8004568:	2b10      	cmp	r3, #16
 800456a:	d05a      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0x15a>
 800456c:	e062      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800457e:	f000 f974 	bl	800486a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004590:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	609a      	str	r2, [r3, #8]
      break;
 800459a:	e04f      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045ac:	f000 f95d 	bl	800486a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045be:	609a      	str	r2, [r3, #8]
      break;
 80045c0:	e03c      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ce:	461a      	mov	r2, r3
 80045d0:	f000 f8d4 	bl	800477c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2150      	movs	r1, #80	@ 0x50
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 f92b 	bl	8004836 <TIM_ITRx_SetConfig>
      break;
 80045e0:	e02c      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ee:	461a      	mov	r2, r3
 80045f0:	f000 f8f2 	bl	80047d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2160      	movs	r1, #96	@ 0x60
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 f91b 	bl	8004836 <TIM_ITRx_SetConfig>
      break;
 8004600:	e01c      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800460e:	461a      	mov	r2, r3
 8004610:	f000 f8b4 	bl	800477c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2140      	movs	r1, #64	@ 0x40
 800461a:	4618      	mov	r0, r3
 800461c:	f000 f90b 	bl	8004836 <TIM_ITRx_SetConfig>
      break;
 8004620:	e00c      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4619      	mov	r1, r3
 800462c:	4610      	mov	r0, r2
 800462e:	f000 f902 	bl	8004836 <TIM_ITRx_SetConfig>
      break;
 8004632:	e003      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	73fb      	strb	r3, [r7, #15]
      break;
 8004638:	e000      	b.n	800463c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800463a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800464c:	7bfb      	ldrb	r3, [r7, #15]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	bc80      	pop	{r7}
 8004678:	4770      	bx	lr

0800467a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr

0800468c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr
	...

080046a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a2f      	ldr	r2, [pc, #188]	@ (8004770 <TIM_Base_SetConfig+0xd0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00b      	beq.n	80046d0 <TIM_Base_SetConfig+0x30>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046be:	d007      	beq.n	80046d0 <TIM_Base_SetConfig+0x30>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a2c      	ldr	r2, [pc, #176]	@ (8004774 <TIM_Base_SetConfig+0xd4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d003      	beq.n	80046d0 <TIM_Base_SetConfig+0x30>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004778 <TIM_Base_SetConfig+0xd8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d108      	bne.n	80046e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	4313      	orrs	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a22      	ldr	r2, [pc, #136]	@ (8004770 <TIM_Base_SetConfig+0xd0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00b      	beq.n	8004702 <TIM_Base_SetConfig+0x62>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046f0:	d007      	beq.n	8004702 <TIM_Base_SetConfig+0x62>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004774 <TIM_Base_SetConfig+0xd4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d003      	beq.n	8004702 <TIM_Base_SetConfig+0x62>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004778 <TIM_Base_SetConfig+0xd8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d108      	bne.n	8004714 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	4313      	orrs	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	689a      	ldr	r2, [r3, #8]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a0d      	ldr	r2, [pc, #52]	@ (8004770 <TIM_Base_SetConfig+0xd0>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d103      	bne.n	8004748 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d005      	beq.n	8004766 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f023 0201 	bic.w	r2, r3, #1
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	611a      	str	r2, [r3, #16]
  }
}
 8004766:	bf00      	nop
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr
 8004770:	40012c00 	.word	0x40012c00
 8004774:	40000400 	.word	0x40000400
 8004778:	40000800 	.word	0x40000800

0800477c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6a1b      	ldr	r3, [r3, #32]
 800478c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	f023 0201 	bic.w	r2, r3, #1
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f023 030a 	bic.w	r3, r3, #10
 80047b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	4313      	orrs	r3, r2
 80047c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr

080047d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	f023 0210 	bic.w	r2, r3, #16
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004802:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	031b      	lsls	r3, r3, #12
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	4313      	orrs	r3, r2
 800480c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004814:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	4313      	orrs	r3, r2
 800481e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	621a      	str	r2, [r3, #32]
}
 800482c:	bf00      	nop
 800482e:	371c      	adds	r7, #28
 8004830:	46bd      	mov	sp, r7
 8004832:	bc80      	pop	{r7}
 8004834:	4770      	bx	lr

08004836 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004836:	b480      	push	{r7}
 8004838:	b085      	sub	sp, #20
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
 800483e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800484c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800484e:	683a      	ldr	r2, [r7, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	f043 0307 	orr.w	r3, r3, #7
 8004858:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	609a      	str	r2, [r3, #8]
}
 8004860:	bf00      	nop
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	bc80      	pop	{r7}
 8004868:	4770      	bx	lr

0800486a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800486a:	b480      	push	{r7}
 800486c:	b087      	sub	sp, #28
 800486e:	af00      	add	r7, sp, #0
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	607a      	str	r2, [r7, #4]
 8004876:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004884:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	021a      	lsls	r2, r3, #8
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	431a      	orrs	r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	4313      	orrs	r3, r2
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	4313      	orrs	r3, r2
 8004896:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	609a      	str	r2, [r3, #8]
}
 800489e:	bf00      	nop
 80048a0:	371c      	adds	r7, #28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bc80      	pop	{r7}
 80048a6:	4770      	bx	lr

080048a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048bc:	2302      	movs	r3, #2
 80048be:	e046      	b.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a16      	ldr	r2, [pc, #88]	@ (8004958 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00e      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800490c:	d009      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a12      	ldr	r2, [pc, #72]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d004      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a10      	ldr	r2, [pc, #64]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10c      	bne.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004928:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	4313      	orrs	r3, r2
 8004932:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr
 8004958:	40012c00 	.word	0x40012c00
 800495c:	40000400 	.word	0x40000400
 8004960:	40000800 	.word	0x40000800

08004964 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	bc80      	pop	{r7}
 8004974:	4770      	bx	lr

08004976 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e042      	b.n	8004a20 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d106      	bne.n	80049b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7fd fbf2 	bl	8002198 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2224      	movs	r2, #36	@ 0x24
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 fdb7 	bl	8005540 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	691a      	ldr	r2, [r3, #16]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	695a      	ldr	r2, [r3, #20]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68da      	ldr	r2, [r3, #12]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2220      	movs	r2, #32
 8004a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2220      	movs	r2, #32
 8004a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b08a      	sub	sp, #40	@ 0x28
 8004a2c:	af02      	add	r7, sp, #8
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	603b      	str	r3, [r7, #0]
 8004a34:	4613      	mov	r3, r2
 8004a36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b20      	cmp	r3, #32
 8004a46:	d175      	bne.n	8004b34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <HAL_UART_Transmit+0x2c>
 8004a4e:	88fb      	ldrh	r3, [r7, #6]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e06e      	b.n	8004b36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2221      	movs	r2, #33	@ 0x21
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a66:	f7fd ffe9 	bl	8002a3c <HAL_GetTick>
 8004a6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	88fa      	ldrh	r2, [r7, #6]
 8004a70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	88fa      	ldrh	r2, [r7, #6]
 8004a76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a80:	d108      	bne.n	8004a94 <HAL_UART_Transmit+0x6c>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d104      	bne.n	8004a94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	61bb      	str	r3, [r7, #24]
 8004a92:	e003      	b.n	8004a9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a9c:	e02e      	b.n	8004afc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	2180      	movs	r1, #128	@ 0x80
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f000 fb1c 	bl	80050e6 <UART_WaitOnFlagUntilTimeout>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d005      	beq.n	8004ac0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e03a      	b.n	8004b36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10b      	bne.n	8004ade <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	461a      	mov	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ad4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	3302      	adds	r3, #2
 8004ada:	61bb      	str	r3, [r7, #24]
 8004adc:	e007      	b.n	8004aee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	781a      	ldrb	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	3301      	adds	r3, #1
 8004aec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	3b01      	subs	r3, #1
 8004af6:	b29a      	uxth	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1cb      	bne.n	8004a9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	2140      	movs	r1, #64	@ 0x40
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 fae8 	bl	80050e6 <UART_WaitOnFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e006      	b.n	8004b36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b30:	2300      	movs	r3, #0
 8004b32:	e000      	b.n	8004b36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b34:	2302      	movs	r3, #2
  }
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3720      	adds	r7, #32
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b084      	sub	sp, #16
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	60f8      	str	r0, [r7, #12]
 8004b46:	60b9      	str	r1, [r7, #8]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d112      	bne.n	8004b7e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d002      	beq.n	8004b64 <HAL_UART_Receive_IT+0x26>
 8004b5e:	88fb      	ldrh	r3, [r7, #6]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e00b      	b.n	8004b80 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004b6e:	88fb      	ldrh	r3, [r7, #6]
 8004b70:	461a      	mov	r2, r3
 8004b72:	68b9      	ldr	r1, [r7, #8]
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f000 fb0f 	bl	8005198 <UART_Start_Receive_IT>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	e000      	b.n	8004b80 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004b7e:	2302      	movs	r3, #2
  }
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3710      	adds	r7, #16
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b0ba      	sub	sp, #232	@ 0xe8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bbe:	f003 030f 	and.w	r3, r3, #15
 8004bc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004bc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10f      	bne.n	8004bee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bd2:	f003 0320 	and.w	r3, r3, #32
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d009      	beq.n	8004bee <HAL_UART_IRQHandler+0x66>
 8004bda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bde:	f003 0320 	and.w	r3, r3, #32
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fbec 	bl	80053c4 <UART_Receive_IT>
      return;
 8004bec:	e25b      	b.n	80050a6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004bee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f000 80de 	beq.w	8004db4 <HAL_UART_IRQHandler+0x22c>
 8004bf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d106      	bne.n	8004c12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c08:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f000 80d1 	beq.w	8004db4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00b      	beq.n	8004c36 <HAL_UART_IRQHandler+0xae>
 8004c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d005      	beq.n	8004c36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c2e:	f043 0201 	orr.w	r2, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c3a:	f003 0304 	and.w	r3, r3, #4
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00b      	beq.n	8004c5a <HAL_UART_IRQHandler+0xd2>
 8004c42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d005      	beq.n	8004c5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c52:	f043 0202 	orr.w	r2, r3, #2
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00b      	beq.n	8004c7e <HAL_UART_IRQHandler+0xf6>
 8004c66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d005      	beq.n	8004c7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c76:	f043 0204 	orr.w	r2, r3, #4
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d011      	beq.n	8004cae <HAL_UART_IRQHandler+0x126>
 8004c8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c8e:	f003 0320 	and.w	r3, r3, #32
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d105      	bne.n	8004ca2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d005      	beq.n	8004cae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca6:	f043 0208 	orr.w	r2, r3, #8
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 81f2 	beq.w	800509c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cbc:	f003 0320 	and.w	r3, r3, #32
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d008      	beq.n	8004cd6 <HAL_UART_IRQHandler+0x14e>
 8004cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 fb77 	bl	80053c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	bf14      	ite	ne
 8004ce4:	2301      	movne	r3, #1
 8004ce6:	2300      	moveq	r3, #0
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <HAL_UART_IRQHandler+0x17a>
 8004cfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d04f      	beq.n	8004da2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 fa81 	bl	800520a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d041      	beq.n	8004d9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	3314      	adds	r3, #20
 8004d1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d24:	e853 3f00 	ldrex	r3, [r3]
 8004d28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	3314      	adds	r3, #20
 8004d3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004d52:	e841 2300 	strex	r3, r2, [r1]
 8004d56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004d5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1d9      	bne.n	8004d16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d013      	beq.n	8004d92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004f68 <HAL_UART_IRQHandler+0x3e0>)
 8004d70:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fe f996 	bl	80030a8 <HAL_DMA_Abort_IT>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d016      	beq.n	8004db0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d90:	e00e      	b.n	8004db0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 f993 	bl	80050be <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d98:	e00a      	b.n	8004db0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f98f 	bl	80050be <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004da0:	e006      	b.n	8004db0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 f98b 	bl	80050be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004dae:	e175      	b.n	800509c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004db0:	bf00      	nop
    return;
 8004db2:	e173      	b.n	800509c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	f040 814f 	bne.w	800505c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dc2:	f003 0310 	and.w	r3, r3, #16
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f000 8148 	beq.w	800505c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004dcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dd0:	f003 0310 	and.w	r3, r3, #16
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	f000 8141 	beq.w	800505c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	60bb      	str	r3, [r7, #8]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	60bb      	str	r3, [r7, #8]
 8004dee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 80b6 	beq.w	8004f6c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 8145 	beq.w	80050a0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	f080 813e 	bcs.w	80050a0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	f000 8088 	beq.w	8004f48 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	330c      	adds	r3, #12
 8004e3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e46:	e853 3f00 	ldrex	r3, [r3]
 8004e4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004e4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	330c      	adds	r3, #12
 8004e60:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004e64:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004e70:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e74:	e841 2300 	strex	r3, r2, [r1]
 8004e78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1d9      	bne.n	8004e38 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	3314      	adds	r3, #20
 8004e8a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e8e:	e853 3f00 	ldrex	r3, [r3]
 8004e92:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e96:	f023 0301 	bic.w	r3, r3, #1
 8004e9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	3314      	adds	r3, #20
 8004ea4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ea8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004eac:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eae:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004eb0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004eb4:	e841 2300 	strex	r3, r2, [r1]
 8004eb8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004eba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e1      	bne.n	8004e84 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3314      	adds	r3, #20
 8004ec6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004ed0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ed2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ed6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3314      	adds	r3, #20
 8004ee0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ee4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ee6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004eea:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004eec:	e841 2300 	strex	r3, r2, [r1]
 8004ef0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ef2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e3      	bne.n	8004ec0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	330c      	adds	r3, #12
 8004f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f10:	e853 3f00 	ldrex	r3, [r3]
 8004f14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f18:	f023 0310 	bic.w	r3, r3, #16
 8004f1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	330c      	adds	r3, #12
 8004f26:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004f2a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004f2c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f32:	e841 2300 	strex	r3, r2, [r1]
 8004f36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1e3      	bne.n	8004f06 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7fe f875 	bl	8003032 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 f8b6 	bl	80050d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f64:	e09c      	b.n	80050a0 <HAL_UART_IRQHandler+0x518>
 8004f66:	bf00      	nop
 8004f68:	080052cf 	.word	0x080052cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 808e 	beq.w	80050a4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004f88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f000 8089 	beq.w	80050a4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	330c      	adds	r3, #12
 8004f98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	e853 3f00 	ldrex	r3, [r3]
 8004fa0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fa4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fa8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	330c      	adds	r3, #12
 8004fb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004fb6:	647a      	str	r2, [r7, #68]	@ 0x44
 8004fb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fbe:	e841 2300 	strex	r3, r2, [r1]
 8004fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1e3      	bne.n	8004f92 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	3314      	adds	r3, #20
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	e853 3f00 	ldrex	r3, [r3]
 8004fd8:	623b      	str	r3, [r7, #32]
   return(result);
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	f023 0301 	bic.w	r3, r3, #1
 8004fe0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	3314      	adds	r3, #20
 8004fea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fee:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff6:	e841 2300 	strex	r3, r2, [r1]
 8004ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1e3      	bne.n	8004fca <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2220      	movs	r2, #32
 8005006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	330c      	adds	r3, #12
 8005016:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	e853 3f00 	ldrex	r3, [r3]
 800501e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f023 0310 	bic.w	r3, r3, #16
 8005026:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	330c      	adds	r3, #12
 8005030:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005034:	61fa      	str	r2, [r7, #28]
 8005036:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005038:	69b9      	ldr	r1, [r7, #24]
 800503a:	69fa      	ldr	r2, [r7, #28]
 800503c:	e841 2300 	strex	r3, r2, [r1]
 8005040:	617b      	str	r3, [r7, #20]
   return(result);
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1e3      	bne.n	8005010 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800504e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005052:	4619      	mov	r1, r3
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f83b 	bl	80050d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800505a:	e023      	b.n	80050a4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800505c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005064:	2b00      	cmp	r3, #0
 8005066:	d009      	beq.n	800507c <HAL_UART_IRQHandler+0x4f4>
 8005068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800506c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 f93e 	bl	80052f6 <UART_Transmit_IT>
    return;
 800507a:	e014      	b.n	80050a6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800507c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005084:	2b00      	cmp	r3, #0
 8005086:	d00e      	beq.n	80050a6 <HAL_UART_IRQHandler+0x51e>
 8005088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800508c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005090:	2b00      	cmp	r3, #0
 8005092:	d008      	beq.n	80050a6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f97d 	bl	8005394 <UART_EndTransmit_IT>
    return;
 800509a:	e004      	b.n	80050a6 <HAL_UART_IRQHandler+0x51e>
    return;
 800509c:	bf00      	nop
 800509e:	e002      	b.n	80050a6 <HAL_UART_IRQHandler+0x51e>
      return;
 80050a0:	bf00      	nop
 80050a2:	e000      	b.n	80050a6 <HAL_UART_IRQHandler+0x51e>
      return;
 80050a4:	bf00      	nop
  }
}
 80050a6:	37e8      	adds	r7, #232	@ 0xe8
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr

080050be <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050be:	b480      	push	{r7}
 80050c0:	b083      	sub	sp, #12
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bc80      	pop	{r7}
 80050ce:	4770      	bx	lr

080050d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	460b      	mov	r3, r1
 80050da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bc80      	pop	{r7}
 80050e4:	4770      	bx	lr

080050e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b086      	sub	sp, #24
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	60f8      	str	r0, [r7, #12]
 80050ee:	60b9      	str	r1, [r7, #8]
 80050f0:	603b      	str	r3, [r7, #0]
 80050f2:	4613      	mov	r3, r2
 80050f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050f6:	e03b      	b.n	8005170 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050f8:	6a3b      	ldr	r3, [r7, #32]
 80050fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fe:	d037      	beq.n	8005170 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005100:	f7fd fc9c 	bl	8002a3c <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	6a3a      	ldr	r2, [r7, #32]
 800510c:	429a      	cmp	r2, r3
 800510e:	d302      	bcc.n	8005116 <UART_WaitOnFlagUntilTimeout+0x30>
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e03a      	b.n	8005190 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d023      	beq.n	8005170 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2b80      	cmp	r3, #128	@ 0x80
 800512c:	d020      	beq.n	8005170 <UART_WaitOnFlagUntilTimeout+0x8a>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b40      	cmp	r3, #64	@ 0x40
 8005132:	d01d      	beq.n	8005170 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0308 	and.w	r3, r3, #8
 800513e:	2b08      	cmp	r3, #8
 8005140:	d116      	bne.n	8005170 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005142:	2300      	movs	r3, #0
 8005144:	617b      	str	r3, [r7, #20]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	617b      	str	r3, [r7, #20]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	617b      	str	r3, [r7, #20]
 8005156:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f856 	bl	800520a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2208      	movs	r2, #8
 8005162:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e00f      	b.n	8005190 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	4013      	ands	r3, r2
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	429a      	cmp	r2, r3
 800517e:	bf0c      	ite	eq
 8005180:	2301      	moveq	r3, #1
 8005182:	2300      	movne	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	461a      	mov	r2, r3
 8005188:	79fb      	ldrb	r3, [r7, #7]
 800518a:	429a      	cmp	r2, r3
 800518c:	d0b4      	beq.n	80050f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	4613      	mov	r3, r2
 80051a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	88fa      	ldrh	r2, [r7, #6]
 80051b0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	88fa      	ldrh	r2, [r7, #6]
 80051b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2222      	movs	r2, #34	@ 0x22
 80051c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d007      	beq.n	80051de <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68da      	ldr	r2, [r3, #12]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051dc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	695a      	ldr	r2, [r3, #20]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f042 0201 	orr.w	r2, r2, #1
 80051ec:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68da      	ldr	r2, [r3, #12]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f042 0220 	orr.w	r2, r2, #32
 80051fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	bc80      	pop	{r7}
 8005208:	4770      	bx	lr

0800520a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800520a:	b480      	push	{r7}
 800520c:	b095      	sub	sp, #84	@ 0x54
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	330c      	adds	r3, #12
 8005218:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800521c:	e853 3f00 	ldrex	r3, [r3]
 8005220:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005228:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	330c      	adds	r3, #12
 8005230:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005232:	643a      	str	r2, [r7, #64]	@ 0x40
 8005234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005238:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1e5      	bne.n	8005212 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3314      	adds	r3, #20
 800524c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	6a3b      	ldr	r3, [r7, #32]
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	61fb      	str	r3, [r7, #28]
   return(result);
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	f023 0301 	bic.w	r3, r3, #1
 800525c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3314      	adds	r3, #20
 8005264:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005268:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800526c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1e5      	bne.n	8005246 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527e:	2b01      	cmp	r3, #1
 8005280:	d119      	bne.n	80052b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	330c      	adds	r3, #12
 8005288:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	60bb      	str	r3, [r7, #8]
   return(result);
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f023 0310 	bic.w	r3, r3, #16
 8005298:	647b      	str	r3, [r7, #68]	@ 0x44
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	330c      	adds	r3, #12
 80052a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052a2:	61ba      	str	r2, [r7, #24]
 80052a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a6:	6979      	ldr	r1, [r7, #20]
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	e841 2300 	strex	r3, r2, [r1]
 80052ae:	613b      	str	r3, [r7, #16]
   return(result);
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1e5      	bne.n	8005282 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2220      	movs	r2, #32
 80052ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052c4:	bf00      	nop
 80052c6:	3754      	adds	r7, #84	@ 0x54
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr

080052ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b084      	sub	sp, #16
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f7ff fee8 	bl	80050be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052ee:	bf00      	nop
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b085      	sub	sp, #20
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b21      	cmp	r3, #33	@ 0x21
 8005308:	d13e      	bne.n	8005388 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005312:	d114      	bne.n	800533e <UART_Transmit_IT+0x48>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d110      	bne.n	800533e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005330:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	1c9a      	adds	r2, r3, #2
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	621a      	str	r2, [r3, #32]
 800533c:	e008      	b.n	8005350 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	1c59      	adds	r1, r3, #1
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	6211      	str	r1, [r2, #32]
 8005348:	781a      	ldrb	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29b      	uxth	r3, r3
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	4619      	mov	r1, r3
 800535e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10f      	bne.n	8005384 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68da      	ldr	r2, [r3, #12]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005372:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68da      	ldr	r2, [r3, #12]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005382:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	e000      	b.n	800538a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005388:	2302      	movs	r3, #2
  }
}
 800538a:	4618      	mov	r0, r3
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr

08005394 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053aa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7ff fe79 	bl	80050ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3708      	adds	r7, #8
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b08c      	sub	sp, #48	@ 0x30
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b22      	cmp	r3, #34	@ 0x22
 80053d6:	f040 80ae 	bne.w	8005536 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053e2:	d117      	bne.n	8005414 <UART_Receive_IT+0x50>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d113      	bne.n	8005414 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053ec:	2300      	movs	r3, #0
 80053ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005402:	b29a      	uxth	r2, r3
 8005404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005406:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800540c:	1c9a      	adds	r2, r3, #2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	629a      	str	r2, [r3, #40]	@ 0x28
 8005412:	e026      	b.n	8005462 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005418:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800541a:	2300      	movs	r3, #0
 800541c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005426:	d007      	beq.n	8005438 <UART_Receive_IT+0x74>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10a      	bne.n	8005446 <UART_Receive_IT+0x82>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d106      	bne.n	8005446 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	b2da      	uxtb	r2, r3
 8005440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005442:	701a      	strb	r2, [r3, #0]
 8005444:	e008      	b.n	8005458 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005452:	b2da      	uxtb	r2, r3
 8005454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005456:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545c:	1c5a      	adds	r2, r3, #1
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005466:	b29b      	uxth	r3, r3
 8005468:	3b01      	subs	r3, #1
 800546a:	b29b      	uxth	r3, r3
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	4619      	mov	r1, r3
 8005470:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005472:	2b00      	cmp	r3, #0
 8005474:	d15d      	bne.n	8005532 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0220 	bic.w	r2, r2, #32
 8005484:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68da      	ldr	r2, [r3, #12]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005494:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	695a      	ldr	r2, [r3, #20]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 0201 	bic.w	r2, r2, #1
 80054a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d135      	bne.n	8005528 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	330c      	adds	r3, #12
 80054c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	613b      	str	r3, [r7, #16]
   return(result);
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f023 0310 	bic.w	r3, r3, #16
 80054d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	330c      	adds	r3, #12
 80054e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e2:	623a      	str	r2, [r7, #32]
 80054e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	69f9      	ldr	r1, [r7, #28]
 80054e8:	6a3a      	ldr	r2, [r7, #32]
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e5      	bne.n	80054c2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0310 	and.w	r3, r3, #16
 8005500:	2b10      	cmp	r3, #16
 8005502:	d10a      	bne.n	800551a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005504:	2300      	movs	r3, #0
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	60fb      	str	r3, [r7, #12]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	60fb      	str	r3, [r7, #12]
 8005518:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800551e:	4619      	mov	r1, r3
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f7ff fdd5 	bl	80050d0 <HAL_UARTEx_RxEventCallback>
 8005526:	e002      	b.n	800552e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f7fd f94f 	bl	80027cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800552e:	2300      	movs	r3, #0
 8005530:	e002      	b.n	8005538 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005532:	2300      	movs	r3, #0
 8005534:	e000      	b.n	8005538 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005536:	2302      	movs	r3, #2
  }
}
 8005538:	4618      	mov	r0, r3
 800553a:	3730      	adds	r7, #48	@ 0x30
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689a      	ldr	r2, [r3, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800557a:	f023 030c 	bic.w	r3, r3, #12
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6812      	ldr	r2, [r2, #0]
 8005582:	68b9      	ldr	r1, [r7, #8]
 8005584:	430b      	orrs	r3, r1
 8005586:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	699a      	ldr	r2, [r3, #24]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005654 <UART_SetConfig+0x114>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d103      	bne.n	80055b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80055a8:	f7fe fce4 	bl	8003f74 <HAL_RCC_GetPCLK2Freq>
 80055ac:	60f8      	str	r0, [r7, #12]
 80055ae:	e002      	b.n	80055b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80055b0:	f7fe fccc 	bl	8003f4c <HAL_RCC_GetPCLK1Freq>
 80055b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4613      	mov	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	4413      	add	r3, r2
 80055be:	009a      	lsls	r2, r3, #2
 80055c0:	441a      	add	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055cc:	4a22      	ldr	r2, [pc, #136]	@ (8005658 <UART_SetConfig+0x118>)
 80055ce:	fba2 2303 	umull	r2, r3, r2, r3
 80055d2:	095b      	lsrs	r3, r3, #5
 80055d4:	0119      	lsls	r1, r3, #4
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4613      	mov	r3, r2
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	4413      	add	r3, r2
 80055de:	009a      	lsls	r2, r3, #2
 80055e0:	441a      	add	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80055ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005658 <UART_SetConfig+0x118>)
 80055ee:	fba3 0302 	umull	r0, r3, r3, r2
 80055f2:	095b      	lsrs	r3, r3, #5
 80055f4:	2064      	movs	r0, #100	@ 0x64
 80055f6:	fb00 f303 	mul.w	r3, r0, r3
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	3332      	adds	r3, #50	@ 0x32
 8005600:	4a15      	ldr	r2, [pc, #84]	@ (8005658 <UART_SetConfig+0x118>)
 8005602:	fba2 2303 	umull	r2, r3, r2, r3
 8005606:	095b      	lsrs	r3, r3, #5
 8005608:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800560c:	4419      	add	r1, r3
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	009a      	lsls	r2, r3, #2
 8005618:	441a      	add	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	fbb2 f2f3 	udiv	r2, r2, r3
 8005624:	4b0c      	ldr	r3, [pc, #48]	@ (8005658 <UART_SetConfig+0x118>)
 8005626:	fba3 0302 	umull	r0, r3, r3, r2
 800562a:	095b      	lsrs	r3, r3, #5
 800562c:	2064      	movs	r0, #100	@ 0x64
 800562e:	fb00 f303 	mul.w	r3, r0, r3
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	3332      	adds	r3, #50	@ 0x32
 8005638:	4a07      	ldr	r2, [pc, #28]	@ (8005658 <UART_SetConfig+0x118>)
 800563a:	fba2 2303 	umull	r2, r3, r2, r3
 800563e:	095b      	lsrs	r3, r3, #5
 8005640:	f003 020f 	and.w	r2, r3, #15
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	440a      	add	r2, r1
 800564a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800564c:	bf00      	nop
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	40013800 	.word	0x40013800
 8005658:	51eb851f 	.word	0x51eb851f

0800565c <__NVIC_SetPriority>:
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	6039      	str	r1, [r7, #0]
 8005666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566c:	2b00      	cmp	r3, #0
 800566e:	db0a      	blt.n	8005686 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	b2da      	uxtb	r2, r3
 8005674:	490c      	ldr	r1, [pc, #48]	@ (80056a8 <__NVIC_SetPriority+0x4c>)
 8005676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567a:	0112      	lsls	r2, r2, #4
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	440b      	add	r3, r1
 8005680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005684:	e00a      	b.n	800569c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	b2da      	uxtb	r2, r3
 800568a:	4908      	ldr	r1, [pc, #32]	@ (80056ac <__NVIC_SetPriority+0x50>)
 800568c:	79fb      	ldrb	r3, [r7, #7]
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	3b04      	subs	r3, #4
 8005694:	0112      	lsls	r2, r2, #4
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	440b      	add	r3, r1
 800569a:	761a      	strb	r2, [r3, #24]
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	e000e100 	.word	0xe000e100
 80056ac:	e000ed00 	.word	0xe000ed00

080056b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80056b4:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <SysTick_Handler+0x1c>)
 80056b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80056b8:	f001 fd38 	bl	800712c <xTaskGetSchedulerState>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d001      	beq.n	80056c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80056c2:	f002 fad9 	bl	8007c78 <xPortSysTickHandler>
  }
}
 80056c6:	bf00      	nop
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	e000e010 	.word	0xe000e010

080056d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80056d4:	2100      	movs	r1, #0
 80056d6:	f06f 0004 	mvn.w	r0, #4
 80056da:	f7ff ffbf 	bl	800565c <__NVIC_SetPriority>
#endif
}
 80056de:	bf00      	nop
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056ea:	f3ef 8305 	mrs	r3, IPSR
 80056ee:	603b      	str	r3, [r7, #0]
  return(result);
 80056f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80056f6:	f06f 0305 	mvn.w	r3, #5
 80056fa:	607b      	str	r3, [r7, #4]
 80056fc:	e00c      	b.n	8005718 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80056fe:	4b09      	ldr	r3, [pc, #36]	@ (8005724 <osKernelInitialize+0x40>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d105      	bne.n	8005712 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005706:	4b07      	ldr	r3, [pc, #28]	@ (8005724 <osKernelInitialize+0x40>)
 8005708:	2201      	movs	r2, #1
 800570a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800570c:	2300      	movs	r3, #0
 800570e:	607b      	str	r3, [r7, #4]
 8005710:	e002      	b.n	8005718 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005712:	f04f 33ff 	mov.w	r3, #4294967295
 8005716:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005718:	687b      	ldr	r3, [r7, #4]
}
 800571a:	4618      	mov	r0, r3
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr
 8005724:	200005dc 	.word	0x200005dc

08005728 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800572e:	f3ef 8305 	mrs	r3, IPSR
 8005732:	603b      	str	r3, [r7, #0]
  return(result);
 8005734:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <osKernelStart+0x1a>
    stat = osErrorISR;
 800573a:	f06f 0305 	mvn.w	r3, #5
 800573e:	607b      	str	r3, [r7, #4]
 8005740:	e010      	b.n	8005764 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005742:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <osKernelStart+0x48>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d109      	bne.n	800575e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800574a:	f7ff ffc1 	bl	80056d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800574e:	4b08      	ldr	r3, [pc, #32]	@ (8005770 <osKernelStart+0x48>)
 8005750:	2202      	movs	r2, #2
 8005752:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005754:	f001 f88a 	bl	800686c <vTaskStartScheduler>
      stat = osOK;
 8005758:	2300      	movs	r3, #0
 800575a:	607b      	str	r3, [r7, #4]
 800575c:	e002      	b.n	8005764 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800575e:	f04f 33ff 	mov.w	r3, #4294967295
 8005762:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005764:	687b      	ldr	r3, [r7, #4]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	200005dc 	.word	0x200005dc

08005774 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005774:	b580      	push	{r7, lr}
 8005776:	b08e      	sub	sp, #56	@ 0x38
 8005778:	af04      	add	r7, sp, #16
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005780:	2300      	movs	r3, #0
 8005782:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005784:	f3ef 8305 	mrs	r3, IPSR
 8005788:	617b      	str	r3, [r7, #20]
  return(result);
 800578a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800578c:	2b00      	cmp	r3, #0
 800578e:	d17e      	bne.n	800588e <osThreadNew+0x11a>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d07b      	beq.n	800588e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005796:	2380      	movs	r3, #128	@ 0x80
 8005798:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800579a:	2318      	movs	r3, #24
 800579c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800579e:	2300      	movs	r3, #0
 80057a0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80057a2:	f04f 33ff 	mov.w	r3, #4294967295
 80057a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d045      	beq.n	800583a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d002      	beq.n	80057bc <osThreadNew+0x48>
        name = attr->name;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d002      	beq.n	80057ca <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d008      	beq.n	80057e2 <osThreadNew+0x6e>
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2b38      	cmp	r3, #56	@ 0x38
 80057d4:	d805      	bhi.n	80057e2 <osThreadNew+0x6e>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f003 0301 	and.w	r3, r3, #1
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <osThreadNew+0x72>
        return (NULL);
 80057e2:	2300      	movs	r3, #0
 80057e4:	e054      	b.n	8005890 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	089b      	lsrs	r3, r3, #2
 80057f4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00e      	beq.n	800581c <osThreadNew+0xa8>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2ba7      	cmp	r3, #167	@ 0xa7
 8005804:	d90a      	bls.n	800581c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800580a:	2b00      	cmp	r3, #0
 800580c:	d006      	beq.n	800581c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d002      	beq.n	800581c <osThreadNew+0xa8>
        mem = 1;
 8005816:	2301      	movs	r3, #1
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	e010      	b.n	800583e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d10c      	bne.n	800583e <osThreadNew+0xca>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d108      	bne.n	800583e <osThreadNew+0xca>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d104      	bne.n	800583e <osThreadNew+0xca>
          mem = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	61bb      	str	r3, [r7, #24]
 8005838:	e001      	b.n	800583e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800583a:	2300      	movs	r3, #0
 800583c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d110      	bne.n	8005866 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800584c:	9202      	str	r2, [sp, #8]
 800584e:	9301      	str	r3, [sp, #4]
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	6a3a      	ldr	r2, [r7, #32]
 8005858:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 fe12 	bl	8006484 <xTaskCreateStatic>
 8005860:	4603      	mov	r3, r0
 8005862:	613b      	str	r3, [r7, #16]
 8005864:	e013      	b.n	800588e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d110      	bne.n	800588e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	b29a      	uxth	r2, r3
 8005870:	f107 0310 	add.w	r3, r7, #16
 8005874:	9301      	str	r3, [sp, #4]
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 fe60 	bl	8006544 <xTaskCreate>
 8005884:	4603      	mov	r3, r0
 8005886:	2b01      	cmp	r3, #1
 8005888:	d001      	beq.n	800588e <osThreadNew+0x11a>
            hTask = NULL;
 800588a:	2300      	movs	r3, #0
 800588c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800588e:	693b      	ldr	r3, [r7, #16]
}
 8005890:	4618      	mov	r0, r3
 8005892:	3728      	adds	r7, #40	@ 0x28
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058a0:	f3ef 8305 	mrs	r3, IPSR
 80058a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80058a6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d003      	beq.n	80058b4 <osDelay+0x1c>
    stat = osErrorISR;
 80058ac:	f06f 0305 	mvn.w	r3, #5
 80058b0:	60fb      	str	r3, [r7, #12]
 80058b2:	e007      	b.n	80058c4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 ff9e 	bl	8006800 <vTaskDelay>
    }
  }

  return (stat);
 80058c4:	68fb      	ldr	r3, [r7, #12]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	4a06      	ldr	r2, [pc, #24]	@ (80058f8 <vApplicationGetIdleTaskMemory+0x28>)
 80058e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	4a05      	ldr	r2, [pc, #20]	@ (80058fc <vApplicationGetIdleTaskMemory+0x2c>)
 80058e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2280      	movs	r2, #128	@ 0x80
 80058ec:	601a      	str	r2, [r3, #0]
}
 80058ee:	bf00      	nop
 80058f0:	3714      	adds	r7, #20
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bc80      	pop	{r7}
 80058f6:	4770      	bx	lr
 80058f8:	200005e0 	.word	0x200005e0
 80058fc:	20000688 	.word	0x20000688

08005900 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4a07      	ldr	r2, [pc, #28]	@ (800592c <vApplicationGetTimerTaskMemory+0x2c>)
 8005910:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4a06      	ldr	r2, [pc, #24]	@ (8005930 <vApplicationGetTimerTaskMemory+0x30>)
 8005916:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800591e:	601a      	str	r2, [r3, #0]
}
 8005920:	bf00      	nop
 8005922:	3714      	adds	r7, #20
 8005924:	46bd      	mov	sp, r7
 8005926:	bc80      	pop	{r7}
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20000888 	.word	0x20000888
 8005930:	20000930 	.word	0x20000930

08005934 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f103 0208 	add.w	r2, r3, #8
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f04f 32ff 	mov.w	r2, #4294967295
 800594c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f103 0208 	add.w	r2, r3, #8
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f103 0208 	add.w	r2, r3, #8
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	bc80      	pop	{r7}
 8005970:	4770      	bx	lr

08005972 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005972:	b480      	push	{r7}
 8005974:	b083      	sub	sp, #12
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr

0800598a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800598a:	b480      	push	{r7}
 800598c:	b085      	sub	sp, #20
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	689a      	ldr	r2, [r3, #8]
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	601a      	str	r2, [r3, #0]
}
 80059c6:	bf00      	nop
 80059c8:	3714      	adds	r7, #20
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bc80      	pop	{r7}
 80059ce:	4770      	bx	lr

080059d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e6:	d103      	bne.n	80059f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	60fb      	str	r3, [r7, #12]
 80059ee:	e00c      	b.n	8005a0a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	3308      	adds	r3, #8
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	e002      	b.n	80059fe <vListInsert+0x2e>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	60fb      	str	r3, [r7, #12]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d2f6      	bcs.n	80059f8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	683a      	ldr	r2, [r7, #0]
 8005a18:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	601a      	str	r2, [r3, #0]
}
 8005a36:	bf00      	nop
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr

08005a40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	6892      	ldr	r2, [r2, #8]
 8005a56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	6852      	ldr	r2, [r2, #4]
 8005a60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d103      	bne.n	8005a74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	1e5a      	subs	r2, r3, #1
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bc80      	pop	{r7}
 8005a90:	4770      	bx	lr
	...

08005a94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d10b      	bne.n	8005ac0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aac:	f383 8811 	msr	BASEPRI, r3
 8005ab0:	f3bf 8f6f 	isb	sy
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005aba:	bf00      	nop
 8005abc:	bf00      	nop
 8005abe:	e7fd      	b.n	8005abc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ac0:	f002 f85c 	bl	8007b7c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005acc:	68f9      	ldr	r1, [r7, #12]
 8005ace:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ad0:	fb01 f303 	mul.w	r3, r1, r3
 8005ad4:	441a      	add	r2, r3
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af0:	3b01      	subs	r3, #1
 8005af2:	68f9      	ldr	r1, [r7, #12]
 8005af4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005af6:	fb01 f303 	mul.w	r3, r1, r3
 8005afa:	441a      	add	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	22ff      	movs	r2, #255	@ 0xff
 8005b04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	22ff      	movs	r2, #255	@ 0xff
 8005b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d114      	bne.n	8005b40 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d01a      	beq.n	8005b54 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3310      	adds	r3, #16
 8005b22:	4618      	mov	r0, r3
 8005b24:	f001 f93c 	bl	8006da0 <xTaskRemoveFromEventList>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d012      	beq.n	8005b54 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b64 <xQueueGenericReset+0xd0>)
 8005b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	f3bf 8f4f 	dsb	sy
 8005b3a:	f3bf 8f6f 	isb	sy
 8005b3e:	e009      	b.n	8005b54 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	3310      	adds	r3, #16
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7ff fef5 	bl	8005934 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	3324      	adds	r3, #36	@ 0x24
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7ff fef0 	bl	8005934 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b54:	f002 f842 	bl	8007bdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b58:	2301      	movs	r3, #1
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	e000ed04 	.word	0xe000ed04

08005b68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b08e      	sub	sp, #56	@ 0x38
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]
 8005b74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d10b      	bne.n	8005b94 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b8e:	bf00      	nop
 8005b90:	bf00      	nop
 8005b92:	e7fd      	b.n	8005b90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10b      	bne.n	8005bb2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9e:	f383 8811 	msr	BASEPRI, r3
 8005ba2:	f3bf 8f6f 	isb	sy
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bac:	bf00      	nop
 8005bae:	bf00      	nop
 8005bb0:	e7fd      	b.n	8005bae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <xQueueGenericCreateStatic+0x56>
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <xQueueGenericCreateStatic+0x5a>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e000      	b.n	8005bc4 <xQueueGenericCreateStatic+0x5c>
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d10b      	bne.n	8005be0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	623b      	str	r3, [r7, #32]
}
 8005bda:	bf00      	nop
 8005bdc:	bf00      	nop
 8005bde:	e7fd      	b.n	8005bdc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d102      	bne.n	8005bec <xQueueGenericCreateStatic+0x84>
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d101      	bne.n	8005bf0 <xQueueGenericCreateStatic+0x88>
 8005bec:	2301      	movs	r3, #1
 8005bee:	e000      	b.n	8005bf2 <xQueueGenericCreateStatic+0x8a>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d10b      	bne.n	8005c0e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	61fb      	str	r3, [r7, #28]
}
 8005c08:	bf00      	nop
 8005c0a:	bf00      	nop
 8005c0c:	e7fd      	b.n	8005c0a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c0e:	2350      	movs	r3, #80	@ 0x50
 8005c10:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	2b50      	cmp	r3, #80	@ 0x50
 8005c16:	d00b      	beq.n	8005c30 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	61bb      	str	r3, [r7, #24]
}
 8005c2a:	bf00      	nop
 8005c2c:	bf00      	nop
 8005c2e:	e7fd      	b.n	8005c2c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c30:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00d      	beq.n	8005c58 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c44:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	68b9      	ldr	r1, [r7, #8]
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f000 f805 	bl	8005c62 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3730      	adds	r7, #48	@ 0x30
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b084      	sub	sp, #16
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	60f8      	str	r0, [r7, #12]
 8005c6a:	60b9      	str	r1, [r7, #8]
 8005c6c:	607a      	str	r2, [r7, #4]
 8005c6e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d103      	bne.n	8005c7e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	601a      	str	r2, [r3, #0]
 8005c7c:	e002      	b.n	8005c84 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005c90:	2101      	movs	r1, #1
 8005c92:	69b8      	ldr	r0, [r7, #24]
 8005c94:	f7ff fefe 	bl	8005a94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	78fa      	ldrb	r2, [r7, #3]
 8005c9c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ca0:	bf00      	nop
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08e      	sub	sp, #56	@ 0x38
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10b      	bne.n	8005cdc <xQueueGenericSend+0x34>
	__asm volatile
 8005cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc8:	f383 8811 	msr	BASEPRI, r3
 8005ccc:	f3bf 8f6f 	isb	sy
 8005cd0:	f3bf 8f4f 	dsb	sy
 8005cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005cd6:	bf00      	nop
 8005cd8:	bf00      	nop
 8005cda:	e7fd      	b.n	8005cd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d103      	bne.n	8005cea <xQueueGenericSend+0x42>
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <xQueueGenericSend+0x46>
 8005cea:	2301      	movs	r3, #1
 8005cec:	e000      	b.n	8005cf0 <xQueueGenericSend+0x48>
 8005cee:	2300      	movs	r3, #0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10b      	bne.n	8005d0c <xQueueGenericSend+0x64>
	__asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d06:	bf00      	nop
 8005d08:	bf00      	nop
 8005d0a:	e7fd      	b.n	8005d08 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d103      	bne.n	8005d1a <xQueueGenericSend+0x72>
 8005d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d101      	bne.n	8005d1e <xQueueGenericSend+0x76>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e000      	b.n	8005d20 <xQueueGenericSend+0x78>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10b      	bne.n	8005d3c <xQueueGenericSend+0x94>
	__asm volatile
 8005d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d28:	f383 8811 	msr	BASEPRI, r3
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	623b      	str	r3, [r7, #32]
}
 8005d36:	bf00      	nop
 8005d38:	bf00      	nop
 8005d3a:	e7fd      	b.n	8005d38 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d3c:	f001 f9f6 	bl	800712c <xTaskGetSchedulerState>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d102      	bne.n	8005d4c <xQueueGenericSend+0xa4>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d101      	bne.n	8005d50 <xQueueGenericSend+0xa8>
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e000      	b.n	8005d52 <xQueueGenericSend+0xaa>
 8005d50:	2300      	movs	r3, #0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <xQueueGenericSend+0xc6>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	61fb      	str	r3, [r7, #28]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d6e:	f001 ff05 	bl	8007b7c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d302      	bcc.n	8005d84 <xQueueGenericSend+0xdc>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d129      	bne.n	8005dd8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	68b9      	ldr	r1, [r7, #8]
 8005d88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d8a:	f000 fa0f 	bl	80061ac <prvCopyDataToQueue>
 8005d8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d010      	beq.n	8005dba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	3324      	adds	r3, #36	@ 0x24
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f000 ffff 	bl	8006da0 <xTaskRemoveFromEventList>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d013      	beq.n	8005dd0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005da8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ea8 <xQueueGenericSend+0x200>)
 8005daa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	e00a      	b.n	8005dd0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d007      	beq.n	8005dd0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005dc0:	4b39      	ldr	r3, [pc, #228]	@ (8005ea8 <xQueueGenericSend+0x200>)
 8005dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dc6:	601a      	str	r2, [r3, #0]
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005dd0:	f001 ff04 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e063      	b.n	8005ea0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d103      	bne.n	8005de6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005dde:	f001 fefd 	bl	8007bdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005de2:	2300      	movs	r3, #0
 8005de4:	e05c      	b.n	8005ea0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d106      	bne.n	8005dfa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005dec:	f107 0314 	add.w	r3, r7, #20
 8005df0:	4618      	mov	r0, r3
 8005df2:	f001 f839 	bl	8006e68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005df6:	2301      	movs	r3, #1
 8005df8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005dfa:	f001 feef 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005dfe:	f000 fda5 	bl	800694c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e02:	f001 febb 	bl	8007b7c <vPortEnterCritical>
 8005e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e0c:	b25b      	sxtb	r3, r3
 8005e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e12:	d103      	bne.n	8005e1c <xQueueGenericSend+0x174>
 8005e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e22:	b25b      	sxtb	r3, r3
 8005e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e28:	d103      	bne.n	8005e32 <xQueueGenericSend+0x18a>
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e32:	f001 fed3 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e36:	1d3a      	adds	r2, r7, #4
 8005e38:	f107 0314 	add.w	r3, r7, #20
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f001 f828 	bl	8006e94 <xTaskCheckForTimeOut>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d124      	bne.n	8005e94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005e4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e4c:	f000 faa6 	bl	800639c <prvIsQueueFull>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d018      	beq.n	8005e88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e58:	3310      	adds	r3, #16
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	4611      	mov	r1, r2
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 ff4c 	bl	8006cfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e66:	f000 fa31 	bl	80062cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e6a:	f000 fd7d 	bl	8006968 <xTaskResumeAll>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f47f af7c 	bne.w	8005d6e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005e76:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea8 <xQueueGenericSend+0x200>)
 8005e78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	e772      	b.n	8005d6e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e8a:	f000 fa1f 	bl	80062cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e8e:	f000 fd6b 	bl	8006968 <xTaskResumeAll>
 8005e92:	e76c      	b.n	8005d6e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e96:	f000 fa19 	bl	80062cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e9a:	f000 fd65 	bl	8006968 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3738      	adds	r7, #56	@ 0x38
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	e000ed04 	.word	0xe000ed04

08005eac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b090      	sub	sp, #64	@ 0x40
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	607a      	str	r2, [r7, #4]
 8005eb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d10b      	bne.n	8005edc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec8:	f383 8811 	msr	BASEPRI, r3
 8005ecc:	f3bf 8f6f 	isb	sy
 8005ed0:	f3bf 8f4f 	dsb	sy
 8005ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ed6:	bf00      	nop
 8005ed8:	bf00      	nop
 8005eda:	e7fd      	b.n	8005ed8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d103      	bne.n	8005eea <xQueueGenericSendFromISR+0x3e>
 8005ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <xQueueGenericSendFromISR+0x42>
 8005eea:	2301      	movs	r3, #1
 8005eec:	e000      	b.n	8005ef0 <xQueueGenericSendFromISR+0x44>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10b      	bne.n	8005f0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef8:	f383 8811 	msr	BASEPRI, r3
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	f3bf 8f4f 	dsb	sy
 8005f04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f06:	bf00      	nop
 8005f08:	bf00      	nop
 8005f0a:	e7fd      	b.n	8005f08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d103      	bne.n	8005f1a <xQueueGenericSendFromISR+0x6e>
 8005f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d101      	bne.n	8005f1e <xQueueGenericSendFromISR+0x72>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e000      	b.n	8005f20 <xQueueGenericSendFromISR+0x74>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10b      	bne.n	8005f3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f28:	f383 8811 	msr	BASEPRI, r3
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	623b      	str	r3, [r7, #32]
}
 8005f36:	bf00      	nop
 8005f38:	bf00      	nop
 8005f3a:	e7fd      	b.n	8005f38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f3c:	f001 fee0 	bl	8007d00 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005f40:	f3ef 8211 	mrs	r2, BASEPRI
 8005f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f48:	f383 8811 	msr	BASEPRI, r3
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f3bf 8f4f 	dsb	sy
 8005f54:	61fa      	str	r2, [r7, #28]
 8005f56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005f58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d302      	bcc.n	8005f6e <xQueueGenericSendFromISR+0xc2>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d12f      	bne.n	8005fce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	68b9      	ldr	r1, [r7, #8]
 8005f82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005f84:	f000 f912 	bl	80061ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f90:	d112      	bne.n	8005fb8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d016      	beq.n	8005fc8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f9c:	3324      	adds	r3, #36	@ 0x24
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fefe 	bl	8006da0 <xTaskRemoveFromEventList>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00e      	beq.n	8005fc8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00b      	beq.n	8005fc8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	e007      	b.n	8005fc8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005fb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	b25a      	sxtb	r2, r3
 8005fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005fcc:	e001      	b.n	8005fd2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005fdc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3740      	adds	r7, #64	@ 0x40
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08c      	sub	sp, #48	@ 0x30
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10b      	bne.n	800601a <xQueueReceive+0x32>
	__asm volatile
 8006002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006006:	f383 8811 	msr	BASEPRI, r3
 800600a:	f3bf 8f6f 	isb	sy
 800600e:	f3bf 8f4f 	dsb	sy
 8006012:	623b      	str	r3, [r7, #32]
}
 8006014:	bf00      	nop
 8006016:	bf00      	nop
 8006018:	e7fd      	b.n	8006016 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d103      	bne.n	8006028 <xQueueReceive+0x40>
 8006020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006024:	2b00      	cmp	r3, #0
 8006026:	d101      	bne.n	800602c <xQueueReceive+0x44>
 8006028:	2301      	movs	r3, #1
 800602a:	e000      	b.n	800602e <xQueueReceive+0x46>
 800602c:	2300      	movs	r3, #0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10b      	bne.n	800604a <xQueueReceive+0x62>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	61fb      	str	r3, [r7, #28]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800604a:	f001 f86f 	bl	800712c <xTaskGetSchedulerState>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d102      	bne.n	800605a <xQueueReceive+0x72>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <xQueueReceive+0x76>
 800605a:	2301      	movs	r3, #1
 800605c:	e000      	b.n	8006060 <xQueueReceive+0x78>
 800605e:	2300      	movs	r3, #0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d10b      	bne.n	800607c <xQueueReceive+0x94>
	__asm volatile
 8006064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006068:	f383 8811 	msr	BASEPRI, r3
 800606c:	f3bf 8f6f 	isb	sy
 8006070:	f3bf 8f4f 	dsb	sy
 8006074:	61bb      	str	r3, [r7, #24]
}
 8006076:	bf00      	nop
 8006078:	bf00      	nop
 800607a:	e7fd      	b.n	8006078 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800607c:	f001 fd7e 	bl	8007b7c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	d01f      	beq.n	80060cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800608c:	68b9      	ldr	r1, [r7, #8]
 800608e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006090:	f000 f8f6 	bl	8006280 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	1e5a      	subs	r2, r3, #1
 8006098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800609c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00f      	beq.n	80060c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a6:	3310      	adds	r3, #16
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 fe79 	bl	8006da0 <xTaskRemoveFromEventList>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d007      	beq.n	80060c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80060b4:	4b3c      	ldr	r3, [pc, #240]	@ (80061a8 <xQueueReceive+0x1c0>)
 80060b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060ba:	601a      	str	r2, [r3, #0]
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80060c4:	f001 fd8a 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e069      	b.n	80061a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d103      	bne.n	80060da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060d2:	f001 fd83 	bl	8007bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80060d6:	2300      	movs	r3, #0
 80060d8:	e062      	b.n	80061a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d106      	bne.n	80060ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060e0:	f107 0310 	add.w	r3, r7, #16
 80060e4:	4618      	mov	r0, r3
 80060e6:	f000 febf 	bl	8006e68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060ea:	2301      	movs	r3, #1
 80060ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060ee:	f001 fd75 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060f2:	f000 fc2b 	bl	800694c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060f6:	f001 fd41 	bl	8007b7c <vPortEnterCritical>
 80060fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006100:	b25b      	sxtb	r3, r3
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006106:	d103      	bne.n	8006110 <xQueueReceive+0x128>
 8006108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610a:	2200      	movs	r2, #0
 800610c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006112:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006116:	b25b      	sxtb	r3, r3
 8006118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611c:	d103      	bne.n	8006126 <xQueueReceive+0x13e>
 800611e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006126:	f001 fd59 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800612a:	1d3a      	adds	r2, r7, #4
 800612c:	f107 0310 	add.w	r3, r7, #16
 8006130:	4611      	mov	r1, r2
 8006132:	4618      	mov	r0, r3
 8006134:	f000 feae 	bl	8006e94 <xTaskCheckForTimeOut>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d123      	bne.n	8006186 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800613e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006140:	f000 f916 	bl	8006370 <prvIsQueueEmpty>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d017      	beq.n	800617a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800614a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800614c:	3324      	adds	r3, #36	@ 0x24
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	4611      	mov	r1, r2
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fdd2 	bl	8006cfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006158:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800615a:	f000 f8b7 	bl	80062cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800615e:	f000 fc03 	bl	8006968 <xTaskResumeAll>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d189      	bne.n	800607c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006168:	4b0f      	ldr	r3, [pc, #60]	@ (80061a8 <xQueueReceive+0x1c0>)
 800616a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800616e:	601a      	str	r2, [r3, #0]
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	e780      	b.n	800607c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800617a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800617c:	f000 f8a6 	bl	80062cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006180:	f000 fbf2 	bl	8006968 <xTaskResumeAll>
 8006184:	e77a      	b.n	800607c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006186:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006188:	f000 f8a0 	bl	80062cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800618c:	f000 fbec 	bl	8006968 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006190:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006192:	f000 f8ed 	bl	8006370 <prvIsQueueEmpty>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	f43f af6f 	beq.w	800607c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800619e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3730      	adds	r7, #48	@ 0x30
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	e000ed04 	.word	0xe000ed04

080061ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b086      	sub	sp, #24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80061b8:	2300      	movs	r3, #0
 80061ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10d      	bne.n	80061e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d14d      	bne.n	800626e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 ffc6 	bl	8007168 <xTaskPriorityDisinherit>
 80061dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	609a      	str	r2, [r3, #8]
 80061e4:	e043      	b.n	800626e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d119      	bne.n	8006220 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6858      	ldr	r0, [r3, #4]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f4:	461a      	mov	r2, r3
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	f002 fc8b 	bl	8008b12 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006204:	441a      	add	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	429a      	cmp	r2, r3
 8006214:	d32b      	bcc.n	800626e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	605a      	str	r2, [r3, #4]
 800621e:	e026      	b.n	800626e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	68d8      	ldr	r0, [r3, #12]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	461a      	mov	r2, r3
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	f002 fc71 	bl	8008b12 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	68da      	ldr	r2, [r3, #12]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006238:	425b      	negs	r3, r3
 800623a:	441a      	add	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	429a      	cmp	r2, r3
 800624a:	d207      	bcs.n	800625c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	689a      	ldr	r2, [r3, #8]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006254:	425b      	negs	r3, r3
 8006256:	441a      	add	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b02      	cmp	r3, #2
 8006260:	d105      	bne.n	800626e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d002      	beq.n	800626e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	3b01      	subs	r3, #1
 800626c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	1c5a      	adds	r2, r3, #1
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006276:	697b      	ldr	r3, [r7, #20]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	d018      	beq.n	80062c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629a:	441a      	add	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	68da      	ldr	r2, [r3, #12]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d303      	bcc.n	80062b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	68d9      	ldr	r1, [r3, #12]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062bc:	461a      	mov	r2, r3
 80062be:	6838      	ldr	r0, [r7, #0]
 80062c0:	f002 fc27 	bl	8008b12 <memcpy>
	}
}
 80062c4:	bf00      	nop
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80062d4:	f001 fc52 	bl	8007b7c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062e0:	e011      	b.n	8006306 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d012      	beq.n	8006310 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	3324      	adds	r3, #36	@ 0x24
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 fd56 	bl	8006da0 <xTaskRemoveFromEventList>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d001      	beq.n	80062fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80062fa:	f000 fe2f 	bl	8006f5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80062fe:	7bfb      	ldrb	r3, [r7, #15]
 8006300:	3b01      	subs	r3, #1
 8006302:	b2db      	uxtb	r3, r3
 8006304:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800630a:	2b00      	cmp	r3, #0
 800630c:	dce9      	bgt.n	80062e2 <prvUnlockQueue+0x16>
 800630e:	e000      	b.n	8006312 <prvUnlockQueue+0x46>
					break;
 8006310:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	22ff      	movs	r2, #255	@ 0xff
 8006316:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800631a:	f001 fc5f 	bl	8007bdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800631e:	f001 fc2d 	bl	8007b7c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006328:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800632a:	e011      	b.n	8006350 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d012      	beq.n	800635a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	3310      	adds	r3, #16
 8006338:	4618      	mov	r0, r3
 800633a:	f000 fd31 	bl	8006da0 <xTaskRemoveFromEventList>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006344:	f000 fe0a 	bl	8006f5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006348:	7bbb      	ldrb	r3, [r7, #14]
 800634a:	3b01      	subs	r3, #1
 800634c:	b2db      	uxtb	r3, r3
 800634e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006354:	2b00      	cmp	r3, #0
 8006356:	dce9      	bgt.n	800632c <prvUnlockQueue+0x60>
 8006358:	e000      	b.n	800635c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800635a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	22ff      	movs	r2, #255	@ 0xff
 8006360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006364:	f001 fc3a 	bl	8007bdc <vPortExitCritical>
}
 8006368:	bf00      	nop
 800636a:	3710      	adds	r7, #16
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006378:	f001 fc00 	bl	8007b7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006380:	2b00      	cmp	r3, #0
 8006382:	d102      	bne.n	800638a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006384:	2301      	movs	r3, #1
 8006386:	60fb      	str	r3, [r7, #12]
 8006388:	e001      	b.n	800638e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800638a:	2300      	movs	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800638e:	f001 fc25 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 8006392:	68fb      	ldr	r3, [r7, #12]
}
 8006394:	4618      	mov	r0, r3
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}

0800639c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80063a4:	f001 fbea 	bl	8007b7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d102      	bne.n	80063ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80063b4:	2301      	movs	r3, #1
 80063b6:	60fb      	str	r3, [r7, #12]
 80063b8:	e001      	b.n	80063be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063be:	f001 fc0d 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 80063c2:	68fb      	ldr	r3, [r7, #12]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063d6:	2300      	movs	r3, #0
 80063d8:	60fb      	str	r3, [r7, #12]
 80063da:	e014      	b.n	8006406 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80063dc:	4a0e      	ldr	r2, [pc, #56]	@ (8006418 <vQueueAddToRegistry+0x4c>)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10b      	bne.n	8006400 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80063e8:	490b      	ldr	r1, [pc, #44]	@ (8006418 <vQueueAddToRegistry+0x4c>)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80063f2:	4a09      	ldr	r2, [pc, #36]	@ (8006418 <vQueueAddToRegistry+0x4c>)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	4413      	add	r3, r2
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80063fe:	e006      	b.n	800640e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	3301      	adds	r3, #1
 8006404:	60fb      	str	r3, [r7, #12]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2b07      	cmp	r3, #7
 800640a:	d9e7      	bls.n	80063dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	3714      	adds	r7, #20
 8006412:	46bd      	mov	sp, r7
 8006414:	bc80      	pop	{r7}
 8006416:	4770      	bx	lr
 8006418:	20000d30 	.word	0x20000d30

0800641c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800642c:	f001 fba6 	bl	8007b7c <vPortEnterCritical>
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006436:	b25b      	sxtb	r3, r3
 8006438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643c:	d103      	bne.n	8006446 <vQueueWaitForMessageRestricted+0x2a>
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800644c:	b25b      	sxtb	r3, r3
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d103      	bne.n	800645c <vQueueWaitForMessageRestricted+0x40>
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800645c:	f001 fbbe 	bl	8007bdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006464:	2b00      	cmp	r3, #0
 8006466:	d106      	bne.n	8006476 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	3324      	adds	r3, #36	@ 0x24
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	68b9      	ldr	r1, [r7, #8]
 8006470:	4618      	mov	r0, r3
 8006472:	f000 fc69 	bl	8006d48 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006476:	6978      	ldr	r0, [r7, #20]
 8006478:	f7ff ff28 	bl	80062cc <prvUnlockQueue>
	}
 800647c:	bf00      	nop
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006484:	b580      	push	{r7, lr}
 8006486:	b08e      	sub	sp, #56	@ 0x38
 8006488:	af04      	add	r7, sp, #16
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10b      	bne.n	80064b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	623b      	str	r3, [r7, #32]
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	e7fd      	b.n	80064ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10b      	bne.n	80064ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80064b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	61fb      	str	r3, [r7, #28]
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	e7fd      	b.n	80064ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064ce:	23a8      	movs	r3, #168	@ 0xa8
 80064d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	2ba8      	cmp	r3, #168	@ 0xa8
 80064d6:	d00b      	beq.n	80064f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80064d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064dc:	f383 8811 	msr	BASEPRI, r3
 80064e0:	f3bf 8f6f 	isb	sy
 80064e4:	f3bf 8f4f 	dsb	sy
 80064e8:	61bb      	str	r3, [r7, #24]
}
 80064ea:	bf00      	nop
 80064ec:	bf00      	nop
 80064ee:	e7fd      	b.n	80064ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80064f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d01e      	beq.n	8006536 <xTaskCreateStatic+0xb2>
 80064f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d01b      	beq.n	8006536 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006500:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006506:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650a:	2202      	movs	r2, #2
 800650c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006510:	2300      	movs	r3, #0
 8006512:	9303      	str	r3, [sp, #12]
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	9302      	str	r3, [sp, #8]
 8006518:	f107 0314 	add.w	r3, r7, #20
 800651c:	9301      	str	r3, [sp, #4]
 800651e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006520:	9300      	str	r3, [sp, #0]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 f851 	bl	80065d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800652e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006530:	f000 f8f6 	bl	8006720 <prvAddNewTaskToReadyList>
 8006534:	e001      	b.n	800653a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006536:	2300      	movs	r3, #0
 8006538:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800653a:	697b      	ldr	r3, [r7, #20]
	}
 800653c:	4618      	mov	r0, r3
 800653e:	3728      	adds	r7, #40	@ 0x28
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006544:	b580      	push	{r7, lr}
 8006546:	b08c      	sub	sp, #48	@ 0x30
 8006548:	af04      	add	r7, sp, #16
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	603b      	str	r3, [r7, #0]
 8006550:	4613      	mov	r3, r2
 8006552:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006554:	88fb      	ldrh	r3, [r7, #6]
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	4618      	mov	r0, r3
 800655a:	f001 fc11 	bl	8007d80 <pvPortMalloc>
 800655e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00e      	beq.n	8006584 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006566:	20a8      	movs	r0, #168	@ 0xa8
 8006568:	f001 fc0a 	bl	8007d80 <pvPortMalloc>
 800656c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	631a      	str	r2, [r3, #48]	@ 0x30
 800657a:	e005      	b.n	8006588 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800657c:	6978      	ldr	r0, [r7, #20]
 800657e:	f001 fccd 	bl	8007f1c <vPortFree>
 8006582:	e001      	b.n	8006588 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006584:	2300      	movs	r3, #0
 8006586:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d017      	beq.n	80065be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006596:	88fa      	ldrh	r2, [r7, #6]
 8006598:	2300      	movs	r3, #0
 800659a:	9303      	str	r3, [sp, #12]
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	9302      	str	r3, [sp, #8]
 80065a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a2:	9301      	str	r3, [sp, #4]
 80065a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	68b9      	ldr	r1, [r7, #8]
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f80f 	bl	80065d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065b2:	69f8      	ldr	r0, [r7, #28]
 80065b4:	f000 f8b4 	bl	8006720 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065b8:	2301      	movs	r3, #1
 80065ba:	61bb      	str	r3, [r7, #24]
 80065bc:	e002      	b.n	80065c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065be:	f04f 33ff 	mov.w	r3, #4294967295
 80065c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065c4:	69bb      	ldr	r3, [r7, #24]
	}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3720      	adds	r7, #32
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b088      	sub	sp, #32
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
 80065dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80065de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	461a      	mov	r2, r3
 80065e8:	21a5      	movs	r1, #165	@ 0xa5
 80065ea:	f002 f914 	bl	8008816 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80065f8:	3b01      	subs	r3, #1
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	4413      	add	r3, r2
 80065fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	f023 0307 	bic.w	r3, r3, #7
 8006606:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00b      	beq.n	800662a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006616:	f383 8811 	msr	BASEPRI, r3
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	617b      	str	r3, [r7, #20]
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	e7fd      	b.n	8006626 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d01f      	beq.n	8006670 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006630:	2300      	movs	r3, #0
 8006632:	61fb      	str	r3, [r7, #28]
 8006634:	e012      	b.n	800665c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	4413      	add	r3, r2
 800663c:	7819      	ldrb	r1, [r3, #0]
 800663e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	4413      	add	r3, r2
 8006644:	3334      	adds	r3, #52	@ 0x34
 8006646:	460a      	mov	r2, r1
 8006648:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	4413      	add	r3, r2
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d006      	beq.n	8006664 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	3301      	adds	r3, #1
 800665a:	61fb      	str	r3, [r7, #28]
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	2b0f      	cmp	r3, #15
 8006660:	d9e9      	bls.n	8006636 <prvInitialiseNewTask+0x66>
 8006662:	e000      	b.n	8006666 <prvInitialiseNewTask+0x96>
			{
				break;
 8006664:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800666e:	e003      	b.n	8006678 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667a:	2b37      	cmp	r3, #55	@ 0x37
 800667c:	d901      	bls.n	8006682 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800667e:	2337      	movs	r3, #55	@ 0x37
 8006680:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006684:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006686:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800668c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800668e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006690:	2200      	movs	r2, #0
 8006692:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006696:	3304      	adds	r3, #4
 8006698:	4618      	mov	r0, r3
 800669a:	f7ff f96a 	bl	8005972 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800669e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a0:	3318      	adds	r3, #24
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7ff f965 	bl	8005972 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80066a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80066b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066bc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80066be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c0:	2200      	movs	r2, #0
 80066c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80066ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d0:	3354      	adds	r3, #84	@ 0x54
 80066d2:	224c      	movs	r2, #76	@ 0x4c
 80066d4:	2100      	movs	r1, #0
 80066d6:	4618      	mov	r0, r3
 80066d8:	f002 f89d 	bl	8008816 <memset>
 80066dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066de:	4a0d      	ldr	r2, [pc, #52]	@ (8006714 <prvInitialiseNewTask+0x144>)
 80066e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80066e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e4:	4a0c      	ldr	r2, [pc, #48]	@ (8006718 <prvInitialiseNewTask+0x148>)
 80066e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80066e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ea:	4a0c      	ldr	r2, [pc, #48]	@ (800671c <prvInitialiseNewTask+0x14c>)
 80066ec:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	68f9      	ldr	r1, [r7, #12]
 80066f2:	69b8      	ldr	r0, [r7, #24]
 80066f4:	f001 f954 	bl	80079a0 <pxPortInitialiseStack>
 80066f8:	4602      	mov	r2, r0
 80066fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006700:	2b00      	cmp	r3, #0
 8006702:	d002      	beq.n	800670a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006708:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800670a:	bf00      	nop
 800670c:	3720      	adds	r7, #32
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20001fc4 	.word	0x20001fc4
 8006718:	2000202c 	.word	0x2000202c
 800671c:	20002094 	.word	0x20002094

08006720 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006728:	f001 fa28 	bl	8007b7c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800672c:	4b2d      	ldr	r3, [pc, #180]	@ (80067e4 <prvAddNewTaskToReadyList+0xc4>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3301      	adds	r3, #1
 8006732:	4a2c      	ldr	r2, [pc, #176]	@ (80067e4 <prvAddNewTaskToReadyList+0xc4>)
 8006734:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006736:	4b2c      	ldr	r3, [pc, #176]	@ (80067e8 <prvAddNewTaskToReadyList+0xc8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d109      	bne.n	8006752 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800673e:	4a2a      	ldr	r2, [pc, #168]	@ (80067e8 <prvAddNewTaskToReadyList+0xc8>)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006744:	4b27      	ldr	r3, [pc, #156]	@ (80067e4 <prvAddNewTaskToReadyList+0xc4>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d110      	bne.n	800676e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800674c:	f000 fc2a 	bl	8006fa4 <prvInitialiseTaskLists>
 8006750:	e00d      	b.n	800676e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006752:	4b26      	ldr	r3, [pc, #152]	@ (80067ec <prvAddNewTaskToReadyList+0xcc>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d109      	bne.n	800676e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800675a:	4b23      	ldr	r3, [pc, #140]	@ (80067e8 <prvAddNewTaskToReadyList+0xc8>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006764:	429a      	cmp	r2, r3
 8006766:	d802      	bhi.n	800676e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006768:	4a1f      	ldr	r2, [pc, #124]	@ (80067e8 <prvAddNewTaskToReadyList+0xc8>)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800676e:	4b20      	ldr	r3, [pc, #128]	@ (80067f0 <prvAddNewTaskToReadyList+0xd0>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3301      	adds	r3, #1
 8006774:	4a1e      	ldr	r2, [pc, #120]	@ (80067f0 <prvAddNewTaskToReadyList+0xd0>)
 8006776:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006778:	4b1d      	ldr	r3, [pc, #116]	@ (80067f0 <prvAddNewTaskToReadyList+0xd0>)
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006784:	4b1b      	ldr	r3, [pc, #108]	@ (80067f4 <prvAddNewTaskToReadyList+0xd4>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	429a      	cmp	r2, r3
 800678a:	d903      	bls.n	8006794 <prvAddNewTaskToReadyList+0x74>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006790:	4a18      	ldr	r2, [pc, #96]	@ (80067f4 <prvAddNewTaskToReadyList+0xd4>)
 8006792:	6013      	str	r3, [r2, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006798:	4613      	mov	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4a15      	ldr	r2, [pc, #84]	@ (80067f8 <prvAddNewTaskToReadyList+0xd8>)
 80067a2:	441a      	add	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	3304      	adds	r3, #4
 80067a8:	4619      	mov	r1, r3
 80067aa:	4610      	mov	r0, r2
 80067ac:	f7ff f8ed 	bl	800598a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80067b0:	f001 fa14 	bl	8007bdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80067b4:	4b0d      	ldr	r3, [pc, #52]	@ (80067ec <prvAddNewTaskToReadyList+0xcc>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00e      	beq.n	80067da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80067bc:	4b0a      	ldr	r3, [pc, #40]	@ (80067e8 <prvAddNewTaskToReadyList+0xc8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d207      	bcs.n	80067da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80067ca:	4b0c      	ldr	r3, [pc, #48]	@ (80067fc <prvAddNewTaskToReadyList+0xdc>)
 80067cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067d0:	601a      	str	r2, [r3, #0]
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067da:	bf00      	nop
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	20001244 	.word	0x20001244
 80067e8:	20000d70 	.word	0x20000d70
 80067ec:	20001250 	.word	0x20001250
 80067f0:	20001260 	.word	0x20001260
 80067f4:	2000124c 	.word	0x2000124c
 80067f8:	20000d74 	.word	0x20000d74
 80067fc:	e000ed04 	.word	0xe000ed04

08006800 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006808:	2300      	movs	r3, #0
 800680a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d018      	beq.n	8006844 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006812:	4b14      	ldr	r3, [pc, #80]	@ (8006864 <vTaskDelay+0x64>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00b      	beq.n	8006832 <vTaskDelay+0x32>
	__asm volatile
 800681a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681e:	f383 8811 	msr	BASEPRI, r3
 8006822:	f3bf 8f6f 	isb	sy
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	60bb      	str	r3, [r7, #8]
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	e7fd      	b.n	800682e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006832:	f000 f88b 	bl	800694c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006836:	2100      	movs	r1, #0
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 fd05 	bl	8007248 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800683e:	f000 f893 	bl	8006968 <xTaskResumeAll>
 8006842:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d107      	bne.n	800685a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800684a:	4b07      	ldr	r3, [pc, #28]	@ (8006868 <vTaskDelay+0x68>)
 800684c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006850:	601a      	str	r2, [r3, #0]
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800685a:	bf00      	nop
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	2000126c 	.word	0x2000126c
 8006868:	e000ed04 	.word	0xe000ed04

0800686c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b08a      	sub	sp, #40	@ 0x28
 8006870:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006872:	2300      	movs	r3, #0
 8006874:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006876:	2300      	movs	r3, #0
 8006878:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800687a:	463a      	mov	r2, r7
 800687c:	1d39      	adds	r1, r7, #4
 800687e:	f107 0308 	add.w	r3, r7, #8
 8006882:	4618      	mov	r0, r3
 8006884:	f7ff f824 	bl	80058d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006888:	6839      	ldr	r1, [r7, #0]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	9202      	str	r2, [sp, #8]
 8006890:	9301      	str	r3, [sp, #4]
 8006892:	2300      	movs	r3, #0
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	2300      	movs	r3, #0
 8006898:	460a      	mov	r2, r1
 800689a:	4924      	ldr	r1, [pc, #144]	@ (800692c <vTaskStartScheduler+0xc0>)
 800689c:	4824      	ldr	r0, [pc, #144]	@ (8006930 <vTaskStartScheduler+0xc4>)
 800689e:	f7ff fdf1 	bl	8006484 <xTaskCreateStatic>
 80068a2:	4603      	mov	r3, r0
 80068a4:	4a23      	ldr	r2, [pc, #140]	@ (8006934 <vTaskStartScheduler+0xc8>)
 80068a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80068a8:	4b22      	ldr	r3, [pc, #136]	@ (8006934 <vTaskStartScheduler+0xc8>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d002      	beq.n	80068b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80068b0:	2301      	movs	r3, #1
 80068b2:	617b      	str	r3, [r7, #20]
 80068b4:	e001      	b.n	80068ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80068b6:	2300      	movs	r3, #0
 80068b8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d102      	bne.n	80068c6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80068c0:	f000 fd16 	bl	80072f0 <xTimerCreateTimerTask>
 80068c4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d11b      	bne.n	8006904 <vTaskStartScheduler+0x98>
	__asm volatile
 80068cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d0:	f383 8811 	msr	BASEPRI, r3
 80068d4:	f3bf 8f6f 	isb	sy
 80068d8:	f3bf 8f4f 	dsb	sy
 80068dc:	613b      	str	r3, [r7, #16]
}
 80068de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80068e0:	4b15      	ldr	r3, [pc, #84]	@ (8006938 <vTaskStartScheduler+0xcc>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3354      	adds	r3, #84	@ 0x54
 80068e6:	4a15      	ldr	r2, [pc, #84]	@ (800693c <vTaskStartScheduler+0xd0>)
 80068e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80068ea:	4b15      	ldr	r3, [pc, #84]	@ (8006940 <vTaskStartScheduler+0xd4>)
 80068ec:	f04f 32ff 	mov.w	r2, #4294967295
 80068f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80068f2:	4b14      	ldr	r3, [pc, #80]	@ (8006944 <vTaskStartScheduler+0xd8>)
 80068f4:	2201      	movs	r2, #1
 80068f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068f8:	4b13      	ldr	r3, [pc, #76]	@ (8006948 <vTaskStartScheduler+0xdc>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80068fe:	f001 f8cb 	bl	8007a98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006902:	e00f      	b.n	8006924 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800690a:	d10b      	bne.n	8006924 <vTaskStartScheduler+0xb8>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	60fb      	str	r3, [r7, #12]
}
 800691e:	bf00      	nop
 8006920:	bf00      	nop
 8006922:	e7fd      	b.n	8006920 <vTaskStartScheduler+0xb4>
}
 8006924:	bf00      	nop
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	0800ca08 	.word	0x0800ca08
 8006930:	08006f75 	.word	0x08006f75
 8006934:	20001268 	.word	0x20001268
 8006938:	20000d70 	.word	0x20000d70
 800693c:	2000001c 	.word	0x2000001c
 8006940:	20001264 	.word	0x20001264
 8006944:	20001250 	.word	0x20001250
 8006948:	20001248 	.word	0x20001248

0800694c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800694c:	b480      	push	{r7}
 800694e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006950:	4b04      	ldr	r3, [pc, #16]	@ (8006964 <vTaskSuspendAll+0x18>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3301      	adds	r3, #1
 8006956:	4a03      	ldr	r2, [pc, #12]	@ (8006964 <vTaskSuspendAll+0x18>)
 8006958:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800695a:	bf00      	nop
 800695c:	46bd      	mov	sp, r7
 800695e:	bc80      	pop	{r7}
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	2000126c 	.word	0x2000126c

08006968 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006972:	2300      	movs	r3, #0
 8006974:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006976:	4b42      	ldr	r3, [pc, #264]	@ (8006a80 <xTaskResumeAll+0x118>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10b      	bne.n	8006996 <xTaskResumeAll+0x2e>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	603b      	str	r3, [r7, #0]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006996:	f001 f8f1 	bl	8007b7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800699a:	4b39      	ldr	r3, [pc, #228]	@ (8006a80 <xTaskResumeAll+0x118>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3b01      	subs	r3, #1
 80069a0:	4a37      	ldr	r2, [pc, #220]	@ (8006a80 <xTaskResumeAll+0x118>)
 80069a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069a4:	4b36      	ldr	r3, [pc, #216]	@ (8006a80 <xTaskResumeAll+0x118>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d162      	bne.n	8006a72 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80069ac:	4b35      	ldr	r3, [pc, #212]	@ (8006a84 <xTaskResumeAll+0x11c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d05e      	beq.n	8006a72 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069b4:	e02f      	b.n	8006a16 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069b6:	4b34      	ldr	r3, [pc, #208]	@ (8006a88 <xTaskResumeAll+0x120>)
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	3318      	adds	r3, #24
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7ff f83c 	bl	8005a40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	3304      	adds	r3, #4
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7ff f837 	bl	8005a40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d6:	4b2d      	ldr	r3, [pc, #180]	@ (8006a8c <xTaskResumeAll+0x124>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d903      	bls.n	80069e6 <xTaskResumeAll+0x7e>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e2:	4a2a      	ldr	r2, [pc, #168]	@ (8006a8c <xTaskResumeAll+0x124>)
 80069e4:	6013      	str	r3, [r2, #0]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	4a27      	ldr	r2, [pc, #156]	@ (8006a90 <xTaskResumeAll+0x128>)
 80069f4:	441a      	add	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	3304      	adds	r3, #4
 80069fa:	4619      	mov	r1, r3
 80069fc:	4610      	mov	r0, r2
 80069fe:	f7fe ffc4 	bl	800598a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a06:	4b23      	ldr	r3, [pc, #140]	@ (8006a94 <xTaskResumeAll+0x12c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d302      	bcc.n	8006a16 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006a10:	4b21      	ldr	r3, [pc, #132]	@ (8006a98 <xTaskResumeAll+0x130>)
 8006a12:	2201      	movs	r2, #1
 8006a14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a16:	4b1c      	ldr	r3, [pc, #112]	@ (8006a88 <xTaskResumeAll+0x120>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1cb      	bne.n	80069b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d001      	beq.n	8006a28 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a24:	f000 fb62 	bl	80070ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a28:	4b1c      	ldr	r3, [pc, #112]	@ (8006a9c <xTaskResumeAll+0x134>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d010      	beq.n	8006a56 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006a34:	f000 f844 	bl	8006ac0 <xTaskIncrementTick>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d002      	beq.n	8006a44 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006a3e:	4b16      	ldr	r3, [pc, #88]	@ (8006a98 <xTaskResumeAll+0x130>)
 8006a40:	2201      	movs	r2, #1
 8006a42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1f1      	bne.n	8006a34 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006a50:	4b12      	ldr	r3, [pc, #72]	@ (8006a9c <xTaskResumeAll+0x134>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a56:	4b10      	ldr	r3, [pc, #64]	@ (8006a98 <xTaskResumeAll+0x130>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d009      	beq.n	8006a72 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a62:	4b0f      	ldr	r3, [pc, #60]	@ (8006aa0 <xTaskResumeAll+0x138>)
 8006a64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a72:	f001 f8b3 	bl	8007bdc <vPortExitCritical>

	return xAlreadyYielded;
 8006a76:	68bb      	ldr	r3, [r7, #8]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	2000126c 	.word	0x2000126c
 8006a84:	20001244 	.word	0x20001244
 8006a88:	20001204 	.word	0x20001204
 8006a8c:	2000124c 	.word	0x2000124c
 8006a90:	20000d74 	.word	0x20000d74
 8006a94:	20000d70 	.word	0x20000d70
 8006a98:	20001258 	.word	0x20001258
 8006a9c:	20001254 	.word	0x20001254
 8006aa0:	e000ed04 	.word	0xe000ed04

08006aa4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006aaa:	4b04      	ldr	r3, [pc, #16]	@ (8006abc <xTaskGetTickCount+0x18>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ab0:	687b      	ldr	r3, [r7, #4]
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr
 8006abc:	20001248 	.word	0x20001248

08006ac0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aca:	4b4f      	ldr	r3, [pc, #316]	@ (8006c08 <xTaskIncrementTick+0x148>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f040 8090 	bne.w	8006bf4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ad4:	4b4d      	ldr	r3, [pc, #308]	@ (8006c0c <xTaskIncrementTick+0x14c>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006adc:	4a4b      	ldr	r2, [pc, #300]	@ (8006c0c <xTaskIncrementTick+0x14c>)
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d121      	bne.n	8006b2c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ae8:	4b49      	ldr	r3, [pc, #292]	@ (8006c10 <xTaskIncrementTick+0x150>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00b      	beq.n	8006b0a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af6:	f383 8811 	msr	BASEPRI, r3
 8006afa:	f3bf 8f6f 	isb	sy
 8006afe:	f3bf 8f4f 	dsb	sy
 8006b02:	603b      	str	r3, [r7, #0]
}
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop
 8006b08:	e7fd      	b.n	8006b06 <xTaskIncrementTick+0x46>
 8006b0a:	4b41      	ldr	r3, [pc, #260]	@ (8006c10 <xTaskIncrementTick+0x150>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	4b40      	ldr	r3, [pc, #256]	@ (8006c14 <xTaskIncrementTick+0x154>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a3e      	ldr	r2, [pc, #248]	@ (8006c10 <xTaskIncrementTick+0x150>)
 8006b16:	6013      	str	r3, [r2, #0]
 8006b18:	4a3e      	ldr	r2, [pc, #248]	@ (8006c14 <xTaskIncrementTick+0x154>)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6013      	str	r3, [r2, #0]
 8006b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c18 <xTaskIncrementTick+0x158>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3301      	adds	r3, #1
 8006b24:	4a3c      	ldr	r2, [pc, #240]	@ (8006c18 <xTaskIncrementTick+0x158>)
 8006b26:	6013      	str	r3, [r2, #0]
 8006b28:	f000 fae0 	bl	80070ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c1c <xTaskIncrementTick+0x15c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d349      	bcc.n	8006bca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b36:	4b36      	ldr	r3, [pc, #216]	@ (8006c10 <xTaskIncrementTick+0x150>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d104      	bne.n	8006b4a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b40:	4b36      	ldr	r3, [pc, #216]	@ (8006c1c <xTaskIncrementTick+0x15c>)
 8006b42:	f04f 32ff 	mov.w	r2, #4294967295
 8006b46:	601a      	str	r2, [r3, #0]
					break;
 8006b48:	e03f      	b.n	8006bca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b4a:	4b31      	ldr	r3, [pc, #196]	@ (8006c10 <xTaskIncrementTick+0x150>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d203      	bcs.n	8006b6a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006b62:	4a2e      	ldr	r2, [pc, #184]	@ (8006c1c <xTaskIncrementTick+0x15c>)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006b68:	e02f      	b.n	8006bca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	3304      	adds	r3, #4
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7fe ff66 	bl	8005a40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d004      	beq.n	8006b86 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	3318      	adds	r3, #24
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7fe ff5d 	bl	8005a40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b8a:	4b25      	ldr	r3, [pc, #148]	@ (8006c20 <xTaskIncrementTick+0x160>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d903      	bls.n	8006b9a <xTaskIncrementTick+0xda>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b96:	4a22      	ldr	r2, [pc, #136]	@ (8006c20 <xTaskIncrementTick+0x160>)
 8006b98:	6013      	str	r3, [r2, #0]
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4413      	add	r3, r2
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8006c24 <xTaskIncrementTick+0x164>)
 8006ba8:	441a      	add	r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	3304      	adds	r3, #4
 8006bae:	4619      	mov	r1, r3
 8006bb0:	4610      	mov	r0, r2
 8006bb2:	f7fe feea 	bl	800598a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bba:	4b1b      	ldr	r3, [pc, #108]	@ (8006c28 <xTaskIncrementTick+0x168>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d3b8      	bcc.n	8006b36 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bc8:	e7b5      	b.n	8006b36 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006bca:	4b17      	ldr	r3, [pc, #92]	@ (8006c28 <xTaskIncrementTick+0x168>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd0:	4914      	ldr	r1, [pc, #80]	@ (8006c24 <xTaskIncrementTick+0x164>)
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	4413      	add	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	440b      	add	r3, r1
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d901      	bls.n	8006be6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006be2:	2301      	movs	r3, #1
 8006be4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006be6:	4b11      	ldr	r3, [pc, #68]	@ (8006c2c <xTaskIncrementTick+0x16c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d007      	beq.n	8006bfe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	617b      	str	r3, [r7, #20]
 8006bf2:	e004      	b.n	8006bfe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8006c30 <xTaskIncrementTick+0x170>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8006c30 <xTaskIncrementTick+0x170>)
 8006bfc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006bfe:	697b      	ldr	r3, [r7, #20]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	2000126c 	.word	0x2000126c
 8006c0c:	20001248 	.word	0x20001248
 8006c10:	200011fc 	.word	0x200011fc
 8006c14:	20001200 	.word	0x20001200
 8006c18:	2000125c 	.word	0x2000125c
 8006c1c:	20001264 	.word	0x20001264
 8006c20:	2000124c 	.word	0x2000124c
 8006c24:	20000d74 	.word	0x20000d74
 8006c28:	20000d70 	.word	0x20000d70
 8006c2c:	20001258 	.word	0x20001258
 8006c30:	20001254 	.word	0x20001254

08006c34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8006ce4 <vTaskSwitchContext+0xb0>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c42:	4b29      	ldr	r3, [pc, #164]	@ (8006ce8 <vTaskSwitchContext+0xb4>)
 8006c44:	2201      	movs	r2, #1
 8006c46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c48:	e047      	b.n	8006cda <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006c4a:	4b27      	ldr	r3, [pc, #156]	@ (8006ce8 <vTaskSwitchContext+0xb4>)
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c50:	4b26      	ldr	r3, [pc, #152]	@ (8006cec <vTaskSwitchContext+0xb8>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	60fb      	str	r3, [r7, #12]
 8006c56:	e011      	b.n	8006c7c <vTaskSwitchContext+0x48>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d10b      	bne.n	8006c76 <vTaskSwitchContext+0x42>
	__asm volatile
 8006c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c62:	f383 8811 	msr	BASEPRI, r3
 8006c66:	f3bf 8f6f 	isb	sy
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	607b      	str	r3, [r7, #4]
}
 8006c70:	bf00      	nop
 8006c72:	bf00      	nop
 8006c74:	e7fd      	b.n	8006c72 <vTaskSwitchContext+0x3e>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	60fb      	str	r3, [r7, #12]
 8006c7c:	491c      	ldr	r1, [pc, #112]	@ (8006cf0 <vTaskSwitchContext+0xbc>)
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	4613      	mov	r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	4413      	add	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	440b      	add	r3, r1
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d0e3      	beq.n	8006c58 <vTaskSwitchContext+0x24>
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4613      	mov	r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4a15      	ldr	r2, [pc, #84]	@ (8006cf0 <vTaskSwitchContext+0xbc>)
 8006c9c:	4413      	add	r3, r2
 8006c9e:	60bb      	str	r3, [r7, #8]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	605a      	str	r2, [r3, #4]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	3308      	adds	r3, #8
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d104      	bne.n	8006cc0 <vTaskSwitchContext+0x8c>
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	605a      	str	r2, [r3, #4]
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8006cf4 <vTaskSwitchContext+0xc0>)
 8006cc8:	6013      	str	r3, [r2, #0]
 8006cca:	4a08      	ldr	r2, [pc, #32]	@ (8006cec <vTaskSwitchContext+0xb8>)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cd0:	4b08      	ldr	r3, [pc, #32]	@ (8006cf4 <vTaskSwitchContext+0xc0>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3354      	adds	r3, #84	@ 0x54
 8006cd6:	4a08      	ldr	r2, [pc, #32]	@ (8006cf8 <vTaskSwitchContext+0xc4>)
 8006cd8:	6013      	str	r3, [r2, #0]
}
 8006cda:	bf00      	nop
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bc80      	pop	{r7}
 8006ce2:	4770      	bx	lr
 8006ce4:	2000126c 	.word	0x2000126c
 8006ce8:	20001258 	.word	0x20001258
 8006cec:	2000124c 	.word	0x2000124c
 8006cf0:	20000d74 	.word	0x20000d74
 8006cf4:	20000d70 	.word	0x20000d70
 8006cf8:	2000001c 	.word	0x2000001c

08006cfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10b      	bne.n	8006d24 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	60fb      	str	r3, [r7, #12]
}
 8006d1e:	bf00      	nop
 8006d20:	bf00      	nop
 8006d22:	e7fd      	b.n	8006d20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d24:	4b07      	ldr	r3, [pc, #28]	@ (8006d44 <vTaskPlaceOnEventList+0x48>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	3318      	adds	r3, #24
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7fe fe4f 	bl	80059d0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d32:	2101      	movs	r1, #1
 8006d34:	6838      	ldr	r0, [r7, #0]
 8006d36:	f000 fa87 	bl	8007248 <prvAddCurrentTaskToDelayedList>
}
 8006d3a:	bf00      	nop
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20000d70 	.word	0x20000d70

08006d48 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b086      	sub	sp, #24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d10b      	bne.n	8006d72 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	617b      	str	r3, [r7, #20]
}
 8006d6c:	bf00      	nop
 8006d6e:	bf00      	nop
 8006d70:	e7fd      	b.n	8006d6e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d72:	4b0a      	ldr	r3, [pc, #40]	@ (8006d9c <vTaskPlaceOnEventListRestricted+0x54>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3318      	adds	r3, #24
 8006d78:	4619      	mov	r1, r3
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f7fe fe05 	bl	800598a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006d86:	f04f 33ff 	mov.w	r3, #4294967295
 8006d8a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006d8c:	6879      	ldr	r1, [r7, #4]
 8006d8e:	68b8      	ldr	r0, [r7, #8]
 8006d90:	f000 fa5a 	bl	8007248 <prvAddCurrentTaskToDelayedList>
	}
 8006d94:	bf00      	nop
 8006d96:	3718      	adds	r7, #24
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	20000d70 	.word	0x20000d70

08006da0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b086      	sub	sp, #24
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10b      	bne.n	8006dce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dba:	f383 8811 	msr	BASEPRI, r3
 8006dbe:	f3bf 8f6f 	isb	sy
 8006dc2:	f3bf 8f4f 	dsb	sy
 8006dc6:	60fb      	str	r3, [r7, #12]
}
 8006dc8:	bf00      	nop
 8006dca:	bf00      	nop
 8006dcc:	e7fd      	b.n	8006dca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	3318      	adds	r3, #24
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fe fe34 	bl	8005a40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8006e50 <xTaskRemoveFromEventList+0xb0>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d11d      	bne.n	8006e1c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	3304      	adds	r3, #4
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7fe fe2b 	bl	8005a40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dee:	4b19      	ldr	r3, [pc, #100]	@ (8006e54 <xTaskRemoveFromEventList+0xb4>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d903      	bls.n	8006dfe <xTaskRemoveFromEventList+0x5e>
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfa:	4a16      	ldr	r2, [pc, #88]	@ (8006e54 <xTaskRemoveFromEventList+0xb4>)
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e02:	4613      	mov	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	4413      	add	r3, r2
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	4a13      	ldr	r2, [pc, #76]	@ (8006e58 <xTaskRemoveFromEventList+0xb8>)
 8006e0c:	441a      	add	r2, r3
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	3304      	adds	r3, #4
 8006e12:	4619      	mov	r1, r3
 8006e14:	4610      	mov	r0, r2
 8006e16:	f7fe fdb8 	bl	800598a <vListInsertEnd>
 8006e1a:	e005      	b.n	8006e28 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	3318      	adds	r3, #24
 8006e20:	4619      	mov	r1, r3
 8006e22:	480e      	ldr	r0, [pc, #56]	@ (8006e5c <xTaskRemoveFromEventList+0xbc>)
 8006e24:	f7fe fdb1 	bl	800598a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006e60 <xTaskRemoveFromEventList+0xc0>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d905      	bls.n	8006e42 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006e36:	2301      	movs	r3, #1
 8006e38:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8006e64 <xTaskRemoveFromEventList+0xc4>)
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	601a      	str	r2, [r3, #0]
 8006e40:	e001      	b.n	8006e46 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006e42:	2300      	movs	r3, #0
 8006e44:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006e46:	697b      	ldr	r3, [r7, #20]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	2000126c 	.word	0x2000126c
 8006e54:	2000124c 	.word	0x2000124c
 8006e58:	20000d74 	.word	0x20000d74
 8006e5c:	20001204 	.word	0x20001204
 8006e60:	20000d70 	.word	0x20000d70
 8006e64:	20001258 	.word	0x20001258

08006e68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e70:	4b06      	ldr	r3, [pc, #24]	@ (8006e8c <vTaskInternalSetTimeOutState+0x24>)
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e78:	4b05      	ldr	r3, [pc, #20]	@ (8006e90 <vTaskInternalSetTimeOutState+0x28>)
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	605a      	str	r2, [r3, #4]
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	2000125c 	.word	0x2000125c
 8006e90:	20001248 	.word	0x20001248

08006e94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b088      	sub	sp, #32
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d10b      	bne.n	8006ebc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	613b      	str	r3, [r7, #16]
}
 8006eb6:	bf00      	nop
 8006eb8:	bf00      	nop
 8006eba:	e7fd      	b.n	8006eb8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10b      	bne.n	8006eda <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	60fb      	str	r3, [r7, #12]
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	e7fd      	b.n	8006ed6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006eda:	f000 fe4f 	bl	8007b7c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006ede:	4b1d      	ldr	r3, [pc, #116]	@ (8006f54 <xTaskCheckForTimeOut+0xc0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef6:	d102      	bne.n	8006efe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	61fb      	str	r3, [r7, #28]
 8006efc:	e023      	b.n	8006f46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	4b15      	ldr	r3, [pc, #84]	@ (8006f58 <xTaskCheckForTimeOut+0xc4>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d007      	beq.n	8006f1a <xTaskCheckForTimeOut+0x86>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	69ba      	ldr	r2, [r7, #24]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d302      	bcc.n	8006f1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006f14:	2301      	movs	r3, #1
 8006f16:	61fb      	str	r3, [r7, #28]
 8006f18:	e015      	b.n	8006f46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d20b      	bcs.n	8006f3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	1ad2      	subs	r2, r2, r3
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff ff99 	bl	8006e68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006f36:	2300      	movs	r3, #0
 8006f38:	61fb      	str	r3, [r7, #28]
 8006f3a:	e004      	b.n	8006f46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006f42:	2301      	movs	r3, #1
 8006f44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006f46:	f000 fe49 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 8006f4a:	69fb      	ldr	r3, [r7, #28]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3720      	adds	r7, #32
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	20001248 	.word	0x20001248
 8006f58:	2000125c 	.word	0x2000125c

08006f5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006f60:	4b03      	ldr	r3, [pc, #12]	@ (8006f70 <vTaskMissedYield+0x14>)
 8006f62:	2201      	movs	r2, #1
 8006f64:	601a      	str	r2, [r3, #0]
}
 8006f66:	bf00      	nop
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bc80      	pop	{r7}
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	20001258 	.word	0x20001258

08006f74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f7c:	f000 f852 	bl	8007024 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f80:	4b06      	ldr	r3, [pc, #24]	@ (8006f9c <prvIdleTask+0x28>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d9f9      	bls.n	8006f7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f88:	4b05      	ldr	r3, [pc, #20]	@ (8006fa0 <prvIdleTask+0x2c>)
 8006f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f98:	e7f0      	b.n	8006f7c <prvIdleTask+0x8>
 8006f9a:	bf00      	nop
 8006f9c:	20000d74 	.word	0x20000d74
 8006fa0:	e000ed04 	.word	0xe000ed04

08006fa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006faa:	2300      	movs	r3, #0
 8006fac:	607b      	str	r3, [r7, #4]
 8006fae:	e00c      	b.n	8006fca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4a12      	ldr	r2, [pc, #72]	@ (8007004 <prvInitialiseTaskLists+0x60>)
 8006fbc:	4413      	add	r3, r2
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7fe fcb8 	bl	8005934 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	607b      	str	r3, [r7, #4]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2b37      	cmp	r3, #55	@ 0x37
 8006fce:	d9ef      	bls.n	8006fb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fd0:	480d      	ldr	r0, [pc, #52]	@ (8007008 <prvInitialiseTaskLists+0x64>)
 8006fd2:	f7fe fcaf 	bl	8005934 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fd6:	480d      	ldr	r0, [pc, #52]	@ (800700c <prvInitialiseTaskLists+0x68>)
 8006fd8:	f7fe fcac 	bl	8005934 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fdc:	480c      	ldr	r0, [pc, #48]	@ (8007010 <prvInitialiseTaskLists+0x6c>)
 8006fde:	f7fe fca9 	bl	8005934 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fe2:	480c      	ldr	r0, [pc, #48]	@ (8007014 <prvInitialiseTaskLists+0x70>)
 8006fe4:	f7fe fca6 	bl	8005934 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006fe8:	480b      	ldr	r0, [pc, #44]	@ (8007018 <prvInitialiseTaskLists+0x74>)
 8006fea:	f7fe fca3 	bl	8005934 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fee:	4b0b      	ldr	r3, [pc, #44]	@ (800701c <prvInitialiseTaskLists+0x78>)
 8006ff0:	4a05      	ldr	r2, [pc, #20]	@ (8007008 <prvInitialiseTaskLists+0x64>)
 8006ff2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8007020 <prvInitialiseTaskLists+0x7c>)
 8006ff6:	4a05      	ldr	r2, [pc, #20]	@ (800700c <prvInitialiseTaskLists+0x68>)
 8006ff8:	601a      	str	r2, [r3, #0]
}
 8006ffa:	bf00      	nop
 8006ffc:	3708      	adds	r7, #8
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	20000d74 	.word	0x20000d74
 8007008:	200011d4 	.word	0x200011d4
 800700c:	200011e8 	.word	0x200011e8
 8007010:	20001204 	.word	0x20001204
 8007014:	20001218 	.word	0x20001218
 8007018:	20001230 	.word	0x20001230
 800701c:	200011fc 	.word	0x200011fc
 8007020:	20001200 	.word	0x20001200

08007024 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800702a:	e019      	b.n	8007060 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800702c:	f000 fda6 	bl	8007b7c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007030:	4b10      	ldr	r3, [pc, #64]	@ (8007074 <prvCheckTasksWaitingTermination+0x50>)
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	3304      	adds	r3, #4
 800703c:	4618      	mov	r0, r3
 800703e:	f7fe fcff 	bl	8005a40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007042:	4b0d      	ldr	r3, [pc, #52]	@ (8007078 <prvCheckTasksWaitingTermination+0x54>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	3b01      	subs	r3, #1
 8007048:	4a0b      	ldr	r2, [pc, #44]	@ (8007078 <prvCheckTasksWaitingTermination+0x54>)
 800704a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800704c:	4b0b      	ldr	r3, [pc, #44]	@ (800707c <prvCheckTasksWaitingTermination+0x58>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3b01      	subs	r3, #1
 8007052:	4a0a      	ldr	r2, [pc, #40]	@ (800707c <prvCheckTasksWaitingTermination+0x58>)
 8007054:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007056:	f000 fdc1 	bl	8007bdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 f810 	bl	8007080 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007060:	4b06      	ldr	r3, [pc, #24]	@ (800707c <prvCheckTasksWaitingTermination+0x58>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e1      	bne.n	800702c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007068:	bf00      	nop
 800706a:	bf00      	nop
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	20001218 	.word	0x20001218
 8007078:	20001244 	.word	0x20001244
 800707c:	2000122c 	.word	0x2000122c

08007080 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	3354      	adds	r3, #84	@ 0x54
 800708c:	4618      	mov	r0, r3
 800708e:	f001 fc7f 	bl	8008990 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007098:	2b00      	cmp	r3, #0
 800709a:	d108      	bne.n	80070ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 ff3b 	bl	8007f1c <vPortFree>
				vPortFree( pxTCB );
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 ff38 	bl	8007f1c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80070ac:	e019      	b.n	80070e2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d103      	bne.n	80070c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 ff2f 	bl	8007f1c <vPortFree>
	}
 80070be:	e010      	b.n	80070e2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d00b      	beq.n	80070e2 <prvDeleteTCB+0x62>
	__asm volatile
 80070ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ce:	f383 8811 	msr	BASEPRI, r3
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	60fb      	str	r3, [r7, #12]
}
 80070dc:	bf00      	nop
 80070de:	bf00      	nop
 80070e0:	e7fd      	b.n	80070de <prvDeleteTCB+0x5e>
	}
 80070e2:	bf00      	nop
 80070e4:	3710      	adds	r7, #16
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
	...

080070ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007124 <prvResetNextTaskUnblockTime+0x38>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d104      	bne.n	8007106 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80070fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007128 <prvResetNextTaskUnblockTime+0x3c>)
 80070fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007102:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007104:	e008      	b.n	8007118 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007106:	4b07      	ldr	r3, [pc, #28]	@ (8007124 <prvResetNextTaskUnblockTime+0x38>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	4a04      	ldr	r2, [pc, #16]	@ (8007128 <prvResetNextTaskUnblockTime+0x3c>)
 8007116:	6013      	str	r3, [r2, #0]
}
 8007118:	bf00      	nop
 800711a:	370c      	adds	r7, #12
 800711c:	46bd      	mov	sp, r7
 800711e:	bc80      	pop	{r7}
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	200011fc 	.word	0x200011fc
 8007128:	20001264 	.word	0x20001264

0800712c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007132:	4b0b      	ldr	r3, [pc, #44]	@ (8007160 <xTaskGetSchedulerState+0x34>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d102      	bne.n	8007140 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800713a:	2301      	movs	r3, #1
 800713c:	607b      	str	r3, [r7, #4]
 800713e:	e008      	b.n	8007152 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007140:	4b08      	ldr	r3, [pc, #32]	@ (8007164 <xTaskGetSchedulerState+0x38>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d102      	bne.n	800714e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007148:	2302      	movs	r3, #2
 800714a:	607b      	str	r3, [r7, #4]
 800714c:	e001      	b.n	8007152 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800714e:	2300      	movs	r3, #0
 8007150:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007152:	687b      	ldr	r3, [r7, #4]
	}
 8007154:	4618      	mov	r0, r3
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	bc80      	pop	{r7}
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	20001250 	.word	0x20001250
 8007164:	2000126c 	.word	0x2000126c

08007168 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007168:	b580      	push	{r7, lr}
 800716a:	b086      	sub	sp, #24
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007174:	2300      	movs	r3, #0
 8007176:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d058      	beq.n	8007230 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800717e:	4b2f      	ldr	r3, [pc, #188]	@ (800723c <xTaskPriorityDisinherit+0xd4>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	429a      	cmp	r2, r3
 8007186:	d00b      	beq.n	80071a0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718c:	f383 8811 	msr	BASEPRI, r3
 8007190:	f3bf 8f6f 	isb	sy
 8007194:	f3bf 8f4f 	dsb	sy
 8007198:	60fb      	str	r3, [r7, #12]
}
 800719a:	bf00      	nop
 800719c:	bf00      	nop
 800719e:	e7fd      	b.n	800719c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10b      	bne.n	80071c0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80071a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ac:	f383 8811 	msr	BASEPRI, r3
 80071b0:	f3bf 8f6f 	isb	sy
 80071b4:	f3bf 8f4f 	dsb	sy
 80071b8:	60bb      	str	r3, [r7, #8]
}
 80071ba:	bf00      	nop
 80071bc:	bf00      	nop
 80071be:	e7fd      	b.n	80071bc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071c4:	1e5a      	subs	r2, r3, #1
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d02c      	beq.n	8007230 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d128      	bne.n	8007230 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	3304      	adds	r3, #4
 80071e2:	4618      	mov	r0, r3
 80071e4:	f7fe fc2c 	bl	8005a40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007200:	4b0f      	ldr	r3, [pc, #60]	@ (8007240 <xTaskPriorityDisinherit+0xd8>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	429a      	cmp	r2, r3
 8007206:	d903      	bls.n	8007210 <xTaskPriorityDisinherit+0xa8>
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800720c:	4a0c      	ldr	r2, [pc, #48]	@ (8007240 <xTaskPriorityDisinherit+0xd8>)
 800720e:	6013      	str	r3, [r2, #0]
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007214:	4613      	mov	r3, r2
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	4413      	add	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4a09      	ldr	r2, [pc, #36]	@ (8007244 <xTaskPriorityDisinherit+0xdc>)
 800721e:	441a      	add	r2, r3
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	3304      	adds	r3, #4
 8007224:	4619      	mov	r1, r3
 8007226:	4610      	mov	r0, r2
 8007228:	f7fe fbaf 	bl	800598a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800722c:	2301      	movs	r3, #1
 800722e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007230:	697b      	ldr	r3, [r7, #20]
	}
 8007232:	4618      	mov	r0, r3
 8007234:	3718      	adds	r7, #24
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000d70 	.word	0x20000d70
 8007240:	2000124c 	.word	0x2000124c
 8007244:	20000d74 	.word	0x20000d74

08007248 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007252:	4b21      	ldr	r3, [pc, #132]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007258:	4b20      	ldr	r3, [pc, #128]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x94>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3304      	adds	r3, #4
 800725e:	4618      	mov	r0, r3
 8007260:	f7fe fbee 	bl	8005a40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800726a:	d10a      	bne.n	8007282 <prvAddCurrentTaskToDelayedList+0x3a>
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d007      	beq.n	8007282 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007272:	4b1a      	ldr	r3, [pc, #104]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x94>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	3304      	adds	r3, #4
 8007278:	4619      	mov	r1, r3
 800727a:	4819      	ldr	r0, [pc, #100]	@ (80072e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800727c:	f7fe fb85 	bl	800598a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007280:	e026      	b.n	80072d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4413      	add	r3, r2
 8007288:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800728a:	4b14      	ldr	r3, [pc, #80]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x94>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68ba      	ldr	r2, [r7, #8]
 8007290:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007292:	68ba      	ldr	r2, [r7, #8]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	429a      	cmp	r2, r3
 8007298:	d209      	bcs.n	80072ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800729a:	4b12      	ldr	r3, [pc, #72]	@ (80072e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	4b0f      	ldr	r3, [pc, #60]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x94>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3304      	adds	r3, #4
 80072a4:	4619      	mov	r1, r3
 80072a6:	4610      	mov	r0, r2
 80072a8:	f7fe fb92 	bl	80059d0 <vListInsert>
}
 80072ac:	e010      	b.n	80072d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072ae:	4b0e      	ldr	r3, [pc, #56]	@ (80072e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	4b0a      	ldr	r3, [pc, #40]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x94>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3304      	adds	r3, #4
 80072b8:	4619      	mov	r1, r3
 80072ba:	4610      	mov	r0, r2
 80072bc:	f7fe fb88 	bl	80059d0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80072c0:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d202      	bcs.n	80072d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80072ca:	4a08      	ldr	r2, [pc, #32]	@ (80072ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	6013      	str	r3, [r2, #0]
}
 80072d0:	bf00      	nop
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	20001248 	.word	0x20001248
 80072dc:	20000d70 	.word	0x20000d70
 80072e0:	20001230 	.word	0x20001230
 80072e4:	20001200 	.word	0x20001200
 80072e8:	200011fc 	.word	0x200011fc
 80072ec:	20001264 	.word	0x20001264

080072f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b08a      	sub	sp, #40	@ 0x28
 80072f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80072f6:	2300      	movs	r3, #0
 80072f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80072fa:	f000 fb11 	bl	8007920 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80072fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007374 <xTimerCreateTimerTask+0x84>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d021      	beq.n	800734a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007306:	2300      	movs	r3, #0
 8007308:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800730a:	2300      	movs	r3, #0
 800730c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800730e:	1d3a      	adds	r2, r7, #4
 8007310:	f107 0108 	add.w	r1, r7, #8
 8007314:	f107 030c 	add.w	r3, r7, #12
 8007318:	4618      	mov	r0, r3
 800731a:	f7fe faf1 	bl	8005900 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800731e:	6879      	ldr	r1, [r7, #4]
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	9202      	str	r2, [sp, #8]
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	2302      	movs	r3, #2
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	2300      	movs	r3, #0
 800732e:	460a      	mov	r2, r1
 8007330:	4911      	ldr	r1, [pc, #68]	@ (8007378 <xTimerCreateTimerTask+0x88>)
 8007332:	4812      	ldr	r0, [pc, #72]	@ (800737c <xTimerCreateTimerTask+0x8c>)
 8007334:	f7ff f8a6 	bl	8006484 <xTaskCreateStatic>
 8007338:	4603      	mov	r3, r0
 800733a:	4a11      	ldr	r2, [pc, #68]	@ (8007380 <xTimerCreateTimerTask+0x90>)
 800733c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800733e:	4b10      	ldr	r3, [pc, #64]	@ (8007380 <xTimerCreateTimerTask+0x90>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d001      	beq.n	800734a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007346:	2301      	movs	r3, #1
 8007348:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d10b      	bne.n	8007368 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007354:	f383 8811 	msr	BASEPRI, r3
 8007358:	f3bf 8f6f 	isb	sy
 800735c:	f3bf 8f4f 	dsb	sy
 8007360:	613b      	str	r3, [r7, #16]
}
 8007362:	bf00      	nop
 8007364:	bf00      	nop
 8007366:	e7fd      	b.n	8007364 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007368:	697b      	ldr	r3, [r7, #20]
}
 800736a:	4618      	mov	r0, r3
 800736c:	3718      	adds	r7, #24
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	200012a0 	.word	0x200012a0
 8007378:	0800ca10 	.word	0x0800ca10
 800737c:	080074bd 	.word	0x080074bd
 8007380:	200012a4 	.word	0x200012a4

08007384 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b08a      	sub	sp, #40	@ 0x28
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	607a      	str	r2, [r7, #4]
 8007390:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007392:	2300      	movs	r3, #0
 8007394:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d10b      	bne.n	80073b4 <xTimerGenericCommand+0x30>
	__asm volatile
 800739c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a0:	f383 8811 	msr	BASEPRI, r3
 80073a4:	f3bf 8f6f 	isb	sy
 80073a8:	f3bf 8f4f 	dsb	sy
 80073ac:	623b      	str	r3, [r7, #32]
}
 80073ae:	bf00      	nop
 80073b0:	bf00      	nop
 80073b2:	e7fd      	b.n	80073b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80073b4:	4b19      	ldr	r3, [pc, #100]	@ (800741c <xTimerGenericCommand+0x98>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d02a      	beq.n	8007412 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2b05      	cmp	r3, #5
 80073cc:	dc18      	bgt.n	8007400 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80073ce:	f7ff fead 	bl	800712c <xTaskGetSchedulerState>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	d109      	bne.n	80073ec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80073d8:	4b10      	ldr	r3, [pc, #64]	@ (800741c <xTimerGenericCommand+0x98>)
 80073da:	6818      	ldr	r0, [r3, #0]
 80073dc:	f107 0110 	add.w	r1, r7, #16
 80073e0:	2300      	movs	r3, #0
 80073e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073e4:	f7fe fc60 	bl	8005ca8 <xQueueGenericSend>
 80073e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80073ea:	e012      	b.n	8007412 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80073ec:	4b0b      	ldr	r3, [pc, #44]	@ (800741c <xTimerGenericCommand+0x98>)
 80073ee:	6818      	ldr	r0, [r3, #0]
 80073f0:	f107 0110 	add.w	r1, r7, #16
 80073f4:	2300      	movs	r3, #0
 80073f6:	2200      	movs	r2, #0
 80073f8:	f7fe fc56 	bl	8005ca8 <xQueueGenericSend>
 80073fc:	6278      	str	r0, [r7, #36]	@ 0x24
 80073fe:	e008      	b.n	8007412 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007400:	4b06      	ldr	r3, [pc, #24]	@ (800741c <xTimerGenericCommand+0x98>)
 8007402:	6818      	ldr	r0, [r3, #0]
 8007404:	f107 0110 	add.w	r1, r7, #16
 8007408:	2300      	movs	r3, #0
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	f7fe fd4e 	bl	8005eac <xQueueGenericSendFromISR>
 8007410:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007414:	4618      	mov	r0, r3
 8007416:	3728      	adds	r7, #40	@ 0x28
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	200012a0 	.word	0x200012a0

08007420 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b088      	sub	sp, #32
 8007424:	af02      	add	r7, sp, #8
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800742a:	4b23      	ldr	r3, [pc, #140]	@ (80074b8 <prvProcessExpiredTimer+0x98>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	3304      	adds	r3, #4
 8007438:	4618      	mov	r0, r3
 800743a:	f7fe fb01 	bl	8005a40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007444:	f003 0304 	and.w	r3, r3, #4
 8007448:	2b00      	cmp	r3, #0
 800744a:	d023      	beq.n	8007494 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	699a      	ldr	r2, [r3, #24]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	18d1      	adds	r1, r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	683a      	ldr	r2, [r7, #0]
 8007458:	6978      	ldr	r0, [r7, #20]
 800745a:	f000 f8d3 	bl	8007604 <prvInsertTimerInActiveList>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d020      	beq.n	80074a6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007464:	2300      	movs	r3, #0
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	2300      	movs	r3, #0
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	2100      	movs	r1, #0
 800746e:	6978      	ldr	r0, [r7, #20]
 8007470:	f7ff ff88 	bl	8007384 <xTimerGenericCommand>
 8007474:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d114      	bne.n	80074a6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	60fb      	str	r3, [r7, #12]
}
 800748e:	bf00      	nop
 8007490:	bf00      	nop
 8007492:	e7fd      	b.n	8007490 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800749a:	f023 0301 	bic.w	r3, r3, #1
 800749e:	b2da      	uxtb	r2, r3
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	6978      	ldr	r0, [r7, #20]
 80074ac:	4798      	blx	r3
}
 80074ae:	bf00      	nop
 80074b0:	3718      	adds	r7, #24
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	20001298 	.word	0x20001298

080074bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80074c4:	f107 0308 	add.w	r3, r7, #8
 80074c8:	4618      	mov	r0, r3
 80074ca:	f000 f859 	bl	8007580 <prvGetNextExpireTime>
 80074ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	4619      	mov	r1, r3
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f000 f805 	bl	80074e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80074da:	f000 f8d5 	bl	8007688 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80074de:	bf00      	nop
 80074e0:	e7f0      	b.n	80074c4 <prvTimerTask+0x8>
	...

080074e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80074ee:	f7ff fa2d 	bl	800694c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80074f2:	f107 0308 	add.w	r3, r7, #8
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 f864 	bl	80075c4 <prvSampleTimeNow>
 80074fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d130      	bne.n	8007566 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10a      	bne.n	8007520 <prvProcessTimerOrBlockTask+0x3c>
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	429a      	cmp	r2, r3
 8007510:	d806      	bhi.n	8007520 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007512:	f7ff fa29 	bl	8006968 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007516:	68f9      	ldr	r1, [r7, #12]
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7ff ff81 	bl	8007420 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800751e:	e024      	b.n	800756a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d008      	beq.n	8007538 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007526:	4b13      	ldr	r3, [pc, #76]	@ (8007574 <prvProcessTimerOrBlockTask+0x90>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d101      	bne.n	8007534 <prvProcessTimerOrBlockTask+0x50>
 8007530:	2301      	movs	r3, #1
 8007532:	e000      	b.n	8007536 <prvProcessTimerOrBlockTask+0x52>
 8007534:	2300      	movs	r3, #0
 8007536:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007538:	4b0f      	ldr	r3, [pc, #60]	@ (8007578 <prvProcessTimerOrBlockTask+0x94>)
 800753a:	6818      	ldr	r0, [r3, #0]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	683a      	ldr	r2, [r7, #0]
 8007544:	4619      	mov	r1, r3
 8007546:	f7fe ff69 	bl	800641c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800754a:	f7ff fa0d 	bl	8006968 <xTaskResumeAll>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10a      	bne.n	800756a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007554:	4b09      	ldr	r3, [pc, #36]	@ (800757c <prvProcessTimerOrBlockTask+0x98>)
 8007556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800755a:	601a      	str	r2, [r3, #0]
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	f3bf 8f6f 	isb	sy
}
 8007564:	e001      	b.n	800756a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007566:	f7ff f9ff 	bl	8006968 <xTaskResumeAll>
}
 800756a:	bf00      	nop
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	2000129c 	.word	0x2000129c
 8007578:	200012a0 	.word	0x200012a0
 800757c:	e000ed04 	.word	0xe000ed04

08007580 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007588:	4b0d      	ldr	r3, [pc, #52]	@ (80075c0 <prvGetNextExpireTime+0x40>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d101      	bne.n	8007596 <prvGetNextExpireTime+0x16>
 8007592:	2201      	movs	r2, #1
 8007594:	e000      	b.n	8007598 <prvGetNextExpireTime+0x18>
 8007596:	2200      	movs	r2, #0
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d105      	bne.n	80075b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80075a4:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <prvGetNextExpireTime+0x40>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	60fb      	str	r3, [r7, #12]
 80075ae:	e001      	b.n	80075b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80075b0:	2300      	movs	r3, #0
 80075b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80075b4:	68fb      	ldr	r3, [r7, #12]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bc80      	pop	{r7}
 80075be:	4770      	bx	lr
 80075c0:	20001298 	.word	0x20001298

080075c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80075cc:	f7ff fa6a 	bl	8006aa4 <xTaskGetTickCount>
 80075d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80075d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007600 <prvSampleTimeNow+0x3c>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d205      	bcs.n	80075e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80075dc:	f000 f93a 	bl	8007854 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	e002      	b.n	80075ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80075ee:	4a04      	ldr	r2, [pc, #16]	@ (8007600 <prvSampleTimeNow+0x3c>)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80075f4:	68fb      	ldr	r3, [r7, #12]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	200012a8 	.word	0x200012a8

08007604 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b086      	sub	sp, #24
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
 8007610:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007612:	2300      	movs	r3, #0
 8007614:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007622:	68ba      	ldr	r2, [r7, #8]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	429a      	cmp	r2, r3
 8007628:	d812      	bhi.n	8007650 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	1ad2      	subs	r2, r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	429a      	cmp	r2, r3
 8007636:	d302      	bcc.n	800763e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007638:	2301      	movs	r3, #1
 800763a:	617b      	str	r3, [r7, #20]
 800763c:	e01b      	b.n	8007676 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800763e:	4b10      	ldr	r3, [pc, #64]	@ (8007680 <prvInsertTimerInActiveList+0x7c>)
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	3304      	adds	r3, #4
 8007646:	4619      	mov	r1, r3
 8007648:	4610      	mov	r0, r2
 800764a:	f7fe f9c1 	bl	80059d0 <vListInsert>
 800764e:	e012      	b.n	8007676 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	429a      	cmp	r2, r3
 8007656:	d206      	bcs.n	8007666 <prvInsertTimerInActiveList+0x62>
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	429a      	cmp	r2, r3
 800765e:	d302      	bcc.n	8007666 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007660:	2301      	movs	r3, #1
 8007662:	617b      	str	r3, [r7, #20]
 8007664:	e007      	b.n	8007676 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007666:	4b07      	ldr	r3, [pc, #28]	@ (8007684 <prvInsertTimerInActiveList+0x80>)
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	3304      	adds	r3, #4
 800766e:	4619      	mov	r1, r3
 8007670:	4610      	mov	r0, r2
 8007672:	f7fe f9ad 	bl	80059d0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007676:	697b      	ldr	r3, [r7, #20]
}
 8007678:	4618      	mov	r0, r3
 800767a:	3718      	adds	r7, #24
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	2000129c 	.word	0x2000129c
 8007684:	20001298 	.word	0x20001298

08007688 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b08e      	sub	sp, #56	@ 0x38
 800768c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800768e:	e0ce      	b.n	800782e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	da19      	bge.n	80076ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007696:	1d3b      	adds	r3, r7, #4
 8007698:	3304      	adds	r3, #4
 800769a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800769c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10b      	bne.n	80076ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	61fb      	str	r3, [r7, #28]
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop
 80076b8:	e7fd      	b.n	80076b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80076ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076c0:	6850      	ldr	r0, [r2, #4]
 80076c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076c4:	6892      	ldr	r2, [r2, #8]
 80076c6:	4611      	mov	r1, r2
 80076c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f2c0 80ae 	blt.w	800782e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80076d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d004      	beq.n	80076e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e0:	3304      	adds	r3, #4
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fe f9ac 	bl	8005a40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80076e8:	463b      	mov	r3, r7
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7ff ff6a 	bl	80075c4 <prvSampleTimeNow>
 80076f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2b09      	cmp	r3, #9
 80076f6:	f200 8097 	bhi.w	8007828 <prvProcessReceivedCommands+0x1a0>
 80076fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <prvProcessReceivedCommands+0x78>)
 80076fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007700:	08007729 	.word	0x08007729
 8007704:	08007729 	.word	0x08007729
 8007708:	08007729 	.word	0x08007729
 800770c:	0800779f 	.word	0x0800779f
 8007710:	080077b3 	.word	0x080077b3
 8007714:	080077ff 	.word	0x080077ff
 8007718:	08007729 	.word	0x08007729
 800771c:	08007729 	.word	0x08007729
 8007720:	0800779f 	.word	0x0800779f
 8007724:	080077b3 	.word	0x080077b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800772e:	f043 0301 	orr.w	r3, r3, #1
 8007732:	b2da      	uxtb	r2, r3
 8007734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007736:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773e:	699b      	ldr	r3, [r3, #24]
 8007740:	18d1      	adds	r1, r2, r3
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007746:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007748:	f7ff ff5c 	bl	8007604 <prvInsertTimerInActiveList>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d06c      	beq.n	800782c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007754:	6a1b      	ldr	r3, [r3, #32]
 8007756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007758:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800775a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800775c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007760:	f003 0304 	and.w	r3, r3, #4
 8007764:	2b00      	cmp	r3, #0
 8007766:	d061      	beq.n	800782c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776c:	699b      	ldr	r3, [r3, #24]
 800776e:	441a      	add	r2, r3
 8007770:	2300      	movs	r3, #0
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	2300      	movs	r3, #0
 8007776:	2100      	movs	r1, #0
 8007778:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800777a:	f7ff fe03 	bl	8007384 <xTimerGenericCommand>
 800777e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007780:	6a3b      	ldr	r3, [r7, #32]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d152      	bne.n	800782c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	61bb      	str	r3, [r7, #24]
}
 8007798:	bf00      	nop
 800779a:	bf00      	nop
 800779c:	e7fd      	b.n	800779a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800779e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077a4:	f023 0301 	bic.w	r3, r3, #1
 80077a8:	b2da      	uxtb	r2, r3
 80077aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80077b0:	e03d      	b.n	800782e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80077b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077b8:	f043 0301 	orr.w	r3, r3, #1
 80077bc:	b2da      	uxtb	r2, r3
 80077be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80077ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10b      	bne.n	80077ea <prvProcessReceivedCommands+0x162>
	__asm volatile
 80077d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d6:	f383 8811 	msr	BASEPRI, r3
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	617b      	str	r3, [r7, #20]
}
 80077e4:	bf00      	nop
 80077e6:	bf00      	nop
 80077e8:	e7fd      	b.n	80077e6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80077ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ec:	699a      	ldr	r2, [r3, #24]
 80077ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f0:	18d1      	adds	r1, r2, r3
 80077f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077f8:	f7ff ff04 	bl	8007604 <prvInsertTimerInActiveList>
					break;
 80077fc:	e017      	b.n	800782e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80077fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007800:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b00      	cmp	r3, #0
 800780a:	d103      	bne.n	8007814 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800780c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800780e:	f000 fb85 	bl	8007f1c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007812:	e00c      	b.n	800782e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007816:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800781a:	f023 0301 	bic.w	r3, r3, #1
 800781e:	b2da      	uxtb	r2, r3
 8007820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007822:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007826:	e002      	b.n	800782e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007828:	bf00      	nop
 800782a:	e000      	b.n	800782e <prvProcessReceivedCommands+0x1a6>
					break;
 800782c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800782e:	4b08      	ldr	r3, [pc, #32]	@ (8007850 <prvProcessReceivedCommands+0x1c8>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	1d39      	adds	r1, r7, #4
 8007834:	2200      	movs	r2, #0
 8007836:	4618      	mov	r0, r3
 8007838:	f7fe fbd6 	bl	8005fe8 <xQueueReceive>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	f47f af26 	bne.w	8007690 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop
 8007848:	3730      	adds	r7, #48	@ 0x30
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	200012a0 	.word	0x200012a0

08007854 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b088      	sub	sp, #32
 8007858:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800785a:	e049      	b.n	80078f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800785c:	4b2e      	ldr	r3, [pc, #184]	@ (8007918 <prvSwitchTimerLists+0xc4>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007866:	4b2c      	ldr	r3, [pc, #176]	@ (8007918 <prvSwitchTimerLists+0xc4>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3304      	adds	r3, #4
 8007874:	4618      	mov	r0, r3
 8007876:	f7fe f8e3 	bl	8005a40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	68f8      	ldr	r0, [r7, #12]
 8007880:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007888:	f003 0304 	and.w	r3, r3, #4
 800788c:	2b00      	cmp	r3, #0
 800788e:	d02f      	beq.n	80078f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	4413      	add	r3, r2
 8007898:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d90e      	bls.n	80078c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007918 <prvSwitchTimerLists+0xc4>)
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	3304      	adds	r3, #4
 80078b6:	4619      	mov	r1, r3
 80078b8:	4610      	mov	r0, r2
 80078ba:	f7fe f889 	bl	80059d0 <vListInsert>
 80078be:	e017      	b.n	80078f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078c0:	2300      	movs	r3, #0
 80078c2:	9300      	str	r3, [sp, #0]
 80078c4:	2300      	movs	r3, #0
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	2100      	movs	r1, #0
 80078ca:	68f8      	ldr	r0, [r7, #12]
 80078cc:	f7ff fd5a 	bl	8007384 <xTimerGenericCommand>
 80078d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10b      	bne.n	80078f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80078d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078dc:	f383 8811 	msr	BASEPRI, r3
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	f3bf 8f4f 	dsb	sy
 80078e8:	603b      	str	r3, [r7, #0]
}
 80078ea:	bf00      	nop
 80078ec:	bf00      	nop
 80078ee:	e7fd      	b.n	80078ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80078f0:	4b09      	ldr	r3, [pc, #36]	@ (8007918 <prvSwitchTimerLists+0xc4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1b0      	bne.n	800785c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80078fa:	4b07      	ldr	r3, [pc, #28]	@ (8007918 <prvSwitchTimerLists+0xc4>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007900:	4b06      	ldr	r3, [pc, #24]	@ (800791c <prvSwitchTimerLists+0xc8>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a04      	ldr	r2, [pc, #16]	@ (8007918 <prvSwitchTimerLists+0xc4>)
 8007906:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007908:	4a04      	ldr	r2, [pc, #16]	@ (800791c <prvSwitchTimerLists+0xc8>)
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	6013      	str	r3, [r2, #0]
}
 800790e:	bf00      	nop
 8007910:	3718      	adds	r7, #24
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	20001298 	.word	0x20001298
 800791c:	2000129c 	.word	0x2000129c

08007920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007926:	f000 f929 	bl	8007b7c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800792a:	4b15      	ldr	r3, [pc, #84]	@ (8007980 <prvCheckForValidListAndQueue+0x60>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d120      	bne.n	8007974 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007932:	4814      	ldr	r0, [pc, #80]	@ (8007984 <prvCheckForValidListAndQueue+0x64>)
 8007934:	f7fd fffe 	bl	8005934 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007938:	4813      	ldr	r0, [pc, #76]	@ (8007988 <prvCheckForValidListAndQueue+0x68>)
 800793a:	f7fd fffb 	bl	8005934 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800793e:	4b13      	ldr	r3, [pc, #76]	@ (800798c <prvCheckForValidListAndQueue+0x6c>)
 8007940:	4a10      	ldr	r2, [pc, #64]	@ (8007984 <prvCheckForValidListAndQueue+0x64>)
 8007942:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007944:	4b12      	ldr	r3, [pc, #72]	@ (8007990 <prvCheckForValidListAndQueue+0x70>)
 8007946:	4a10      	ldr	r2, [pc, #64]	@ (8007988 <prvCheckForValidListAndQueue+0x68>)
 8007948:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800794a:	2300      	movs	r3, #0
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	4b11      	ldr	r3, [pc, #68]	@ (8007994 <prvCheckForValidListAndQueue+0x74>)
 8007950:	4a11      	ldr	r2, [pc, #68]	@ (8007998 <prvCheckForValidListAndQueue+0x78>)
 8007952:	2110      	movs	r1, #16
 8007954:	200a      	movs	r0, #10
 8007956:	f7fe f907 	bl	8005b68 <xQueueGenericCreateStatic>
 800795a:	4603      	mov	r3, r0
 800795c:	4a08      	ldr	r2, [pc, #32]	@ (8007980 <prvCheckForValidListAndQueue+0x60>)
 800795e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007960:	4b07      	ldr	r3, [pc, #28]	@ (8007980 <prvCheckForValidListAndQueue+0x60>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d005      	beq.n	8007974 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007968:	4b05      	ldr	r3, [pc, #20]	@ (8007980 <prvCheckForValidListAndQueue+0x60>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	490b      	ldr	r1, [pc, #44]	@ (800799c <prvCheckForValidListAndQueue+0x7c>)
 800796e:	4618      	mov	r0, r3
 8007970:	f7fe fd2c 	bl	80063cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007974:	f000 f932 	bl	8007bdc <vPortExitCritical>
}
 8007978:	bf00      	nop
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	200012a0 	.word	0x200012a0
 8007984:	20001270 	.word	0x20001270
 8007988:	20001284 	.word	0x20001284
 800798c:	20001298 	.word	0x20001298
 8007990:	2000129c 	.word	0x2000129c
 8007994:	2000134c 	.word	0x2000134c
 8007998:	200012ac 	.word	0x200012ac
 800799c:	0800ca18 	.word	0x0800ca18

080079a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	3b04      	subs	r3, #4
 80079b0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80079b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	3b04      	subs	r3, #4
 80079be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	f023 0201 	bic.w	r2, r3, #1
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3b04      	subs	r3, #4
 80079ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079d0:	4a08      	ldr	r2, [pc, #32]	@ (80079f4 <pxPortInitialiseStack+0x54>)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	3b14      	subs	r3, #20
 80079da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3b20      	subs	r3, #32
 80079e6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079e8:	68fb      	ldr	r3, [r7, #12]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bc80      	pop	{r7}
 80079f2:	4770      	bx	lr
 80079f4:	080079f9 	.word	0x080079f9

080079f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80079fe:	2300      	movs	r3, #0
 8007a00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007a02:	4b12      	ldr	r3, [pc, #72]	@ (8007a4c <prvTaskExitError+0x54>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a0a:	d00b      	beq.n	8007a24 <prvTaskExitError+0x2c>
	__asm volatile
 8007a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a10:	f383 8811 	msr	BASEPRI, r3
 8007a14:	f3bf 8f6f 	isb	sy
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	60fb      	str	r3, [r7, #12]
}
 8007a1e:	bf00      	nop
 8007a20:	bf00      	nop
 8007a22:	e7fd      	b.n	8007a20 <prvTaskExitError+0x28>
	__asm volatile
 8007a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a28:	f383 8811 	msr	BASEPRI, r3
 8007a2c:	f3bf 8f6f 	isb	sy
 8007a30:	f3bf 8f4f 	dsb	sy
 8007a34:	60bb      	str	r3, [r7, #8]
}
 8007a36:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a38:	bf00      	nop
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d0fc      	beq.n	8007a3a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a40:	bf00      	nop
 8007a42:	bf00      	nop
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bc80      	pop	{r7}
 8007a4a:	4770      	bx	lr
 8007a4c:	2000000c 	.word	0x2000000c

08007a50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a50:	4b07      	ldr	r3, [pc, #28]	@ (8007a70 <pxCurrentTCBConst2>)
 8007a52:	6819      	ldr	r1, [r3, #0]
 8007a54:	6808      	ldr	r0, [r1, #0]
 8007a56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007a5a:	f380 8809 	msr	PSP, r0
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f04f 0000 	mov.w	r0, #0
 8007a66:	f380 8811 	msr	BASEPRI, r0
 8007a6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007a6e:	4770      	bx	lr

08007a70 <pxCurrentTCBConst2>:
 8007a70:	20000d70 	.word	0x20000d70
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop

08007a78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007a78:	4806      	ldr	r0, [pc, #24]	@ (8007a94 <prvPortStartFirstTask+0x1c>)
 8007a7a:	6800      	ldr	r0, [r0, #0]
 8007a7c:	6800      	ldr	r0, [r0, #0]
 8007a7e:	f380 8808 	msr	MSP, r0
 8007a82:	b662      	cpsie	i
 8007a84:	b661      	cpsie	f
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	f3bf 8f6f 	isb	sy
 8007a8e:	df00      	svc	0
 8007a90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a92:	bf00      	nop
 8007a94:	e000ed08 	.word	0xe000ed08

08007a98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007a9e:	4b32      	ldr	r3, [pc, #200]	@ (8007b68 <xPortStartScheduler+0xd0>)
 8007aa0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	22ff      	movs	r2, #255	@ 0xff
 8007aae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ab8:	78fb      	ldrb	r3, [r7, #3]
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007ac0:	b2da      	uxtb	r2, r3
 8007ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8007b6c <xPortStartScheduler+0xd4>)
 8007ac4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007ac8:	2207      	movs	r2, #7
 8007aca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007acc:	e009      	b.n	8007ae2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007ace:	4b28      	ldr	r3, [pc, #160]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	4a26      	ldr	r2, [pc, #152]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007ad6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ad8:	78fb      	ldrb	r3, [r7, #3]
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	005b      	lsls	r3, r3, #1
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ae2:	78fb      	ldrb	r3, [r7, #3]
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aea:	2b80      	cmp	r3, #128	@ 0x80
 8007aec:	d0ef      	beq.n	8007ace <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007aee:	4b20      	ldr	r3, [pc, #128]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f1c3 0307 	rsb	r3, r3, #7
 8007af6:	2b04      	cmp	r3, #4
 8007af8:	d00b      	beq.n	8007b12 <xPortStartScheduler+0x7a>
	__asm volatile
 8007afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afe:	f383 8811 	msr	BASEPRI, r3
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	60bb      	str	r3, [r7, #8]
}
 8007b0c:	bf00      	nop
 8007b0e:	bf00      	nop
 8007b10:	e7fd      	b.n	8007b0e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b12:	4b17      	ldr	r3, [pc, #92]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	021b      	lsls	r3, r3, #8
 8007b18:	4a15      	ldr	r2, [pc, #84]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007b1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b1c:	4b14      	ldr	r3, [pc, #80]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b24:	4a12      	ldr	r2, [pc, #72]	@ (8007b70 <xPortStartScheduler+0xd8>)
 8007b26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b30:	4b10      	ldr	r3, [pc, #64]	@ (8007b74 <xPortStartScheduler+0xdc>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a0f      	ldr	r2, [pc, #60]	@ (8007b74 <xPortStartScheduler+0xdc>)
 8007b36:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8007b74 <xPortStartScheduler+0xdc>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a0c      	ldr	r2, [pc, #48]	@ (8007b74 <xPortStartScheduler+0xdc>)
 8007b42:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007b46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b48:	f000 f8b8 	bl	8007cbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b78 <xPortStartScheduler+0xe0>)
 8007b4e:	2200      	movs	r2, #0
 8007b50:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b52:	f7ff ff91 	bl	8007a78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b56:	f7ff f86d 	bl	8006c34 <vTaskSwitchContext>
	prvTaskExitError();
 8007b5a:	f7ff ff4d 	bl	80079f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	e000e400 	.word	0xe000e400
 8007b6c:	2000139c 	.word	0x2000139c
 8007b70:	200013a0 	.word	0x200013a0
 8007b74:	e000ed20 	.word	0xe000ed20
 8007b78:	2000000c 	.word	0x2000000c

08007b7c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	607b      	str	r3, [r7, #4]
}
 8007b94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007b96:	4b0f      	ldr	r3, [pc, #60]	@ (8007bd4 <vPortEnterCritical+0x58>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007bd4 <vPortEnterCritical+0x58>)
 8007b9e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd4 <vPortEnterCritical+0x58>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d110      	bne.n	8007bca <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd8 <vPortEnterCritical+0x5c>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d00b      	beq.n	8007bca <vPortEnterCritical+0x4e>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	603b      	str	r3, [r7, #0]
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop
 8007bc8:	e7fd      	b.n	8007bc6 <vPortEnterCritical+0x4a>
	}
}
 8007bca:	bf00      	nop
 8007bcc:	370c      	adds	r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bc80      	pop	{r7}
 8007bd2:	4770      	bx	lr
 8007bd4:	2000000c 	.word	0x2000000c
 8007bd8:	e000ed04 	.word	0xe000ed04

08007bdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007be2:	4b12      	ldr	r3, [pc, #72]	@ (8007c2c <vPortExitCritical+0x50>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10b      	bne.n	8007c02 <vPortExitCritical+0x26>
	__asm volatile
 8007bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bee:	f383 8811 	msr	BASEPRI, r3
 8007bf2:	f3bf 8f6f 	isb	sy
 8007bf6:	f3bf 8f4f 	dsb	sy
 8007bfa:	607b      	str	r3, [r7, #4]
}
 8007bfc:	bf00      	nop
 8007bfe:	bf00      	nop
 8007c00:	e7fd      	b.n	8007bfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c02:	4b0a      	ldr	r3, [pc, #40]	@ (8007c2c <vPortExitCritical+0x50>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3b01      	subs	r3, #1
 8007c08:	4a08      	ldr	r2, [pc, #32]	@ (8007c2c <vPortExitCritical+0x50>)
 8007c0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c0c:	4b07      	ldr	r3, [pc, #28]	@ (8007c2c <vPortExitCritical+0x50>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d105      	bne.n	8007c20 <vPortExitCritical+0x44>
 8007c14:	2300      	movs	r3, #0
 8007c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f383 8811 	msr	BASEPRI, r3
}
 8007c1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bc80      	pop	{r7}
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	2000000c 	.word	0x2000000c

08007c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c30:	f3ef 8009 	mrs	r0, PSP
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	4b0d      	ldr	r3, [pc, #52]	@ (8007c70 <pxCurrentTCBConst>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c40:	6010      	str	r0, [r2, #0]
 8007c42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007c46:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007c4a:	f380 8811 	msr	BASEPRI, r0
 8007c4e:	f7fe fff1 	bl	8006c34 <vTaskSwitchContext>
 8007c52:	f04f 0000 	mov.w	r0, #0
 8007c56:	f380 8811 	msr	BASEPRI, r0
 8007c5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007c5e:	6819      	ldr	r1, [r3, #0]
 8007c60:	6808      	ldr	r0, [r1, #0]
 8007c62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c66:	f380 8809 	msr	PSP, r0
 8007c6a:	f3bf 8f6f 	isb	sy
 8007c6e:	4770      	bx	lr

08007c70 <pxCurrentTCBConst>:
 8007c70:	20000d70 	.word	0x20000d70
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c74:	bf00      	nop
 8007c76:	bf00      	nop

08007c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	607b      	str	r3, [r7, #4]
}
 8007c90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007c92:	f7fe ff15 	bl	8006ac0 <xTaskIncrementTick>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d003      	beq.n	8007ca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c9c:	4b06      	ldr	r3, [pc, #24]	@ (8007cb8 <xPortSysTickHandler+0x40>)
 8007c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ca2:	601a      	str	r2, [r3, #0]
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	f383 8811 	msr	BASEPRI, r3
}
 8007cae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007cb0:	bf00      	nop
 8007cb2:	3708      	adds	r7, #8
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	e000ed04 	.word	0xe000ed04

08007cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8007cec <vPortSetupTimerInterrupt+0x30>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8007cf0 <vPortSetupTimerInterrupt+0x34>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007ccc:	4b09      	ldr	r3, [pc, #36]	@ (8007cf4 <vPortSetupTimerInterrupt+0x38>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a09      	ldr	r2, [pc, #36]	@ (8007cf8 <vPortSetupTimerInterrupt+0x3c>)
 8007cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd6:	099b      	lsrs	r3, r3, #6
 8007cd8:	4a08      	ldr	r2, [pc, #32]	@ (8007cfc <vPortSetupTimerInterrupt+0x40>)
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007cde:	4b03      	ldr	r3, [pc, #12]	@ (8007cec <vPortSetupTimerInterrupt+0x30>)
 8007ce0:	2207      	movs	r2, #7
 8007ce2:	601a      	str	r2, [r3, #0]
}
 8007ce4:	bf00      	nop
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bc80      	pop	{r7}
 8007cea:	4770      	bx	lr
 8007cec:	e000e010 	.word	0xe000e010
 8007cf0:	e000e018 	.word	0xe000e018
 8007cf4:	20000000 	.word	0x20000000
 8007cf8:	10624dd3 	.word	0x10624dd3
 8007cfc:	e000e014 	.word	0xe000e014

08007d00 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d00:	b480      	push	{r7}
 8007d02:	b085      	sub	sp, #20
 8007d04:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d06:	f3ef 8305 	mrs	r3, IPSR
 8007d0a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2b0f      	cmp	r3, #15
 8007d10:	d915      	bls.n	8007d3e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d12:	4a17      	ldr	r2, [pc, #92]	@ (8007d70 <vPortValidateInterruptPriority+0x70>)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	4413      	add	r3, r2
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d1c:	4b15      	ldr	r3, [pc, #84]	@ (8007d74 <vPortValidateInterruptPriority+0x74>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	7afa      	ldrb	r2, [r7, #11]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d20b      	bcs.n	8007d3e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	607b      	str	r3, [r7, #4]
}
 8007d38:	bf00      	nop
 8007d3a:	bf00      	nop
 8007d3c:	e7fd      	b.n	8007d3a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8007d78 <vPortValidateInterruptPriority+0x78>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007d46:	4b0d      	ldr	r3, [pc, #52]	@ (8007d7c <vPortValidateInterruptPriority+0x7c>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d90b      	bls.n	8007d66 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d52:	f383 8811 	msr	BASEPRI, r3
 8007d56:	f3bf 8f6f 	isb	sy
 8007d5a:	f3bf 8f4f 	dsb	sy
 8007d5e:	603b      	str	r3, [r7, #0]
}
 8007d60:	bf00      	nop
 8007d62:	bf00      	nop
 8007d64:	e7fd      	b.n	8007d62 <vPortValidateInterruptPriority+0x62>
	}
 8007d66:	bf00      	nop
 8007d68:	3714      	adds	r7, #20
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bc80      	pop	{r7}
 8007d6e:	4770      	bx	lr
 8007d70:	e000e3f0 	.word	0xe000e3f0
 8007d74:	2000139c 	.word	0x2000139c
 8007d78:	e000ed0c 	.word	0xe000ed0c
 8007d7c:	200013a0 	.word	0x200013a0

08007d80 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b08a      	sub	sp, #40	@ 0x28
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d8c:	f7fe fdde 	bl	800694c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d90:	4b5c      	ldr	r3, [pc, #368]	@ (8007f04 <pvPortMalloc+0x184>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007d98:	f000 f924 	bl	8007fe4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007d9c:	4b5a      	ldr	r3, [pc, #360]	@ (8007f08 <pvPortMalloc+0x188>)
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4013      	ands	r3, r2
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f040 8095 	bne.w	8007ed4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d01e      	beq.n	8007dee <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007db0:	2208      	movs	r2, #8
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4413      	add	r3, r2
 8007db6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f003 0307 	and.w	r3, r3, #7
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d015      	beq.n	8007dee <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f023 0307 	bic.w	r3, r3, #7
 8007dc8:	3308      	adds	r3, #8
 8007dca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f003 0307 	and.w	r3, r3, #7
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d00b      	beq.n	8007dee <pvPortMalloc+0x6e>
	__asm volatile
 8007dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dda:	f383 8811 	msr	BASEPRI, r3
 8007dde:	f3bf 8f6f 	isb	sy
 8007de2:	f3bf 8f4f 	dsb	sy
 8007de6:	617b      	str	r3, [r7, #20]
}
 8007de8:	bf00      	nop
 8007dea:	bf00      	nop
 8007dec:	e7fd      	b.n	8007dea <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d06f      	beq.n	8007ed4 <pvPortMalloc+0x154>
 8007df4:	4b45      	ldr	r3, [pc, #276]	@ (8007f0c <pvPortMalloc+0x18c>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d86a      	bhi.n	8007ed4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007dfe:	4b44      	ldr	r3, [pc, #272]	@ (8007f10 <pvPortMalloc+0x190>)
 8007e00:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e02:	4b43      	ldr	r3, [pc, #268]	@ (8007f10 <pvPortMalloc+0x190>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e08:	e004      	b.n	8007e14 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d903      	bls.n	8007e26 <pvPortMalloc+0xa6>
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1f1      	bne.n	8007e0a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e26:	4b37      	ldr	r3, [pc, #220]	@ (8007f04 <pvPortMalloc+0x184>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d051      	beq.n	8007ed4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e30:	6a3b      	ldr	r3, [r7, #32]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2208      	movs	r2, #8
 8007e36:	4413      	add	r3, r2
 8007e38:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e44:	685a      	ldr	r2, [r3, #4]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	1ad2      	subs	r2, r2, r3
 8007e4a:	2308      	movs	r3, #8
 8007e4c:	005b      	lsls	r3, r3, #1
 8007e4e:	429a      	cmp	r2, r3
 8007e50:	d920      	bls.n	8007e94 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4413      	add	r3, r2
 8007e58:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	f003 0307 	and.w	r3, r3, #7
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00b      	beq.n	8007e7c <pvPortMalloc+0xfc>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	613b      	str	r3, [r7, #16]
}
 8007e76:	bf00      	nop
 8007e78:	bf00      	nop
 8007e7a:	e7fd      	b.n	8007e78 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	1ad2      	subs	r2, r2, r3
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e8e:	69b8      	ldr	r0, [r7, #24]
 8007e90:	f000 f90a 	bl	80080a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e94:	4b1d      	ldr	r3, [pc, #116]	@ (8007f0c <pvPortMalloc+0x18c>)
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8007f0c <pvPortMalloc+0x18c>)
 8007ea0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8007f0c <pvPortMalloc+0x18c>)
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8007f14 <pvPortMalloc+0x194>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d203      	bcs.n	8007eb6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007eae:	4b17      	ldr	r3, [pc, #92]	@ (8007f0c <pvPortMalloc+0x18c>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a18      	ldr	r2, [pc, #96]	@ (8007f14 <pvPortMalloc+0x194>)
 8007eb4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	4b13      	ldr	r3, [pc, #76]	@ (8007f08 <pvPortMalloc+0x188>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007eca:	4b13      	ldr	r3, [pc, #76]	@ (8007f18 <pvPortMalloc+0x198>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	4a11      	ldr	r2, [pc, #68]	@ (8007f18 <pvPortMalloc+0x198>)
 8007ed2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007ed4:	f7fe fd48 	bl	8006968 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	f003 0307 	and.w	r3, r3, #7
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00b      	beq.n	8007efa <pvPortMalloc+0x17a>
	__asm volatile
 8007ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee6:	f383 8811 	msr	BASEPRI, r3
 8007eea:	f3bf 8f6f 	isb	sy
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	60fb      	str	r3, [r7, #12]
}
 8007ef4:	bf00      	nop
 8007ef6:	bf00      	nop
 8007ef8:	e7fd      	b.n	8007ef6 <pvPortMalloc+0x176>
	return pvReturn;
 8007efa:	69fb      	ldr	r3, [r7, #28]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3728      	adds	r7, #40	@ 0x28
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	20001fac 	.word	0x20001fac
 8007f08:	20001fc0 	.word	0x20001fc0
 8007f0c:	20001fb0 	.word	0x20001fb0
 8007f10:	20001fa4 	.word	0x20001fa4
 8007f14:	20001fb4 	.word	0x20001fb4
 8007f18:	20001fb8 	.word	0x20001fb8

08007f1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d04f      	beq.n	8007fce <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f2e:	2308      	movs	r3, #8
 8007f30:	425b      	negs	r3, r3
 8007f32:	697a      	ldr	r2, [r7, #20]
 8007f34:	4413      	add	r3, r2
 8007f36:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	685a      	ldr	r2, [r3, #4]
 8007f40:	4b25      	ldr	r3, [pc, #148]	@ (8007fd8 <vPortFree+0xbc>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4013      	ands	r3, r2
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10b      	bne.n	8007f62 <vPortFree+0x46>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	60fb      	str	r3, [r7, #12]
}
 8007f5c:	bf00      	nop
 8007f5e:	bf00      	nop
 8007f60:	e7fd      	b.n	8007f5e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00b      	beq.n	8007f82 <vPortFree+0x66>
	__asm volatile
 8007f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6e:	f383 8811 	msr	BASEPRI, r3
 8007f72:	f3bf 8f6f 	isb	sy
 8007f76:	f3bf 8f4f 	dsb	sy
 8007f7a:	60bb      	str	r3, [r7, #8]
}
 8007f7c:	bf00      	nop
 8007f7e:	bf00      	nop
 8007f80:	e7fd      	b.n	8007f7e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	685a      	ldr	r2, [r3, #4]
 8007f86:	4b14      	ldr	r3, [pc, #80]	@ (8007fd8 <vPortFree+0xbc>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d01e      	beq.n	8007fce <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d11a      	bne.n	8007fce <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8007fd8 <vPortFree+0xbc>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	43db      	mvns	r3, r3
 8007fa2:	401a      	ands	r2, r3
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007fa8:	f7fe fcd0 	bl	800694c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <vPortFree+0xc0>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	4a09      	ldr	r2, [pc, #36]	@ (8007fdc <vPortFree+0xc0>)
 8007fb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fba:	6938      	ldr	r0, [r7, #16]
 8007fbc:	f000 f874 	bl	80080a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007fc0:	4b07      	ldr	r3, [pc, #28]	@ (8007fe0 <vPortFree+0xc4>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	4a06      	ldr	r2, [pc, #24]	@ (8007fe0 <vPortFree+0xc4>)
 8007fc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007fca:	f7fe fccd 	bl	8006968 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007fce:	bf00      	nop
 8007fd0:	3718      	adds	r7, #24
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20001fc0 	.word	0x20001fc0
 8007fdc:	20001fb0 	.word	0x20001fb0
 8007fe0:	20001fbc 	.word	0x20001fbc

08007fe4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007fea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007fee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ff0:	4b27      	ldr	r3, [pc, #156]	@ (8008090 <prvHeapInit+0xac>)
 8007ff2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f003 0307 	and.w	r3, r3, #7
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00c      	beq.n	8008018 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	3307      	adds	r3, #7
 8008002:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f023 0307 	bic.w	r3, r3, #7
 800800a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	4a1f      	ldr	r2, [pc, #124]	@ (8008090 <prvHeapInit+0xac>)
 8008014:	4413      	add	r3, r2
 8008016:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800801c:	4a1d      	ldr	r2, [pc, #116]	@ (8008094 <prvHeapInit+0xb0>)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008022:	4b1c      	ldr	r3, [pc, #112]	@ (8008094 <prvHeapInit+0xb0>)
 8008024:	2200      	movs	r2, #0
 8008026:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	68ba      	ldr	r2, [r7, #8]
 800802c:	4413      	add	r3, r2
 800802e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008030:	2208      	movs	r2, #8
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	1a9b      	subs	r3, r3, r2
 8008036:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f023 0307 	bic.w	r3, r3, #7
 800803e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4a15      	ldr	r2, [pc, #84]	@ (8008098 <prvHeapInit+0xb4>)
 8008044:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008046:	4b14      	ldr	r3, [pc, #80]	@ (8008098 <prvHeapInit+0xb4>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2200      	movs	r2, #0
 800804c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800804e:	4b12      	ldr	r3, [pc, #72]	@ (8008098 <prvHeapInit+0xb4>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2200      	movs	r2, #0
 8008054:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	1ad2      	subs	r2, r2, r3
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008064:	4b0c      	ldr	r3, [pc, #48]	@ (8008098 <prvHeapInit+0xb4>)
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	4a0a      	ldr	r2, [pc, #40]	@ (800809c <prvHeapInit+0xb8>)
 8008072:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	4a09      	ldr	r2, [pc, #36]	@ (80080a0 <prvHeapInit+0xbc>)
 800807a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800807c:	4b09      	ldr	r3, [pc, #36]	@ (80080a4 <prvHeapInit+0xc0>)
 800807e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008082:	601a      	str	r2, [r3, #0]
}
 8008084:	bf00      	nop
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	bc80      	pop	{r7}
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	200013a4 	.word	0x200013a4
 8008094:	20001fa4 	.word	0x20001fa4
 8008098:	20001fac 	.word	0x20001fac
 800809c:	20001fb4 	.word	0x20001fb4
 80080a0:	20001fb0 	.word	0x20001fb0
 80080a4:	20001fc0 	.word	0x20001fc0

080080a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080a8:	b480      	push	{r7}
 80080aa:	b085      	sub	sp, #20
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080b0:	4b27      	ldr	r3, [pc, #156]	@ (8008150 <prvInsertBlockIntoFreeList+0xa8>)
 80080b2:	60fb      	str	r3, [r7, #12]
 80080b4:	e002      	b.n	80080bc <prvInsertBlockIntoFreeList+0x14>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d8f7      	bhi.n	80080b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	4413      	add	r3, r2
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d108      	bne.n	80080ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	685a      	ldr	r2, [r3, #4]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	441a      	add	r2, r3
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	441a      	add	r2, r3
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d118      	bne.n	8008130 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	4b14      	ldr	r3, [pc, #80]	@ (8008154 <prvInsertBlockIntoFreeList+0xac>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	429a      	cmp	r2, r3
 8008108:	d00d      	beq.n	8008126 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	685a      	ldr	r2, [r3, #4]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	441a      	add	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	e008      	b.n	8008138 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008126:	4b0b      	ldr	r3, [pc, #44]	@ (8008154 <prvInsertBlockIntoFreeList+0xac>)
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	601a      	str	r2, [r3, #0]
 800812e:	e003      	b.n	8008138 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008138:	68fa      	ldr	r2, [r7, #12]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	429a      	cmp	r2, r3
 800813e:	d002      	beq.n	8008146 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008146:	bf00      	nop
 8008148:	3714      	adds	r7, #20
 800814a:	46bd      	mov	sp, r7
 800814c:	bc80      	pop	{r7}
 800814e:	4770      	bx	lr
 8008150:	20001fa4 	.word	0x20001fa4
 8008154:	20001fac 	.word	0x20001fac

08008158 <_scanf_float>:
 8008158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815c:	b087      	sub	sp, #28
 800815e:	9303      	str	r3, [sp, #12]
 8008160:	688b      	ldr	r3, [r1, #8]
 8008162:	4691      	mov	r9, r2
 8008164:	1e5a      	subs	r2, r3, #1
 8008166:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800816a:	bf82      	ittt	hi
 800816c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008170:	eb03 0b05 	addhi.w	fp, r3, r5
 8008174:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008178:	460a      	mov	r2, r1
 800817a:	f04f 0500 	mov.w	r5, #0
 800817e:	bf88      	it	hi
 8008180:	608b      	strhi	r3, [r1, #8]
 8008182:	680b      	ldr	r3, [r1, #0]
 8008184:	4680      	mov	r8, r0
 8008186:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800818a:	f842 3b1c 	str.w	r3, [r2], #28
 800818e:	460c      	mov	r4, r1
 8008190:	bf98      	it	ls
 8008192:	f04f 0b00 	movls.w	fp, #0
 8008196:	4616      	mov	r6, r2
 8008198:	46aa      	mov	sl, r5
 800819a:	462f      	mov	r7, r5
 800819c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80081a0:	9201      	str	r2, [sp, #4]
 80081a2:	9502      	str	r5, [sp, #8]
 80081a4:	68a2      	ldr	r2, [r4, #8]
 80081a6:	b15a      	cbz	r2, 80081c0 <_scanf_float+0x68>
 80081a8:	f8d9 3000 	ldr.w	r3, [r9]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	2b4e      	cmp	r3, #78	@ 0x4e
 80081b0:	d862      	bhi.n	8008278 <_scanf_float+0x120>
 80081b2:	2b40      	cmp	r3, #64	@ 0x40
 80081b4:	d83a      	bhi.n	800822c <_scanf_float+0xd4>
 80081b6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80081ba:	b2c8      	uxtb	r0, r1
 80081bc:	280e      	cmp	r0, #14
 80081be:	d938      	bls.n	8008232 <_scanf_float+0xda>
 80081c0:	b11f      	cbz	r7, 80081ca <_scanf_float+0x72>
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081ce:	f1ba 0f01 	cmp.w	sl, #1
 80081d2:	f200 8114 	bhi.w	80083fe <_scanf_float+0x2a6>
 80081d6:	9b01      	ldr	r3, [sp, #4]
 80081d8:	429e      	cmp	r6, r3
 80081da:	f200 8105 	bhi.w	80083e8 <_scanf_float+0x290>
 80081de:	2001      	movs	r0, #1
 80081e0:	b007      	add	sp, #28
 80081e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80081ea:	2a0d      	cmp	r2, #13
 80081ec:	d8e8      	bhi.n	80081c0 <_scanf_float+0x68>
 80081ee:	a101      	add	r1, pc, #4	@ (adr r1, 80081f4 <_scanf_float+0x9c>)
 80081f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80081f4:	0800833d 	.word	0x0800833d
 80081f8:	080081c1 	.word	0x080081c1
 80081fc:	080081c1 	.word	0x080081c1
 8008200:	080081c1 	.word	0x080081c1
 8008204:	08008399 	.word	0x08008399
 8008208:	08008373 	.word	0x08008373
 800820c:	080081c1 	.word	0x080081c1
 8008210:	080081c1 	.word	0x080081c1
 8008214:	0800834b 	.word	0x0800834b
 8008218:	080081c1 	.word	0x080081c1
 800821c:	080081c1 	.word	0x080081c1
 8008220:	080081c1 	.word	0x080081c1
 8008224:	080081c1 	.word	0x080081c1
 8008228:	08008307 	.word	0x08008307
 800822c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008230:	e7db      	b.n	80081ea <_scanf_float+0x92>
 8008232:	290e      	cmp	r1, #14
 8008234:	d8c4      	bhi.n	80081c0 <_scanf_float+0x68>
 8008236:	a001      	add	r0, pc, #4	@ (adr r0, 800823c <_scanf_float+0xe4>)
 8008238:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800823c:	080082f7 	.word	0x080082f7
 8008240:	080081c1 	.word	0x080081c1
 8008244:	080082f7 	.word	0x080082f7
 8008248:	08008387 	.word	0x08008387
 800824c:	080081c1 	.word	0x080081c1
 8008250:	08008299 	.word	0x08008299
 8008254:	080082dd 	.word	0x080082dd
 8008258:	080082dd 	.word	0x080082dd
 800825c:	080082dd 	.word	0x080082dd
 8008260:	080082dd 	.word	0x080082dd
 8008264:	080082dd 	.word	0x080082dd
 8008268:	080082dd 	.word	0x080082dd
 800826c:	080082dd 	.word	0x080082dd
 8008270:	080082dd 	.word	0x080082dd
 8008274:	080082dd 	.word	0x080082dd
 8008278:	2b6e      	cmp	r3, #110	@ 0x6e
 800827a:	d809      	bhi.n	8008290 <_scanf_float+0x138>
 800827c:	2b60      	cmp	r3, #96	@ 0x60
 800827e:	d8b2      	bhi.n	80081e6 <_scanf_float+0x8e>
 8008280:	2b54      	cmp	r3, #84	@ 0x54
 8008282:	d07b      	beq.n	800837c <_scanf_float+0x224>
 8008284:	2b59      	cmp	r3, #89	@ 0x59
 8008286:	d19b      	bne.n	80081c0 <_scanf_float+0x68>
 8008288:	2d07      	cmp	r5, #7
 800828a:	d199      	bne.n	80081c0 <_scanf_float+0x68>
 800828c:	2508      	movs	r5, #8
 800828e:	e02f      	b.n	80082f0 <_scanf_float+0x198>
 8008290:	2b74      	cmp	r3, #116	@ 0x74
 8008292:	d073      	beq.n	800837c <_scanf_float+0x224>
 8008294:	2b79      	cmp	r3, #121	@ 0x79
 8008296:	e7f6      	b.n	8008286 <_scanf_float+0x12e>
 8008298:	6821      	ldr	r1, [r4, #0]
 800829a:	05c8      	lsls	r0, r1, #23
 800829c:	d51e      	bpl.n	80082dc <_scanf_float+0x184>
 800829e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80082a2:	6021      	str	r1, [r4, #0]
 80082a4:	3701      	adds	r7, #1
 80082a6:	f1bb 0f00 	cmp.w	fp, #0
 80082aa:	d003      	beq.n	80082b4 <_scanf_float+0x15c>
 80082ac:	3201      	adds	r2, #1
 80082ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80082b2:	60a2      	str	r2, [r4, #8]
 80082b4:	68a3      	ldr	r3, [r4, #8]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	60a3      	str	r3, [r4, #8]
 80082ba:	6923      	ldr	r3, [r4, #16]
 80082bc:	3301      	adds	r3, #1
 80082be:	6123      	str	r3, [r4, #16]
 80082c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80082c4:	3b01      	subs	r3, #1
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f8c9 3004 	str.w	r3, [r9, #4]
 80082cc:	f340 8083 	ble.w	80083d6 <_scanf_float+0x27e>
 80082d0:	f8d9 3000 	ldr.w	r3, [r9]
 80082d4:	3301      	adds	r3, #1
 80082d6:	f8c9 3000 	str.w	r3, [r9]
 80082da:	e763      	b.n	80081a4 <_scanf_float+0x4c>
 80082dc:	eb1a 0105 	adds.w	r1, sl, r5
 80082e0:	f47f af6e 	bne.w	80081c0 <_scanf_float+0x68>
 80082e4:	460d      	mov	r5, r1
 80082e6:	468a      	mov	sl, r1
 80082e8:	6822      	ldr	r2, [r4, #0]
 80082ea:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80082ee:	6022      	str	r2, [r4, #0]
 80082f0:	f806 3b01 	strb.w	r3, [r6], #1
 80082f4:	e7de      	b.n	80082b4 <_scanf_float+0x15c>
 80082f6:	6822      	ldr	r2, [r4, #0]
 80082f8:	0610      	lsls	r0, r2, #24
 80082fa:	f57f af61 	bpl.w	80081c0 <_scanf_float+0x68>
 80082fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008302:	6022      	str	r2, [r4, #0]
 8008304:	e7f4      	b.n	80082f0 <_scanf_float+0x198>
 8008306:	f1ba 0f00 	cmp.w	sl, #0
 800830a:	d10c      	bne.n	8008326 <_scanf_float+0x1ce>
 800830c:	b977      	cbnz	r7, 800832c <_scanf_float+0x1d4>
 800830e:	6822      	ldr	r2, [r4, #0]
 8008310:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008314:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008318:	d108      	bne.n	800832c <_scanf_float+0x1d4>
 800831a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800831e:	f04f 0a01 	mov.w	sl, #1
 8008322:	6022      	str	r2, [r4, #0]
 8008324:	e7e4      	b.n	80082f0 <_scanf_float+0x198>
 8008326:	f1ba 0f02 	cmp.w	sl, #2
 800832a:	d051      	beq.n	80083d0 <_scanf_float+0x278>
 800832c:	2d01      	cmp	r5, #1
 800832e:	d002      	beq.n	8008336 <_scanf_float+0x1de>
 8008330:	2d04      	cmp	r5, #4
 8008332:	f47f af45 	bne.w	80081c0 <_scanf_float+0x68>
 8008336:	3501      	adds	r5, #1
 8008338:	b2ed      	uxtb	r5, r5
 800833a:	e7d9      	b.n	80082f0 <_scanf_float+0x198>
 800833c:	f1ba 0f01 	cmp.w	sl, #1
 8008340:	f47f af3e 	bne.w	80081c0 <_scanf_float+0x68>
 8008344:	f04f 0a02 	mov.w	sl, #2
 8008348:	e7d2      	b.n	80082f0 <_scanf_float+0x198>
 800834a:	b975      	cbnz	r5, 800836a <_scanf_float+0x212>
 800834c:	2f00      	cmp	r7, #0
 800834e:	f47f af38 	bne.w	80081c2 <_scanf_float+0x6a>
 8008352:	6822      	ldr	r2, [r4, #0]
 8008354:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008358:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800835c:	f040 80ff 	bne.w	800855e <_scanf_float+0x406>
 8008360:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008364:	2501      	movs	r5, #1
 8008366:	6022      	str	r2, [r4, #0]
 8008368:	e7c2      	b.n	80082f0 <_scanf_float+0x198>
 800836a:	2d03      	cmp	r5, #3
 800836c:	d0e3      	beq.n	8008336 <_scanf_float+0x1de>
 800836e:	2d05      	cmp	r5, #5
 8008370:	e7df      	b.n	8008332 <_scanf_float+0x1da>
 8008372:	2d02      	cmp	r5, #2
 8008374:	f47f af24 	bne.w	80081c0 <_scanf_float+0x68>
 8008378:	2503      	movs	r5, #3
 800837a:	e7b9      	b.n	80082f0 <_scanf_float+0x198>
 800837c:	2d06      	cmp	r5, #6
 800837e:	f47f af1f 	bne.w	80081c0 <_scanf_float+0x68>
 8008382:	2507      	movs	r5, #7
 8008384:	e7b4      	b.n	80082f0 <_scanf_float+0x198>
 8008386:	6822      	ldr	r2, [r4, #0]
 8008388:	0591      	lsls	r1, r2, #22
 800838a:	f57f af19 	bpl.w	80081c0 <_scanf_float+0x68>
 800838e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008392:	6022      	str	r2, [r4, #0]
 8008394:	9702      	str	r7, [sp, #8]
 8008396:	e7ab      	b.n	80082f0 <_scanf_float+0x198>
 8008398:	6822      	ldr	r2, [r4, #0]
 800839a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800839e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80083a2:	d005      	beq.n	80083b0 <_scanf_float+0x258>
 80083a4:	0550      	lsls	r0, r2, #21
 80083a6:	f57f af0b 	bpl.w	80081c0 <_scanf_float+0x68>
 80083aa:	2f00      	cmp	r7, #0
 80083ac:	f000 80d7 	beq.w	800855e <_scanf_float+0x406>
 80083b0:	0591      	lsls	r1, r2, #22
 80083b2:	bf58      	it	pl
 80083b4:	9902      	ldrpl	r1, [sp, #8]
 80083b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80083ba:	bf58      	it	pl
 80083bc:	1a79      	subpl	r1, r7, r1
 80083be:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80083c2:	f04f 0700 	mov.w	r7, #0
 80083c6:	bf58      	it	pl
 80083c8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80083cc:	6022      	str	r2, [r4, #0]
 80083ce:	e78f      	b.n	80082f0 <_scanf_float+0x198>
 80083d0:	f04f 0a03 	mov.w	sl, #3
 80083d4:	e78c      	b.n	80082f0 <_scanf_float+0x198>
 80083d6:	4649      	mov	r1, r9
 80083d8:	4640      	mov	r0, r8
 80083da:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80083de:	4798      	blx	r3
 80083e0:	2800      	cmp	r0, #0
 80083e2:	f43f aedf 	beq.w	80081a4 <_scanf_float+0x4c>
 80083e6:	e6eb      	b.n	80081c0 <_scanf_float+0x68>
 80083e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80083ec:	464a      	mov	r2, r9
 80083ee:	4640      	mov	r0, r8
 80083f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80083f4:	4798      	blx	r3
 80083f6:	6923      	ldr	r3, [r4, #16]
 80083f8:	3b01      	subs	r3, #1
 80083fa:	6123      	str	r3, [r4, #16]
 80083fc:	e6eb      	b.n	80081d6 <_scanf_float+0x7e>
 80083fe:	1e6b      	subs	r3, r5, #1
 8008400:	2b06      	cmp	r3, #6
 8008402:	d824      	bhi.n	800844e <_scanf_float+0x2f6>
 8008404:	2d02      	cmp	r5, #2
 8008406:	d836      	bhi.n	8008476 <_scanf_float+0x31e>
 8008408:	9b01      	ldr	r3, [sp, #4]
 800840a:	429e      	cmp	r6, r3
 800840c:	f67f aee7 	bls.w	80081de <_scanf_float+0x86>
 8008410:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008414:	464a      	mov	r2, r9
 8008416:	4640      	mov	r0, r8
 8008418:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800841c:	4798      	blx	r3
 800841e:	6923      	ldr	r3, [r4, #16]
 8008420:	3b01      	subs	r3, #1
 8008422:	6123      	str	r3, [r4, #16]
 8008424:	e7f0      	b.n	8008408 <_scanf_float+0x2b0>
 8008426:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800842a:	464a      	mov	r2, r9
 800842c:	4640      	mov	r0, r8
 800842e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008432:	4798      	blx	r3
 8008434:	6923      	ldr	r3, [r4, #16]
 8008436:	3b01      	subs	r3, #1
 8008438:	6123      	str	r3, [r4, #16]
 800843a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800843e:	fa5f fa8a 	uxtb.w	sl, sl
 8008442:	f1ba 0f02 	cmp.w	sl, #2
 8008446:	d1ee      	bne.n	8008426 <_scanf_float+0x2ce>
 8008448:	3d03      	subs	r5, #3
 800844a:	b2ed      	uxtb	r5, r5
 800844c:	1b76      	subs	r6, r6, r5
 800844e:	6823      	ldr	r3, [r4, #0]
 8008450:	05da      	lsls	r2, r3, #23
 8008452:	d530      	bpl.n	80084b6 <_scanf_float+0x35e>
 8008454:	055b      	lsls	r3, r3, #21
 8008456:	d511      	bpl.n	800847c <_scanf_float+0x324>
 8008458:	9b01      	ldr	r3, [sp, #4]
 800845a:	429e      	cmp	r6, r3
 800845c:	f67f aebf 	bls.w	80081de <_scanf_float+0x86>
 8008460:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008464:	464a      	mov	r2, r9
 8008466:	4640      	mov	r0, r8
 8008468:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800846c:	4798      	blx	r3
 800846e:	6923      	ldr	r3, [r4, #16]
 8008470:	3b01      	subs	r3, #1
 8008472:	6123      	str	r3, [r4, #16]
 8008474:	e7f0      	b.n	8008458 <_scanf_float+0x300>
 8008476:	46aa      	mov	sl, r5
 8008478:	46b3      	mov	fp, r6
 800847a:	e7de      	b.n	800843a <_scanf_float+0x2e2>
 800847c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008480:	6923      	ldr	r3, [r4, #16]
 8008482:	2965      	cmp	r1, #101	@ 0x65
 8008484:	f103 33ff 	add.w	r3, r3, #4294967295
 8008488:	f106 35ff 	add.w	r5, r6, #4294967295
 800848c:	6123      	str	r3, [r4, #16]
 800848e:	d00c      	beq.n	80084aa <_scanf_float+0x352>
 8008490:	2945      	cmp	r1, #69	@ 0x45
 8008492:	d00a      	beq.n	80084aa <_scanf_float+0x352>
 8008494:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008498:	464a      	mov	r2, r9
 800849a:	4640      	mov	r0, r8
 800849c:	4798      	blx	r3
 800849e:	6923      	ldr	r3, [r4, #16]
 80084a0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80084a4:	3b01      	subs	r3, #1
 80084a6:	1eb5      	subs	r5, r6, #2
 80084a8:	6123      	str	r3, [r4, #16]
 80084aa:	464a      	mov	r2, r9
 80084ac:	4640      	mov	r0, r8
 80084ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80084b2:	4798      	blx	r3
 80084b4:	462e      	mov	r6, r5
 80084b6:	6822      	ldr	r2, [r4, #0]
 80084b8:	f012 0210 	ands.w	r2, r2, #16
 80084bc:	d001      	beq.n	80084c2 <_scanf_float+0x36a>
 80084be:	2000      	movs	r0, #0
 80084c0:	e68e      	b.n	80081e0 <_scanf_float+0x88>
 80084c2:	7032      	strb	r2, [r6, #0]
 80084c4:	6823      	ldr	r3, [r4, #0]
 80084c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80084ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084ce:	d125      	bne.n	800851c <_scanf_float+0x3c4>
 80084d0:	9b02      	ldr	r3, [sp, #8]
 80084d2:	429f      	cmp	r7, r3
 80084d4:	d00a      	beq.n	80084ec <_scanf_float+0x394>
 80084d6:	1bda      	subs	r2, r3, r7
 80084d8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80084dc:	429e      	cmp	r6, r3
 80084de:	bf28      	it	cs
 80084e0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80084e4:	4630      	mov	r0, r6
 80084e6:	491f      	ldr	r1, [pc, #124]	@ (8008564 <_scanf_float+0x40c>)
 80084e8:	f000 f902 	bl	80086f0 <siprintf>
 80084ec:	2200      	movs	r2, #0
 80084ee:	4640      	mov	r0, r8
 80084f0:	9901      	ldr	r1, [sp, #4]
 80084f2:	f001 fa39 	bl	8009968 <_strtod_r>
 80084f6:	9b03      	ldr	r3, [sp, #12]
 80084f8:	6825      	ldr	r5, [r4, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f015 0f02 	tst.w	r5, #2
 8008500:	4606      	mov	r6, r0
 8008502:	460f      	mov	r7, r1
 8008504:	f103 0204 	add.w	r2, r3, #4
 8008508:	d015      	beq.n	8008536 <_scanf_float+0x3de>
 800850a:	9903      	ldr	r1, [sp, #12]
 800850c:	600a      	str	r2, [r1, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	e9c3 6700 	strd	r6, r7, [r3]
 8008514:	68e3      	ldr	r3, [r4, #12]
 8008516:	3301      	adds	r3, #1
 8008518:	60e3      	str	r3, [r4, #12]
 800851a:	e7d0      	b.n	80084be <_scanf_float+0x366>
 800851c:	9b04      	ldr	r3, [sp, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d0e4      	beq.n	80084ec <_scanf_float+0x394>
 8008522:	9905      	ldr	r1, [sp, #20]
 8008524:	230a      	movs	r3, #10
 8008526:	4640      	mov	r0, r8
 8008528:	3101      	adds	r1, #1
 800852a:	f001 fa9d 	bl	8009a68 <_strtol_r>
 800852e:	9b04      	ldr	r3, [sp, #16]
 8008530:	9e05      	ldr	r6, [sp, #20]
 8008532:	1ac2      	subs	r2, r0, r3
 8008534:	e7d0      	b.n	80084d8 <_scanf_float+0x380>
 8008536:	076d      	lsls	r5, r5, #29
 8008538:	d4e7      	bmi.n	800850a <_scanf_float+0x3b2>
 800853a:	9d03      	ldr	r5, [sp, #12]
 800853c:	602a      	str	r2, [r5, #0]
 800853e:	681d      	ldr	r5, [r3, #0]
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	f7f8 fa6c 	bl	8000a20 <__aeabi_dcmpun>
 8008548:	b120      	cbz	r0, 8008554 <_scanf_float+0x3fc>
 800854a:	4807      	ldr	r0, [pc, #28]	@ (8008568 <_scanf_float+0x410>)
 800854c:	f000 faf0 	bl	8008b30 <nanf>
 8008550:	6028      	str	r0, [r5, #0]
 8008552:	e7df      	b.n	8008514 <_scanf_float+0x3bc>
 8008554:	4630      	mov	r0, r6
 8008556:	4639      	mov	r1, r7
 8008558:	f7f8 fa98 	bl	8000a8c <__aeabi_d2f>
 800855c:	e7f8      	b.n	8008550 <_scanf_float+0x3f8>
 800855e:	2700      	movs	r7, #0
 8008560:	e633      	b.n	80081ca <_scanf_float+0x72>
 8008562:	bf00      	nop
 8008564:	0800ca9e 	.word	0x0800ca9e
 8008568:	0800cb4f 	.word	0x0800cb4f

0800856c <std>:
 800856c:	2300      	movs	r3, #0
 800856e:	b510      	push	{r4, lr}
 8008570:	4604      	mov	r4, r0
 8008572:	e9c0 3300 	strd	r3, r3, [r0]
 8008576:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800857a:	6083      	str	r3, [r0, #8]
 800857c:	8181      	strh	r1, [r0, #12]
 800857e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008580:	81c2      	strh	r2, [r0, #14]
 8008582:	6183      	str	r3, [r0, #24]
 8008584:	4619      	mov	r1, r3
 8008586:	2208      	movs	r2, #8
 8008588:	305c      	adds	r0, #92	@ 0x5c
 800858a:	f000 f944 	bl	8008816 <memset>
 800858e:	4b0d      	ldr	r3, [pc, #52]	@ (80085c4 <std+0x58>)
 8008590:	6224      	str	r4, [r4, #32]
 8008592:	6263      	str	r3, [r4, #36]	@ 0x24
 8008594:	4b0c      	ldr	r3, [pc, #48]	@ (80085c8 <std+0x5c>)
 8008596:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008598:	4b0c      	ldr	r3, [pc, #48]	@ (80085cc <std+0x60>)
 800859a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800859c:	4b0c      	ldr	r3, [pc, #48]	@ (80085d0 <std+0x64>)
 800859e:	6323      	str	r3, [r4, #48]	@ 0x30
 80085a0:	4b0c      	ldr	r3, [pc, #48]	@ (80085d4 <std+0x68>)
 80085a2:	429c      	cmp	r4, r3
 80085a4:	d006      	beq.n	80085b4 <std+0x48>
 80085a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085aa:	4294      	cmp	r4, r2
 80085ac:	d002      	beq.n	80085b4 <std+0x48>
 80085ae:	33d0      	adds	r3, #208	@ 0xd0
 80085b0:	429c      	cmp	r4, r3
 80085b2:	d105      	bne.n	80085c0 <std+0x54>
 80085b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085bc:	f000 baa6 	b.w	8008b0c <__retarget_lock_init_recursive>
 80085c0:	bd10      	pop	{r4, pc}
 80085c2:	bf00      	nop
 80085c4:	0800878d 	.word	0x0800878d
 80085c8:	080087b3 	.word	0x080087b3
 80085cc:	080087eb 	.word	0x080087eb
 80085d0:	0800880f 	.word	0x0800880f
 80085d4:	20001fc4 	.word	0x20001fc4

080085d8 <stdio_exit_handler>:
 80085d8:	4a02      	ldr	r2, [pc, #8]	@ (80085e4 <stdio_exit_handler+0xc>)
 80085da:	4903      	ldr	r1, [pc, #12]	@ (80085e8 <stdio_exit_handler+0x10>)
 80085dc:	4803      	ldr	r0, [pc, #12]	@ (80085ec <stdio_exit_handler+0x14>)
 80085de:	f000 b869 	b.w	80086b4 <_fwalk_sglue>
 80085e2:	bf00      	nop
 80085e4:	20000010 	.word	0x20000010
 80085e8:	0800a771 	.word	0x0800a771
 80085ec:	20000020 	.word	0x20000020

080085f0 <cleanup_stdio>:
 80085f0:	6841      	ldr	r1, [r0, #4]
 80085f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008624 <cleanup_stdio+0x34>)
 80085f4:	b510      	push	{r4, lr}
 80085f6:	4299      	cmp	r1, r3
 80085f8:	4604      	mov	r4, r0
 80085fa:	d001      	beq.n	8008600 <cleanup_stdio+0x10>
 80085fc:	f002 f8b8 	bl	800a770 <_fflush_r>
 8008600:	68a1      	ldr	r1, [r4, #8]
 8008602:	4b09      	ldr	r3, [pc, #36]	@ (8008628 <cleanup_stdio+0x38>)
 8008604:	4299      	cmp	r1, r3
 8008606:	d002      	beq.n	800860e <cleanup_stdio+0x1e>
 8008608:	4620      	mov	r0, r4
 800860a:	f002 f8b1 	bl	800a770 <_fflush_r>
 800860e:	68e1      	ldr	r1, [r4, #12]
 8008610:	4b06      	ldr	r3, [pc, #24]	@ (800862c <cleanup_stdio+0x3c>)
 8008612:	4299      	cmp	r1, r3
 8008614:	d004      	beq.n	8008620 <cleanup_stdio+0x30>
 8008616:	4620      	mov	r0, r4
 8008618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800861c:	f002 b8a8 	b.w	800a770 <_fflush_r>
 8008620:	bd10      	pop	{r4, pc}
 8008622:	bf00      	nop
 8008624:	20001fc4 	.word	0x20001fc4
 8008628:	2000202c 	.word	0x2000202c
 800862c:	20002094 	.word	0x20002094

08008630 <global_stdio_init.part.0>:
 8008630:	b510      	push	{r4, lr}
 8008632:	4b0b      	ldr	r3, [pc, #44]	@ (8008660 <global_stdio_init.part.0+0x30>)
 8008634:	4c0b      	ldr	r4, [pc, #44]	@ (8008664 <global_stdio_init.part.0+0x34>)
 8008636:	4a0c      	ldr	r2, [pc, #48]	@ (8008668 <global_stdio_init.part.0+0x38>)
 8008638:	4620      	mov	r0, r4
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	2104      	movs	r1, #4
 800863e:	2200      	movs	r2, #0
 8008640:	f7ff ff94 	bl	800856c <std>
 8008644:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008648:	2201      	movs	r2, #1
 800864a:	2109      	movs	r1, #9
 800864c:	f7ff ff8e 	bl	800856c <std>
 8008650:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008654:	2202      	movs	r2, #2
 8008656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800865a:	2112      	movs	r1, #18
 800865c:	f7ff bf86 	b.w	800856c <std>
 8008660:	200020fc 	.word	0x200020fc
 8008664:	20001fc4 	.word	0x20001fc4
 8008668:	080085d9 	.word	0x080085d9

0800866c <__sfp_lock_acquire>:
 800866c:	4801      	ldr	r0, [pc, #4]	@ (8008674 <__sfp_lock_acquire+0x8>)
 800866e:	f000 ba4e 	b.w	8008b0e <__retarget_lock_acquire_recursive>
 8008672:	bf00      	nop
 8008674:	20002105 	.word	0x20002105

08008678 <__sfp_lock_release>:
 8008678:	4801      	ldr	r0, [pc, #4]	@ (8008680 <__sfp_lock_release+0x8>)
 800867a:	f000 ba49 	b.w	8008b10 <__retarget_lock_release_recursive>
 800867e:	bf00      	nop
 8008680:	20002105 	.word	0x20002105

08008684 <__sinit>:
 8008684:	b510      	push	{r4, lr}
 8008686:	4604      	mov	r4, r0
 8008688:	f7ff fff0 	bl	800866c <__sfp_lock_acquire>
 800868c:	6a23      	ldr	r3, [r4, #32]
 800868e:	b11b      	cbz	r3, 8008698 <__sinit+0x14>
 8008690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008694:	f7ff bff0 	b.w	8008678 <__sfp_lock_release>
 8008698:	4b04      	ldr	r3, [pc, #16]	@ (80086ac <__sinit+0x28>)
 800869a:	6223      	str	r3, [r4, #32]
 800869c:	4b04      	ldr	r3, [pc, #16]	@ (80086b0 <__sinit+0x2c>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1f5      	bne.n	8008690 <__sinit+0xc>
 80086a4:	f7ff ffc4 	bl	8008630 <global_stdio_init.part.0>
 80086a8:	e7f2      	b.n	8008690 <__sinit+0xc>
 80086aa:	bf00      	nop
 80086ac:	080085f1 	.word	0x080085f1
 80086b0:	200020fc 	.word	0x200020fc

080086b4 <_fwalk_sglue>:
 80086b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086b8:	4607      	mov	r7, r0
 80086ba:	4688      	mov	r8, r1
 80086bc:	4614      	mov	r4, r2
 80086be:	2600      	movs	r6, #0
 80086c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086c4:	f1b9 0901 	subs.w	r9, r9, #1
 80086c8:	d505      	bpl.n	80086d6 <_fwalk_sglue+0x22>
 80086ca:	6824      	ldr	r4, [r4, #0]
 80086cc:	2c00      	cmp	r4, #0
 80086ce:	d1f7      	bne.n	80086c0 <_fwalk_sglue+0xc>
 80086d0:	4630      	mov	r0, r6
 80086d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086d6:	89ab      	ldrh	r3, [r5, #12]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d907      	bls.n	80086ec <_fwalk_sglue+0x38>
 80086dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086e0:	3301      	adds	r3, #1
 80086e2:	d003      	beq.n	80086ec <_fwalk_sglue+0x38>
 80086e4:	4629      	mov	r1, r5
 80086e6:	4638      	mov	r0, r7
 80086e8:	47c0      	blx	r8
 80086ea:	4306      	orrs	r6, r0
 80086ec:	3568      	adds	r5, #104	@ 0x68
 80086ee:	e7e9      	b.n	80086c4 <_fwalk_sglue+0x10>

080086f0 <siprintf>:
 80086f0:	b40e      	push	{r1, r2, r3}
 80086f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80086f6:	b510      	push	{r4, lr}
 80086f8:	2400      	movs	r4, #0
 80086fa:	b09d      	sub	sp, #116	@ 0x74
 80086fc:	ab1f      	add	r3, sp, #124	@ 0x7c
 80086fe:	9002      	str	r0, [sp, #8]
 8008700:	9006      	str	r0, [sp, #24]
 8008702:	9107      	str	r1, [sp, #28]
 8008704:	9104      	str	r1, [sp, #16]
 8008706:	4809      	ldr	r0, [pc, #36]	@ (800872c <siprintf+0x3c>)
 8008708:	4909      	ldr	r1, [pc, #36]	@ (8008730 <siprintf+0x40>)
 800870a:	f853 2b04 	ldr.w	r2, [r3], #4
 800870e:	9105      	str	r1, [sp, #20]
 8008710:	6800      	ldr	r0, [r0, #0]
 8008712:	a902      	add	r1, sp, #8
 8008714:	9301      	str	r3, [sp, #4]
 8008716:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008718:	f001 fa04 	bl	8009b24 <_svfiprintf_r>
 800871c:	9b02      	ldr	r3, [sp, #8]
 800871e:	701c      	strb	r4, [r3, #0]
 8008720:	b01d      	add	sp, #116	@ 0x74
 8008722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008726:	b003      	add	sp, #12
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop
 800872c:	2000001c 	.word	0x2000001c
 8008730:	ffff0208 	.word	0xffff0208

08008734 <siscanf>:
 8008734:	b40e      	push	{r1, r2, r3}
 8008736:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800873a:	b570      	push	{r4, r5, r6, lr}
 800873c:	2500      	movs	r5, #0
 800873e:	b09d      	sub	sp, #116	@ 0x74
 8008740:	ac21      	add	r4, sp, #132	@ 0x84
 8008742:	f854 6b04 	ldr.w	r6, [r4], #4
 8008746:	f8ad 2014 	strh.w	r2, [sp, #20]
 800874a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800874c:	9002      	str	r0, [sp, #8]
 800874e:	9006      	str	r0, [sp, #24]
 8008750:	f7f7 fd08 	bl	8000164 <strlen>
 8008754:	4b0b      	ldr	r3, [pc, #44]	@ (8008784 <siscanf+0x50>)
 8008756:	9003      	str	r0, [sp, #12]
 8008758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800875a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800875e:	9007      	str	r0, [sp, #28]
 8008760:	4809      	ldr	r0, [pc, #36]	@ (8008788 <siscanf+0x54>)
 8008762:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008766:	4632      	mov	r2, r6
 8008768:	4623      	mov	r3, r4
 800876a:	a902      	add	r1, sp, #8
 800876c:	6800      	ldr	r0, [r0, #0]
 800876e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008770:	9514      	str	r5, [sp, #80]	@ 0x50
 8008772:	9401      	str	r4, [sp, #4]
 8008774:	f001 fb2c 	bl	8009dd0 <__ssvfiscanf_r>
 8008778:	b01d      	add	sp, #116	@ 0x74
 800877a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800877e:	b003      	add	sp, #12
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	080087af 	.word	0x080087af
 8008788:	2000001c 	.word	0x2000001c

0800878c <__sread>:
 800878c:	b510      	push	{r4, lr}
 800878e:	460c      	mov	r4, r1
 8008790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008794:	f000 f96c 	bl	8008a70 <_read_r>
 8008798:	2800      	cmp	r0, #0
 800879a:	bfab      	itete	ge
 800879c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800879e:	89a3      	ldrhlt	r3, [r4, #12]
 80087a0:	181b      	addge	r3, r3, r0
 80087a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80087a6:	bfac      	ite	ge
 80087a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80087aa:	81a3      	strhlt	r3, [r4, #12]
 80087ac:	bd10      	pop	{r4, pc}

080087ae <__seofread>:
 80087ae:	2000      	movs	r0, #0
 80087b0:	4770      	bx	lr

080087b2 <__swrite>:
 80087b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087b6:	461f      	mov	r7, r3
 80087b8:	898b      	ldrh	r3, [r1, #12]
 80087ba:	4605      	mov	r5, r0
 80087bc:	05db      	lsls	r3, r3, #23
 80087be:	460c      	mov	r4, r1
 80087c0:	4616      	mov	r6, r2
 80087c2:	d505      	bpl.n	80087d0 <__swrite+0x1e>
 80087c4:	2302      	movs	r3, #2
 80087c6:	2200      	movs	r2, #0
 80087c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087cc:	f000 f93e 	bl	8008a4c <_lseek_r>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	4632      	mov	r2, r6
 80087d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087d8:	81a3      	strh	r3, [r4, #12]
 80087da:	4628      	mov	r0, r5
 80087dc:	463b      	mov	r3, r7
 80087de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087e6:	f000 b955 	b.w	8008a94 <_write_r>

080087ea <__sseek>:
 80087ea:	b510      	push	{r4, lr}
 80087ec:	460c      	mov	r4, r1
 80087ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087f2:	f000 f92b 	bl	8008a4c <_lseek_r>
 80087f6:	1c43      	adds	r3, r0, #1
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	bf15      	itete	ne
 80087fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80087fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008802:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008806:	81a3      	strheq	r3, [r4, #12]
 8008808:	bf18      	it	ne
 800880a:	81a3      	strhne	r3, [r4, #12]
 800880c:	bd10      	pop	{r4, pc}

0800880e <__sclose>:
 800880e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008812:	f000 b8ad 	b.w	8008970 <_close_r>

08008816 <memset>:
 8008816:	4603      	mov	r3, r0
 8008818:	4402      	add	r2, r0
 800881a:	4293      	cmp	r3, r2
 800881c:	d100      	bne.n	8008820 <memset+0xa>
 800881e:	4770      	bx	lr
 8008820:	f803 1b01 	strb.w	r1, [r3], #1
 8008824:	e7f9      	b.n	800881a <memset+0x4>

08008826 <strchr>:
 8008826:	4603      	mov	r3, r0
 8008828:	b2c9      	uxtb	r1, r1
 800882a:	4618      	mov	r0, r3
 800882c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008830:	b112      	cbz	r2, 8008838 <strchr+0x12>
 8008832:	428a      	cmp	r2, r1
 8008834:	d1f9      	bne.n	800882a <strchr+0x4>
 8008836:	4770      	bx	lr
 8008838:	2900      	cmp	r1, #0
 800883a:	bf18      	it	ne
 800883c:	2000      	movne	r0, #0
 800883e:	4770      	bx	lr

08008840 <strncmp>:
 8008840:	b510      	push	{r4, lr}
 8008842:	b16a      	cbz	r2, 8008860 <strncmp+0x20>
 8008844:	3901      	subs	r1, #1
 8008846:	1884      	adds	r4, r0, r2
 8008848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800884c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008850:	429a      	cmp	r2, r3
 8008852:	d103      	bne.n	800885c <strncmp+0x1c>
 8008854:	42a0      	cmp	r0, r4
 8008856:	d001      	beq.n	800885c <strncmp+0x1c>
 8008858:	2a00      	cmp	r2, #0
 800885a:	d1f5      	bne.n	8008848 <strncmp+0x8>
 800885c:	1ad0      	subs	r0, r2, r3
 800885e:	bd10      	pop	{r4, pc}
 8008860:	4610      	mov	r0, r2
 8008862:	e7fc      	b.n	800885e <strncmp+0x1e>

08008864 <strncpy>:
 8008864:	4603      	mov	r3, r0
 8008866:	b510      	push	{r4, lr}
 8008868:	3901      	subs	r1, #1
 800886a:	b132      	cbz	r2, 800887a <strncpy+0x16>
 800886c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008870:	3a01      	subs	r2, #1
 8008872:	f803 4b01 	strb.w	r4, [r3], #1
 8008876:	2c00      	cmp	r4, #0
 8008878:	d1f7      	bne.n	800886a <strncpy+0x6>
 800887a:	2100      	movs	r1, #0
 800887c:	441a      	add	r2, r3
 800887e:	4293      	cmp	r3, r2
 8008880:	d100      	bne.n	8008884 <strncpy+0x20>
 8008882:	bd10      	pop	{r4, pc}
 8008884:	f803 1b01 	strb.w	r1, [r3], #1
 8008888:	e7f9      	b.n	800887e <strncpy+0x1a>
	...

0800888c <strtok>:
 800888c:	4b16      	ldr	r3, [pc, #88]	@ (80088e8 <strtok+0x5c>)
 800888e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008892:	681f      	ldr	r7, [r3, #0]
 8008894:	4605      	mov	r5, r0
 8008896:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008898:	460e      	mov	r6, r1
 800889a:	b9ec      	cbnz	r4, 80088d8 <strtok+0x4c>
 800889c:	2050      	movs	r0, #80	@ 0x50
 800889e:	f000 f9b1 	bl	8008c04 <malloc>
 80088a2:	4602      	mov	r2, r0
 80088a4:	6478      	str	r0, [r7, #68]	@ 0x44
 80088a6:	b920      	cbnz	r0, 80088b2 <strtok+0x26>
 80088a8:	215b      	movs	r1, #91	@ 0x5b
 80088aa:	4b10      	ldr	r3, [pc, #64]	@ (80088ec <strtok+0x60>)
 80088ac:	4810      	ldr	r0, [pc, #64]	@ (80088f0 <strtok+0x64>)
 80088ae:	f000 f943 	bl	8008b38 <__assert_func>
 80088b2:	e9c0 4400 	strd	r4, r4, [r0]
 80088b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80088ba:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80088be:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80088c2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80088c6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80088ca:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80088ce:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80088d2:	6184      	str	r4, [r0, #24]
 80088d4:	7704      	strb	r4, [r0, #28]
 80088d6:	6244      	str	r4, [r0, #36]	@ 0x24
 80088d8:	4631      	mov	r1, r6
 80088da:	4628      	mov	r0, r5
 80088dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088de:	2301      	movs	r3, #1
 80088e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088e4:	f000 b806 	b.w	80088f4 <__strtok_r>
 80088e8:	2000001c 	.word	0x2000001c
 80088ec:	0800caa3 	.word	0x0800caa3
 80088f0:	0800caba 	.word	0x0800caba

080088f4 <__strtok_r>:
 80088f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088f6:	4604      	mov	r4, r0
 80088f8:	b908      	cbnz	r0, 80088fe <__strtok_r+0xa>
 80088fa:	6814      	ldr	r4, [r2, #0]
 80088fc:	b144      	cbz	r4, 8008910 <__strtok_r+0x1c>
 80088fe:	460f      	mov	r7, r1
 8008900:	4620      	mov	r0, r4
 8008902:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008906:	f817 6b01 	ldrb.w	r6, [r7], #1
 800890a:	b91e      	cbnz	r6, 8008914 <__strtok_r+0x20>
 800890c:	b965      	cbnz	r5, 8008928 <__strtok_r+0x34>
 800890e:	6015      	str	r5, [r2, #0]
 8008910:	2000      	movs	r0, #0
 8008912:	e005      	b.n	8008920 <__strtok_r+0x2c>
 8008914:	42b5      	cmp	r5, r6
 8008916:	d1f6      	bne.n	8008906 <__strtok_r+0x12>
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1f0      	bne.n	80088fe <__strtok_r+0xa>
 800891c:	6014      	str	r4, [r2, #0]
 800891e:	7003      	strb	r3, [r0, #0]
 8008920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008922:	461c      	mov	r4, r3
 8008924:	e00c      	b.n	8008940 <__strtok_r+0x4c>
 8008926:	b91d      	cbnz	r5, 8008930 <__strtok_r+0x3c>
 8008928:	460e      	mov	r6, r1
 800892a:	4627      	mov	r7, r4
 800892c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008930:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008934:	42ab      	cmp	r3, r5
 8008936:	d1f6      	bne.n	8008926 <__strtok_r+0x32>
 8008938:	2b00      	cmp	r3, #0
 800893a:	d0f2      	beq.n	8008922 <__strtok_r+0x2e>
 800893c:	2300      	movs	r3, #0
 800893e:	703b      	strb	r3, [r7, #0]
 8008940:	6014      	str	r4, [r2, #0]
 8008942:	e7ed      	b.n	8008920 <__strtok_r+0x2c>

08008944 <strstr>:
 8008944:	780a      	ldrb	r2, [r1, #0]
 8008946:	b570      	push	{r4, r5, r6, lr}
 8008948:	b96a      	cbnz	r2, 8008966 <strstr+0x22>
 800894a:	bd70      	pop	{r4, r5, r6, pc}
 800894c:	429a      	cmp	r2, r3
 800894e:	d109      	bne.n	8008964 <strstr+0x20>
 8008950:	460c      	mov	r4, r1
 8008952:	4605      	mov	r5, r0
 8008954:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008958:	2b00      	cmp	r3, #0
 800895a:	d0f6      	beq.n	800894a <strstr+0x6>
 800895c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008960:	429e      	cmp	r6, r3
 8008962:	d0f7      	beq.n	8008954 <strstr+0x10>
 8008964:	3001      	adds	r0, #1
 8008966:	7803      	ldrb	r3, [r0, #0]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1ef      	bne.n	800894c <strstr+0x8>
 800896c:	4618      	mov	r0, r3
 800896e:	e7ec      	b.n	800894a <strstr+0x6>

08008970 <_close_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	2300      	movs	r3, #0
 8008974:	4d05      	ldr	r5, [pc, #20]	@ (800898c <_close_r+0x1c>)
 8008976:	4604      	mov	r4, r0
 8008978:	4608      	mov	r0, r1
 800897a:	602b      	str	r3, [r5, #0]
 800897c:	f7f9 fdfd 	bl	800257a <_close>
 8008980:	1c43      	adds	r3, r0, #1
 8008982:	d102      	bne.n	800898a <_close_r+0x1a>
 8008984:	682b      	ldr	r3, [r5, #0]
 8008986:	b103      	cbz	r3, 800898a <_close_r+0x1a>
 8008988:	6023      	str	r3, [r4, #0]
 800898a:	bd38      	pop	{r3, r4, r5, pc}
 800898c:	20002100 	.word	0x20002100

08008990 <_reclaim_reent>:
 8008990:	4b2d      	ldr	r3, [pc, #180]	@ (8008a48 <_reclaim_reent+0xb8>)
 8008992:	b570      	push	{r4, r5, r6, lr}
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4604      	mov	r4, r0
 8008998:	4283      	cmp	r3, r0
 800899a:	d053      	beq.n	8008a44 <_reclaim_reent+0xb4>
 800899c:	69c3      	ldr	r3, [r0, #28]
 800899e:	b31b      	cbz	r3, 80089e8 <_reclaim_reent+0x58>
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	b163      	cbz	r3, 80089be <_reclaim_reent+0x2e>
 80089a4:	2500      	movs	r5, #0
 80089a6:	69e3      	ldr	r3, [r4, #28]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	5959      	ldr	r1, [r3, r5]
 80089ac:	b9b1      	cbnz	r1, 80089dc <_reclaim_reent+0x4c>
 80089ae:	3504      	adds	r5, #4
 80089b0:	2d80      	cmp	r5, #128	@ 0x80
 80089b2:	d1f8      	bne.n	80089a6 <_reclaim_reent+0x16>
 80089b4:	69e3      	ldr	r3, [r4, #28]
 80089b6:	4620      	mov	r0, r4
 80089b8:	68d9      	ldr	r1, [r3, #12]
 80089ba:	f000 f8db 	bl	8008b74 <_free_r>
 80089be:	69e3      	ldr	r3, [r4, #28]
 80089c0:	6819      	ldr	r1, [r3, #0]
 80089c2:	b111      	cbz	r1, 80089ca <_reclaim_reent+0x3a>
 80089c4:	4620      	mov	r0, r4
 80089c6:	f000 f8d5 	bl	8008b74 <_free_r>
 80089ca:	69e3      	ldr	r3, [r4, #28]
 80089cc:	689d      	ldr	r5, [r3, #8]
 80089ce:	b15d      	cbz	r5, 80089e8 <_reclaim_reent+0x58>
 80089d0:	4629      	mov	r1, r5
 80089d2:	4620      	mov	r0, r4
 80089d4:	682d      	ldr	r5, [r5, #0]
 80089d6:	f000 f8cd 	bl	8008b74 <_free_r>
 80089da:	e7f8      	b.n	80089ce <_reclaim_reent+0x3e>
 80089dc:	680e      	ldr	r6, [r1, #0]
 80089de:	4620      	mov	r0, r4
 80089e0:	f000 f8c8 	bl	8008b74 <_free_r>
 80089e4:	4631      	mov	r1, r6
 80089e6:	e7e1      	b.n	80089ac <_reclaim_reent+0x1c>
 80089e8:	6961      	ldr	r1, [r4, #20]
 80089ea:	b111      	cbz	r1, 80089f2 <_reclaim_reent+0x62>
 80089ec:	4620      	mov	r0, r4
 80089ee:	f000 f8c1 	bl	8008b74 <_free_r>
 80089f2:	69e1      	ldr	r1, [r4, #28]
 80089f4:	b111      	cbz	r1, 80089fc <_reclaim_reent+0x6c>
 80089f6:	4620      	mov	r0, r4
 80089f8:	f000 f8bc 	bl	8008b74 <_free_r>
 80089fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80089fe:	b111      	cbz	r1, 8008a06 <_reclaim_reent+0x76>
 8008a00:	4620      	mov	r0, r4
 8008a02:	f000 f8b7 	bl	8008b74 <_free_r>
 8008a06:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a08:	b111      	cbz	r1, 8008a10 <_reclaim_reent+0x80>
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f000 f8b2 	bl	8008b74 <_free_r>
 8008a10:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008a12:	b111      	cbz	r1, 8008a1a <_reclaim_reent+0x8a>
 8008a14:	4620      	mov	r0, r4
 8008a16:	f000 f8ad 	bl	8008b74 <_free_r>
 8008a1a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008a1c:	b111      	cbz	r1, 8008a24 <_reclaim_reent+0x94>
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f000 f8a8 	bl	8008b74 <_free_r>
 8008a24:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008a26:	b111      	cbz	r1, 8008a2e <_reclaim_reent+0x9e>
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f000 f8a3 	bl	8008b74 <_free_r>
 8008a2e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008a30:	b111      	cbz	r1, 8008a38 <_reclaim_reent+0xa8>
 8008a32:	4620      	mov	r0, r4
 8008a34:	f000 f89e 	bl	8008b74 <_free_r>
 8008a38:	6a23      	ldr	r3, [r4, #32]
 8008a3a:	b11b      	cbz	r3, 8008a44 <_reclaim_reent+0xb4>
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008a42:	4718      	bx	r3
 8008a44:	bd70      	pop	{r4, r5, r6, pc}
 8008a46:	bf00      	nop
 8008a48:	2000001c 	.word	0x2000001c

08008a4c <_lseek_r>:
 8008a4c:	b538      	push	{r3, r4, r5, lr}
 8008a4e:	4604      	mov	r4, r0
 8008a50:	4608      	mov	r0, r1
 8008a52:	4611      	mov	r1, r2
 8008a54:	2200      	movs	r2, #0
 8008a56:	4d05      	ldr	r5, [pc, #20]	@ (8008a6c <_lseek_r+0x20>)
 8008a58:	602a      	str	r2, [r5, #0]
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	f7f9 fdb1 	bl	80025c2 <_lseek>
 8008a60:	1c43      	adds	r3, r0, #1
 8008a62:	d102      	bne.n	8008a6a <_lseek_r+0x1e>
 8008a64:	682b      	ldr	r3, [r5, #0]
 8008a66:	b103      	cbz	r3, 8008a6a <_lseek_r+0x1e>
 8008a68:	6023      	str	r3, [r4, #0]
 8008a6a:	bd38      	pop	{r3, r4, r5, pc}
 8008a6c:	20002100 	.word	0x20002100

08008a70 <_read_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	4604      	mov	r4, r0
 8008a74:	4608      	mov	r0, r1
 8008a76:	4611      	mov	r1, r2
 8008a78:	2200      	movs	r2, #0
 8008a7a:	4d05      	ldr	r5, [pc, #20]	@ (8008a90 <_read_r+0x20>)
 8008a7c:	602a      	str	r2, [r5, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	f7f9 fd42 	bl	8002508 <_read>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_read_r+0x1e>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_read_r+0x1e>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	20002100 	.word	0x20002100

08008a94 <_write_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	4604      	mov	r4, r0
 8008a98:	4608      	mov	r0, r1
 8008a9a:	4611      	mov	r1, r2
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	4d05      	ldr	r5, [pc, #20]	@ (8008ab4 <_write_r+0x20>)
 8008aa0:	602a      	str	r2, [r5, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f7f9 fd4d 	bl	8002542 <_write>
 8008aa8:	1c43      	adds	r3, r0, #1
 8008aaa:	d102      	bne.n	8008ab2 <_write_r+0x1e>
 8008aac:	682b      	ldr	r3, [r5, #0]
 8008aae:	b103      	cbz	r3, 8008ab2 <_write_r+0x1e>
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	bd38      	pop	{r3, r4, r5, pc}
 8008ab4:	20002100 	.word	0x20002100

08008ab8 <__errno>:
 8008ab8:	4b01      	ldr	r3, [pc, #4]	@ (8008ac0 <__errno+0x8>)
 8008aba:	6818      	ldr	r0, [r3, #0]
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	2000001c 	.word	0x2000001c

08008ac4 <__libc_init_array>:
 8008ac4:	b570      	push	{r4, r5, r6, lr}
 8008ac6:	2600      	movs	r6, #0
 8008ac8:	4d0c      	ldr	r5, [pc, #48]	@ (8008afc <__libc_init_array+0x38>)
 8008aca:	4c0d      	ldr	r4, [pc, #52]	@ (8008b00 <__libc_init_array+0x3c>)
 8008acc:	1b64      	subs	r4, r4, r5
 8008ace:	10a4      	asrs	r4, r4, #2
 8008ad0:	42a6      	cmp	r6, r4
 8008ad2:	d109      	bne.n	8008ae8 <__libc_init_array+0x24>
 8008ad4:	f003 fa8c 	bl	800bff0 <_init>
 8008ad8:	2600      	movs	r6, #0
 8008ada:	4d0a      	ldr	r5, [pc, #40]	@ (8008b04 <__libc_init_array+0x40>)
 8008adc:	4c0a      	ldr	r4, [pc, #40]	@ (8008b08 <__libc_init_array+0x44>)
 8008ade:	1b64      	subs	r4, r4, r5
 8008ae0:	10a4      	asrs	r4, r4, #2
 8008ae2:	42a6      	cmp	r6, r4
 8008ae4:	d105      	bne.n	8008af2 <__libc_init_array+0x2e>
 8008ae6:	bd70      	pop	{r4, r5, r6, pc}
 8008ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aec:	4798      	blx	r3
 8008aee:	3601      	adds	r6, #1
 8008af0:	e7ee      	b.n	8008ad0 <__libc_init_array+0xc>
 8008af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008af6:	4798      	blx	r3
 8008af8:	3601      	adds	r6, #1
 8008afa:	e7f2      	b.n	8008ae2 <__libc_init_array+0x1e>
 8008afc:	0800ced8 	.word	0x0800ced8
 8008b00:	0800ced8 	.word	0x0800ced8
 8008b04:	0800ced8 	.word	0x0800ced8
 8008b08:	0800cedc 	.word	0x0800cedc

08008b0c <__retarget_lock_init_recursive>:
 8008b0c:	4770      	bx	lr

08008b0e <__retarget_lock_acquire_recursive>:
 8008b0e:	4770      	bx	lr

08008b10 <__retarget_lock_release_recursive>:
 8008b10:	4770      	bx	lr

08008b12 <memcpy>:
 8008b12:	440a      	add	r2, r1
 8008b14:	4291      	cmp	r1, r2
 8008b16:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b1a:	d100      	bne.n	8008b1e <memcpy+0xc>
 8008b1c:	4770      	bx	lr
 8008b1e:	b510      	push	{r4, lr}
 8008b20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b24:	4291      	cmp	r1, r2
 8008b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b2a:	d1f9      	bne.n	8008b20 <memcpy+0xe>
 8008b2c:	bd10      	pop	{r4, pc}
	...

08008b30 <nanf>:
 8008b30:	4800      	ldr	r0, [pc, #0]	@ (8008b34 <nanf+0x4>)
 8008b32:	4770      	bx	lr
 8008b34:	7fc00000 	.word	0x7fc00000

08008b38 <__assert_func>:
 8008b38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b3a:	4614      	mov	r4, r2
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	4b09      	ldr	r3, [pc, #36]	@ (8008b64 <__assert_func+0x2c>)
 8008b40:	4605      	mov	r5, r0
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	68d8      	ldr	r0, [r3, #12]
 8008b46:	b14c      	cbz	r4, 8008b5c <__assert_func+0x24>
 8008b48:	4b07      	ldr	r3, [pc, #28]	@ (8008b68 <__assert_func+0x30>)
 8008b4a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b4e:	9100      	str	r1, [sp, #0]
 8008b50:	462b      	mov	r3, r5
 8008b52:	4906      	ldr	r1, [pc, #24]	@ (8008b6c <__assert_func+0x34>)
 8008b54:	f001 fe34 	bl	800a7c0 <fiprintf>
 8008b58:	f001 fef4 	bl	800a944 <abort>
 8008b5c:	4b04      	ldr	r3, [pc, #16]	@ (8008b70 <__assert_func+0x38>)
 8008b5e:	461c      	mov	r4, r3
 8008b60:	e7f3      	b.n	8008b4a <__assert_func+0x12>
 8008b62:	bf00      	nop
 8008b64:	2000001c 	.word	0x2000001c
 8008b68:	0800cb14 	.word	0x0800cb14
 8008b6c:	0800cb21 	.word	0x0800cb21
 8008b70:	0800cb4f 	.word	0x0800cb4f

08008b74 <_free_r>:
 8008b74:	b538      	push	{r3, r4, r5, lr}
 8008b76:	4605      	mov	r5, r0
 8008b78:	2900      	cmp	r1, #0
 8008b7a:	d040      	beq.n	8008bfe <_free_r+0x8a>
 8008b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b80:	1f0c      	subs	r4, r1, #4
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	bfb8      	it	lt
 8008b86:	18e4      	addlt	r4, r4, r3
 8008b88:	f000 f8e6 	bl	8008d58 <__malloc_lock>
 8008b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8008c00 <_free_r+0x8c>)
 8008b8e:	6813      	ldr	r3, [r2, #0]
 8008b90:	b933      	cbnz	r3, 8008ba0 <_free_r+0x2c>
 8008b92:	6063      	str	r3, [r4, #4]
 8008b94:	6014      	str	r4, [r2, #0]
 8008b96:	4628      	mov	r0, r5
 8008b98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b9c:	f000 b8e2 	b.w	8008d64 <__malloc_unlock>
 8008ba0:	42a3      	cmp	r3, r4
 8008ba2:	d908      	bls.n	8008bb6 <_free_r+0x42>
 8008ba4:	6820      	ldr	r0, [r4, #0]
 8008ba6:	1821      	adds	r1, r4, r0
 8008ba8:	428b      	cmp	r3, r1
 8008baa:	bf01      	itttt	eq
 8008bac:	6819      	ldreq	r1, [r3, #0]
 8008bae:	685b      	ldreq	r3, [r3, #4]
 8008bb0:	1809      	addeq	r1, r1, r0
 8008bb2:	6021      	streq	r1, [r4, #0]
 8008bb4:	e7ed      	b.n	8008b92 <_free_r+0x1e>
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	b10b      	cbz	r3, 8008bc0 <_free_r+0x4c>
 8008bbc:	42a3      	cmp	r3, r4
 8008bbe:	d9fa      	bls.n	8008bb6 <_free_r+0x42>
 8008bc0:	6811      	ldr	r1, [r2, #0]
 8008bc2:	1850      	adds	r0, r2, r1
 8008bc4:	42a0      	cmp	r0, r4
 8008bc6:	d10b      	bne.n	8008be0 <_free_r+0x6c>
 8008bc8:	6820      	ldr	r0, [r4, #0]
 8008bca:	4401      	add	r1, r0
 8008bcc:	1850      	adds	r0, r2, r1
 8008bce:	4283      	cmp	r3, r0
 8008bd0:	6011      	str	r1, [r2, #0]
 8008bd2:	d1e0      	bne.n	8008b96 <_free_r+0x22>
 8008bd4:	6818      	ldr	r0, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	4408      	add	r0, r1
 8008bda:	6010      	str	r0, [r2, #0]
 8008bdc:	6053      	str	r3, [r2, #4]
 8008bde:	e7da      	b.n	8008b96 <_free_r+0x22>
 8008be0:	d902      	bls.n	8008be8 <_free_r+0x74>
 8008be2:	230c      	movs	r3, #12
 8008be4:	602b      	str	r3, [r5, #0]
 8008be6:	e7d6      	b.n	8008b96 <_free_r+0x22>
 8008be8:	6820      	ldr	r0, [r4, #0]
 8008bea:	1821      	adds	r1, r4, r0
 8008bec:	428b      	cmp	r3, r1
 8008bee:	bf01      	itttt	eq
 8008bf0:	6819      	ldreq	r1, [r3, #0]
 8008bf2:	685b      	ldreq	r3, [r3, #4]
 8008bf4:	1809      	addeq	r1, r1, r0
 8008bf6:	6021      	streq	r1, [r4, #0]
 8008bf8:	6063      	str	r3, [r4, #4]
 8008bfa:	6054      	str	r4, [r2, #4]
 8008bfc:	e7cb      	b.n	8008b96 <_free_r+0x22>
 8008bfe:	bd38      	pop	{r3, r4, r5, pc}
 8008c00:	2000210c 	.word	0x2000210c

08008c04 <malloc>:
 8008c04:	4b02      	ldr	r3, [pc, #8]	@ (8008c10 <malloc+0xc>)
 8008c06:	4601      	mov	r1, r0
 8008c08:	6818      	ldr	r0, [r3, #0]
 8008c0a:	f000 b825 	b.w	8008c58 <_malloc_r>
 8008c0e:	bf00      	nop
 8008c10:	2000001c 	.word	0x2000001c

08008c14 <sbrk_aligned>:
 8008c14:	b570      	push	{r4, r5, r6, lr}
 8008c16:	4e0f      	ldr	r6, [pc, #60]	@ (8008c54 <sbrk_aligned+0x40>)
 8008c18:	460c      	mov	r4, r1
 8008c1a:	6831      	ldr	r1, [r6, #0]
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	b911      	cbnz	r1, 8008c26 <sbrk_aligned+0x12>
 8008c20:	f001 fe6c 	bl	800a8fc <_sbrk_r>
 8008c24:	6030      	str	r0, [r6, #0]
 8008c26:	4621      	mov	r1, r4
 8008c28:	4628      	mov	r0, r5
 8008c2a:	f001 fe67 	bl	800a8fc <_sbrk_r>
 8008c2e:	1c43      	adds	r3, r0, #1
 8008c30:	d103      	bne.n	8008c3a <sbrk_aligned+0x26>
 8008c32:	f04f 34ff 	mov.w	r4, #4294967295
 8008c36:	4620      	mov	r0, r4
 8008c38:	bd70      	pop	{r4, r5, r6, pc}
 8008c3a:	1cc4      	adds	r4, r0, #3
 8008c3c:	f024 0403 	bic.w	r4, r4, #3
 8008c40:	42a0      	cmp	r0, r4
 8008c42:	d0f8      	beq.n	8008c36 <sbrk_aligned+0x22>
 8008c44:	1a21      	subs	r1, r4, r0
 8008c46:	4628      	mov	r0, r5
 8008c48:	f001 fe58 	bl	800a8fc <_sbrk_r>
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d1f2      	bne.n	8008c36 <sbrk_aligned+0x22>
 8008c50:	e7ef      	b.n	8008c32 <sbrk_aligned+0x1e>
 8008c52:	bf00      	nop
 8008c54:	20002108 	.word	0x20002108

08008c58 <_malloc_r>:
 8008c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c5c:	1ccd      	adds	r5, r1, #3
 8008c5e:	f025 0503 	bic.w	r5, r5, #3
 8008c62:	3508      	adds	r5, #8
 8008c64:	2d0c      	cmp	r5, #12
 8008c66:	bf38      	it	cc
 8008c68:	250c      	movcc	r5, #12
 8008c6a:	2d00      	cmp	r5, #0
 8008c6c:	4606      	mov	r6, r0
 8008c6e:	db01      	blt.n	8008c74 <_malloc_r+0x1c>
 8008c70:	42a9      	cmp	r1, r5
 8008c72:	d904      	bls.n	8008c7e <_malloc_r+0x26>
 8008c74:	230c      	movs	r3, #12
 8008c76:	6033      	str	r3, [r6, #0]
 8008c78:	2000      	movs	r0, #0
 8008c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d54 <_malloc_r+0xfc>
 8008c82:	f000 f869 	bl	8008d58 <__malloc_lock>
 8008c86:	f8d8 3000 	ldr.w	r3, [r8]
 8008c8a:	461c      	mov	r4, r3
 8008c8c:	bb44      	cbnz	r4, 8008ce0 <_malloc_r+0x88>
 8008c8e:	4629      	mov	r1, r5
 8008c90:	4630      	mov	r0, r6
 8008c92:	f7ff ffbf 	bl	8008c14 <sbrk_aligned>
 8008c96:	1c43      	adds	r3, r0, #1
 8008c98:	4604      	mov	r4, r0
 8008c9a:	d158      	bne.n	8008d4e <_malloc_r+0xf6>
 8008c9c:	f8d8 4000 	ldr.w	r4, [r8]
 8008ca0:	4627      	mov	r7, r4
 8008ca2:	2f00      	cmp	r7, #0
 8008ca4:	d143      	bne.n	8008d2e <_malloc_r+0xd6>
 8008ca6:	2c00      	cmp	r4, #0
 8008ca8:	d04b      	beq.n	8008d42 <_malloc_r+0xea>
 8008caa:	6823      	ldr	r3, [r4, #0]
 8008cac:	4639      	mov	r1, r7
 8008cae:	4630      	mov	r0, r6
 8008cb0:	eb04 0903 	add.w	r9, r4, r3
 8008cb4:	f001 fe22 	bl	800a8fc <_sbrk_r>
 8008cb8:	4581      	cmp	r9, r0
 8008cba:	d142      	bne.n	8008d42 <_malloc_r+0xea>
 8008cbc:	6821      	ldr	r1, [r4, #0]
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	1a6d      	subs	r5, r5, r1
 8008cc2:	4629      	mov	r1, r5
 8008cc4:	f7ff ffa6 	bl	8008c14 <sbrk_aligned>
 8008cc8:	3001      	adds	r0, #1
 8008cca:	d03a      	beq.n	8008d42 <_malloc_r+0xea>
 8008ccc:	6823      	ldr	r3, [r4, #0]
 8008cce:	442b      	add	r3, r5
 8008cd0:	6023      	str	r3, [r4, #0]
 8008cd2:	f8d8 3000 	ldr.w	r3, [r8]
 8008cd6:	685a      	ldr	r2, [r3, #4]
 8008cd8:	bb62      	cbnz	r2, 8008d34 <_malloc_r+0xdc>
 8008cda:	f8c8 7000 	str.w	r7, [r8]
 8008cde:	e00f      	b.n	8008d00 <_malloc_r+0xa8>
 8008ce0:	6822      	ldr	r2, [r4, #0]
 8008ce2:	1b52      	subs	r2, r2, r5
 8008ce4:	d420      	bmi.n	8008d28 <_malloc_r+0xd0>
 8008ce6:	2a0b      	cmp	r2, #11
 8008ce8:	d917      	bls.n	8008d1a <_malloc_r+0xc2>
 8008cea:	1961      	adds	r1, r4, r5
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	6025      	str	r5, [r4, #0]
 8008cf0:	bf18      	it	ne
 8008cf2:	6059      	strne	r1, [r3, #4]
 8008cf4:	6863      	ldr	r3, [r4, #4]
 8008cf6:	bf08      	it	eq
 8008cf8:	f8c8 1000 	streq.w	r1, [r8]
 8008cfc:	5162      	str	r2, [r4, r5]
 8008cfe:	604b      	str	r3, [r1, #4]
 8008d00:	4630      	mov	r0, r6
 8008d02:	f000 f82f 	bl	8008d64 <__malloc_unlock>
 8008d06:	f104 000b 	add.w	r0, r4, #11
 8008d0a:	1d23      	adds	r3, r4, #4
 8008d0c:	f020 0007 	bic.w	r0, r0, #7
 8008d10:	1ac2      	subs	r2, r0, r3
 8008d12:	bf1c      	itt	ne
 8008d14:	1a1b      	subne	r3, r3, r0
 8008d16:	50a3      	strne	r3, [r4, r2]
 8008d18:	e7af      	b.n	8008c7a <_malloc_r+0x22>
 8008d1a:	6862      	ldr	r2, [r4, #4]
 8008d1c:	42a3      	cmp	r3, r4
 8008d1e:	bf0c      	ite	eq
 8008d20:	f8c8 2000 	streq.w	r2, [r8]
 8008d24:	605a      	strne	r2, [r3, #4]
 8008d26:	e7eb      	b.n	8008d00 <_malloc_r+0xa8>
 8008d28:	4623      	mov	r3, r4
 8008d2a:	6864      	ldr	r4, [r4, #4]
 8008d2c:	e7ae      	b.n	8008c8c <_malloc_r+0x34>
 8008d2e:	463c      	mov	r4, r7
 8008d30:	687f      	ldr	r7, [r7, #4]
 8008d32:	e7b6      	b.n	8008ca2 <_malloc_r+0x4a>
 8008d34:	461a      	mov	r2, r3
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	42a3      	cmp	r3, r4
 8008d3a:	d1fb      	bne.n	8008d34 <_malloc_r+0xdc>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	6053      	str	r3, [r2, #4]
 8008d40:	e7de      	b.n	8008d00 <_malloc_r+0xa8>
 8008d42:	230c      	movs	r3, #12
 8008d44:	4630      	mov	r0, r6
 8008d46:	6033      	str	r3, [r6, #0]
 8008d48:	f000 f80c 	bl	8008d64 <__malloc_unlock>
 8008d4c:	e794      	b.n	8008c78 <_malloc_r+0x20>
 8008d4e:	6005      	str	r5, [r0, #0]
 8008d50:	e7d6      	b.n	8008d00 <_malloc_r+0xa8>
 8008d52:	bf00      	nop
 8008d54:	2000210c 	.word	0x2000210c

08008d58 <__malloc_lock>:
 8008d58:	4801      	ldr	r0, [pc, #4]	@ (8008d60 <__malloc_lock+0x8>)
 8008d5a:	f7ff bed8 	b.w	8008b0e <__retarget_lock_acquire_recursive>
 8008d5e:	bf00      	nop
 8008d60:	20002104 	.word	0x20002104

08008d64 <__malloc_unlock>:
 8008d64:	4801      	ldr	r0, [pc, #4]	@ (8008d6c <__malloc_unlock+0x8>)
 8008d66:	f7ff bed3 	b.w	8008b10 <__retarget_lock_release_recursive>
 8008d6a:	bf00      	nop
 8008d6c:	20002104 	.word	0x20002104

08008d70 <sulp>:
 8008d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d74:	460f      	mov	r7, r1
 8008d76:	4690      	mov	r8, r2
 8008d78:	f002 fca4 	bl	800b6c4 <__ulp>
 8008d7c:	4604      	mov	r4, r0
 8008d7e:	460d      	mov	r5, r1
 8008d80:	f1b8 0f00 	cmp.w	r8, #0
 8008d84:	d011      	beq.n	8008daa <sulp+0x3a>
 8008d86:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008d8a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	dd0b      	ble.n	8008daa <sulp+0x3a>
 8008d92:	2400      	movs	r4, #0
 8008d94:	051b      	lsls	r3, r3, #20
 8008d96:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008d9a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008d9e:	4622      	mov	r2, r4
 8008da0:	462b      	mov	r3, r5
 8008da2:	f7f7 fba3 	bl	80004ec <__aeabi_dmul>
 8008da6:	4604      	mov	r4, r0
 8008da8:	460d      	mov	r5, r1
 8008daa:	4620      	mov	r0, r4
 8008dac:	4629      	mov	r1, r5
 8008dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008db2:	0000      	movs	r0, r0
 8008db4:	0000      	movs	r0, r0
	...

08008db8 <_strtod_l>:
 8008db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dbc:	b09f      	sub	sp, #124	@ 0x7c
 8008dbe:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	460c      	mov	r4, r1
 8008dc4:	921a      	str	r2, [sp, #104]	@ 0x68
 8008dc6:	f04f 0a00 	mov.w	sl, #0
 8008dca:	f04f 0b00 	mov.w	fp, #0
 8008dce:	460a      	mov	r2, r1
 8008dd0:	9005      	str	r0, [sp, #20]
 8008dd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008dd4:	7811      	ldrb	r1, [r2, #0]
 8008dd6:	292b      	cmp	r1, #43	@ 0x2b
 8008dd8:	d048      	beq.n	8008e6c <_strtod_l+0xb4>
 8008dda:	d836      	bhi.n	8008e4a <_strtod_l+0x92>
 8008ddc:	290d      	cmp	r1, #13
 8008dde:	d830      	bhi.n	8008e42 <_strtod_l+0x8a>
 8008de0:	2908      	cmp	r1, #8
 8008de2:	d830      	bhi.n	8008e46 <_strtod_l+0x8e>
 8008de4:	2900      	cmp	r1, #0
 8008de6:	d039      	beq.n	8008e5c <_strtod_l+0xa4>
 8008de8:	2200      	movs	r2, #0
 8008dea:	920e      	str	r2, [sp, #56]	@ 0x38
 8008dec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008dee:	782a      	ldrb	r2, [r5, #0]
 8008df0:	2a30      	cmp	r2, #48	@ 0x30
 8008df2:	f040 80b0 	bne.w	8008f56 <_strtod_l+0x19e>
 8008df6:	786a      	ldrb	r2, [r5, #1]
 8008df8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008dfc:	2a58      	cmp	r2, #88	@ 0x58
 8008dfe:	d16c      	bne.n	8008eda <_strtod_l+0x122>
 8008e00:	9302      	str	r3, [sp, #8]
 8008e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e04:	4a8f      	ldr	r2, [pc, #572]	@ (8009044 <_strtod_l+0x28c>)
 8008e06:	9301      	str	r3, [sp, #4]
 8008e08:	ab1a      	add	r3, sp, #104	@ 0x68
 8008e0a:	9300      	str	r3, [sp, #0]
 8008e0c:	9805      	ldr	r0, [sp, #20]
 8008e0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008e10:	a919      	add	r1, sp, #100	@ 0x64
 8008e12:	f001 fe07 	bl	800aa24 <__gethex>
 8008e16:	f010 060f 	ands.w	r6, r0, #15
 8008e1a:	4604      	mov	r4, r0
 8008e1c:	d005      	beq.n	8008e2a <_strtod_l+0x72>
 8008e1e:	2e06      	cmp	r6, #6
 8008e20:	d126      	bne.n	8008e70 <_strtod_l+0xb8>
 8008e22:	2300      	movs	r3, #0
 8008e24:	3501      	adds	r5, #1
 8008e26:	9519      	str	r5, [sp, #100]	@ 0x64
 8008e28:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f040 8582 	bne.w	8009936 <_strtod_l+0xb7e>
 8008e32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e34:	b1bb      	cbz	r3, 8008e66 <_strtod_l+0xae>
 8008e36:	4650      	mov	r0, sl
 8008e38:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008e3c:	b01f      	add	sp, #124	@ 0x7c
 8008e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e42:	2920      	cmp	r1, #32
 8008e44:	d1d0      	bne.n	8008de8 <_strtod_l+0x30>
 8008e46:	3201      	adds	r2, #1
 8008e48:	e7c3      	b.n	8008dd2 <_strtod_l+0x1a>
 8008e4a:	292d      	cmp	r1, #45	@ 0x2d
 8008e4c:	d1cc      	bne.n	8008de8 <_strtod_l+0x30>
 8008e4e:	2101      	movs	r1, #1
 8008e50:	910e      	str	r1, [sp, #56]	@ 0x38
 8008e52:	1c51      	adds	r1, r2, #1
 8008e54:	9119      	str	r1, [sp, #100]	@ 0x64
 8008e56:	7852      	ldrb	r2, [r2, #1]
 8008e58:	2a00      	cmp	r2, #0
 8008e5a:	d1c7      	bne.n	8008dec <_strtod_l+0x34>
 8008e5c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e5e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f040 8566 	bne.w	8009932 <_strtod_l+0xb7a>
 8008e66:	4650      	mov	r0, sl
 8008e68:	4659      	mov	r1, fp
 8008e6a:	e7e7      	b.n	8008e3c <_strtod_l+0x84>
 8008e6c:	2100      	movs	r1, #0
 8008e6e:	e7ef      	b.n	8008e50 <_strtod_l+0x98>
 8008e70:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008e72:	b13a      	cbz	r2, 8008e84 <_strtod_l+0xcc>
 8008e74:	2135      	movs	r1, #53	@ 0x35
 8008e76:	a81c      	add	r0, sp, #112	@ 0x70
 8008e78:	f002 fd14 	bl	800b8a4 <__copybits>
 8008e7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e7e:	9805      	ldr	r0, [sp, #20]
 8008e80:	f002 f8f4 	bl	800b06c <_Bfree>
 8008e84:	3e01      	subs	r6, #1
 8008e86:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008e88:	2e04      	cmp	r6, #4
 8008e8a:	d806      	bhi.n	8008e9a <_strtod_l+0xe2>
 8008e8c:	e8df f006 	tbb	[pc, r6]
 8008e90:	201d0314 	.word	0x201d0314
 8008e94:	14          	.byte	0x14
 8008e95:	00          	.byte	0x00
 8008e96:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008e9a:	05e1      	lsls	r1, r4, #23
 8008e9c:	bf48      	it	mi
 8008e9e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008ea2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ea6:	0d1b      	lsrs	r3, r3, #20
 8008ea8:	051b      	lsls	r3, r3, #20
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1bd      	bne.n	8008e2a <_strtod_l+0x72>
 8008eae:	f7ff fe03 	bl	8008ab8 <__errno>
 8008eb2:	2322      	movs	r3, #34	@ 0x22
 8008eb4:	6003      	str	r3, [r0, #0]
 8008eb6:	e7b8      	b.n	8008e2a <_strtod_l+0x72>
 8008eb8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ebc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008ec0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008ec4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008ec8:	e7e7      	b.n	8008e9a <_strtod_l+0xe2>
 8008eca:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009048 <_strtod_l+0x290>
 8008ece:	e7e4      	b.n	8008e9a <_strtod_l+0xe2>
 8008ed0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008ed4:	f04f 3aff 	mov.w	sl, #4294967295
 8008ed8:	e7df      	b.n	8008e9a <_strtod_l+0xe2>
 8008eda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008edc:	1c5a      	adds	r2, r3, #1
 8008ede:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ee0:	785b      	ldrb	r3, [r3, #1]
 8008ee2:	2b30      	cmp	r3, #48	@ 0x30
 8008ee4:	d0f9      	beq.n	8008eda <_strtod_l+0x122>
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d09f      	beq.n	8008e2a <_strtod_l+0x72>
 8008eea:	2301      	movs	r3, #1
 8008eec:	2700      	movs	r7, #0
 8008eee:	220a      	movs	r2, #10
 8008ef0:	46b9      	mov	r9, r7
 8008ef2:	9308      	str	r3, [sp, #32]
 8008ef4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ef6:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008ef8:	930c      	str	r3, [sp, #48]	@ 0x30
 8008efa:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008efc:	7805      	ldrb	r5, [r0, #0]
 8008efe:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008f02:	b2d9      	uxtb	r1, r3
 8008f04:	2909      	cmp	r1, #9
 8008f06:	d928      	bls.n	8008f5a <_strtod_l+0x1a2>
 8008f08:	2201      	movs	r2, #1
 8008f0a:	4950      	ldr	r1, [pc, #320]	@ (800904c <_strtod_l+0x294>)
 8008f0c:	f7ff fc98 	bl	8008840 <strncmp>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	d032      	beq.n	8008f7a <_strtod_l+0x1c2>
 8008f14:	2000      	movs	r0, #0
 8008f16:	462a      	mov	r2, r5
 8008f18:	4603      	mov	r3, r0
 8008f1a:	464d      	mov	r5, r9
 8008f1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f1e:	2a65      	cmp	r2, #101	@ 0x65
 8008f20:	d001      	beq.n	8008f26 <_strtod_l+0x16e>
 8008f22:	2a45      	cmp	r2, #69	@ 0x45
 8008f24:	d114      	bne.n	8008f50 <_strtod_l+0x198>
 8008f26:	b91d      	cbnz	r5, 8008f30 <_strtod_l+0x178>
 8008f28:	9a08      	ldr	r2, [sp, #32]
 8008f2a:	4302      	orrs	r2, r0
 8008f2c:	d096      	beq.n	8008e5c <_strtod_l+0xa4>
 8008f2e:	2500      	movs	r5, #0
 8008f30:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008f32:	1c62      	adds	r2, r4, #1
 8008f34:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f36:	7862      	ldrb	r2, [r4, #1]
 8008f38:	2a2b      	cmp	r2, #43	@ 0x2b
 8008f3a:	d07a      	beq.n	8009032 <_strtod_l+0x27a>
 8008f3c:	2a2d      	cmp	r2, #45	@ 0x2d
 8008f3e:	d07e      	beq.n	800903e <_strtod_l+0x286>
 8008f40:	f04f 0c00 	mov.w	ip, #0
 8008f44:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008f48:	2909      	cmp	r1, #9
 8008f4a:	f240 8085 	bls.w	8009058 <_strtod_l+0x2a0>
 8008f4e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f50:	f04f 0800 	mov.w	r8, #0
 8008f54:	e0a5      	b.n	80090a2 <_strtod_l+0x2ea>
 8008f56:	2300      	movs	r3, #0
 8008f58:	e7c8      	b.n	8008eec <_strtod_l+0x134>
 8008f5a:	f1b9 0f08 	cmp.w	r9, #8
 8008f5e:	bfd8      	it	le
 8008f60:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008f62:	f100 0001 	add.w	r0, r0, #1
 8008f66:	bfd6      	itet	le
 8008f68:	fb02 3301 	mlale	r3, r2, r1, r3
 8008f6c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008f70:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008f72:	f109 0901 	add.w	r9, r9, #1
 8008f76:	9019      	str	r0, [sp, #100]	@ 0x64
 8008f78:	e7bf      	b.n	8008efa <_strtod_l+0x142>
 8008f7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f7c:	1c5a      	adds	r2, r3, #1
 8008f7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f80:	785a      	ldrb	r2, [r3, #1]
 8008f82:	f1b9 0f00 	cmp.w	r9, #0
 8008f86:	d03b      	beq.n	8009000 <_strtod_l+0x248>
 8008f88:	464d      	mov	r5, r9
 8008f8a:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f8c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008f90:	2b09      	cmp	r3, #9
 8008f92:	d912      	bls.n	8008fba <_strtod_l+0x202>
 8008f94:	2301      	movs	r3, #1
 8008f96:	e7c2      	b.n	8008f1e <_strtod_l+0x166>
 8008f98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	1c5a      	adds	r2, r3, #1
 8008f9e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fa0:	785a      	ldrb	r2, [r3, #1]
 8008fa2:	2a30      	cmp	r2, #48	@ 0x30
 8008fa4:	d0f8      	beq.n	8008f98 <_strtod_l+0x1e0>
 8008fa6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008faa:	2b08      	cmp	r3, #8
 8008fac:	f200 84c8 	bhi.w	8009940 <_strtod_l+0xb88>
 8008fb0:	900a      	str	r0, [sp, #40]	@ 0x28
 8008fb2:	2000      	movs	r0, #0
 8008fb4:	4605      	mov	r5, r0
 8008fb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fb8:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fba:	3a30      	subs	r2, #48	@ 0x30
 8008fbc:	f100 0301 	add.w	r3, r0, #1
 8008fc0:	d018      	beq.n	8008ff4 <_strtod_l+0x23c>
 8008fc2:	462e      	mov	r6, r5
 8008fc4:	f04f 0e0a 	mov.w	lr, #10
 8008fc8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008fca:	4419      	add	r1, r3
 8008fcc:	910a      	str	r1, [sp, #40]	@ 0x28
 8008fce:	1c71      	adds	r1, r6, #1
 8008fd0:	eba1 0c05 	sub.w	ip, r1, r5
 8008fd4:	4563      	cmp	r3, ip
 8008fd6:	dc15      	bgt.n	8009004 <_strtod_l+0x24c>
 8008fd8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008fdc:	182b      	adds	r3, r5, r0
 8008fde:	2b08      	cmp	r3, #8
 8008fe0:	f105 0501 	add.w	r5, r5, #1
 8008fe4:	4405      	add	r5, r0
 8008fe6:	dc1a      	bgt.n	800901e <_strtod_l+0x266>
 8008fe8:	230a      	movs	r3, #10
 8008fea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fec:	fb03 2301 	mla	r3, r3, r1, r2
 8008ff0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	1c51      	adds	r1, r2, #1
 8008ffa:	9119      	str	r1, [sp, #100]	@ 0x64
 8008ffc:	7852      	ldrb	r2, [r2, #1]
 8008ffe:	e7c5      	b.n	8008f8c <_strtod_l+0x1d4>
 8009000:	4648      	mov	r0, r9
 8009002:	e7ce      	b.n	8008fa2 <_strtod_l+0x1ea>
 8009004:	2e08      	cmp	r6, #8
 8009006:	dc05      	bgt.n	8009014 <_strtod_l+0x25c>
 8009008:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800900a:	fb0e f606 	mul.w	r6, lr, r6
 800900e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009010:	460e      	mov	r6, r1
 8009012:	e7dc      	b.n	8008fce <_strtod_l+0x216>
 8009014:	2910      	cmp	r1, #16
 8009016:	bfd8      	it	le
 8009018:	fb0e f707 	mulle.w	r7, lr, r7
 800901c:	e7f8      	b.n	8009010 <_strtod_l+0x258>
 800901e:	2b0f      	cmp	r3, #15
 8009020:	bfdc      	itt	le
 8009022:	230a      	movle	r3, #10
 8009024:	fb03 2707 	mlale	r7, r3, r7, r2
 8009028:	e7e3      	b.n	8008ff2 <_strtod_l+0x23a>
 800902a:	2300      	movs	r3, #0
 800902c:	930a      	str	r3, [sp, #40]	@ 0x28
 800902e:	2301      	movs	r3, #1
 8009030:	e77a      	b.n	8008f28 <_strtod_l+0x170>
 8009032:	f04f 0c00 	mov.w	ip, #0
 8009036:	1ca2      	adds	r2, r4, #2
 8009038:	9219      	str	r2, [sp, #100]	@ 0x64
 800903a:	78a2      	ldrb	r2, [r4, #2]
 800903c:	e782      	b.n	8008f44 <_strtod_l+0x18c>
 800903e:	f04f 0c01 	mov.w	ip, #1
 8009042:	e7f8      	b.n	8009036 <_strtod_l+0x27e>
 8009044:	0800cc94 	.word	0x0800cc94
 8009048:	7ff00000 	.word	0x7ff00000
 800904c:	0800cb50 	.word	0x0800cb50
 8009050:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009052:	1c51      	adds	r1, r2, #1
 8009054:	9119      	str	r1, [sp, #100]	@ 0x64
 8009056:	7852      	ldrb	r2, [r2, #1]
 8009058:	2a30      	cmp	r2, #48	@ 0x30
 800905a:	d0f9      	beq.n	8009050 <_strtod_l+0x298>
 800905c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009060:	2908      	cmp	r1, #8
 8009062:	f63f af75 	bhi.w	8008f50 <_strtod_l+0x198>
 8009066:	f04f 080a 	mov.w	r8, #10
 800906a:	3a30      	subs	r2, #48	@ 0x30
 800906c:	9209      	str	r2, [sp, #36]	@ 0x24
 800906e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009070:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009072:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009074:	1c56      	adds	r6, r2, #1
 8009076:	9619      	str	r6, [sp, #100]	@ 0x64
 8009078:	7852      	ldrb	r2, [r2, #1]
 800907a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800907e:	f1be 0f09 	cmp.w	lr, #9
 8009082:	d939      	bls.n	80090f8 <_strtod_l+0x340>
 8009084:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009086:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800908a:	1a76      	subs	r6, r6, r1
 800908c:	2e08      	cmp	r6, #8
 800908e:	dc03      	bgt.n	8009098 <_strtod_l+0x2e0>
 8009090:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009092:	4588      	cmp	r8, r1
 8009094:	bfa8      	it	ge
 8009096:	4688      	movge	r8, r1
 8009098:	f1bc 0f00 	cmp.w	ip, #0
 800909c:	d001      	beq.n	80090a2 <_strtod_l+0x2ea>
 800909e:	f1c8 0800 	rsb	r8, r8, #0
 80090a2:	2d00      	cmp	r5, #0
 80090a4:	d14e      	bne.n	8009144 <_strtod_l+0x38c>
 80090a6:	9908      	ldr	r1, [sp, #32]
 80090a8:	4308      	orrs	r0, r1
 80090aa:	f47f aebe 	bne.w	8008e2a <_strtod_l+0x72>
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f47f aed4 	bne.w	8008e5c <_strtod_l+0xa4>
 80090b4:	2a69      	cmp	r2, #105	@ 0x69
 80090b6:	d028      	beq.n	800910a <_strtod_l+0x352>
 80090b8:	dc25      	bgt.n	8009106 <_strtod_l+0x34e>
 80090ba:	2a49      	cmp	r2, #73	@ 0x49
 80090bc:	d025      	beq.n	800910a <_strtod_l+0x352>
 80090be:	2a4e      	cmp	r2, #78	@ 0x4e
 80090c0:	f47f aecc 	bne.w	8008e5c <_strtod_l+0xa4>
 80090c4:	4999      	ldr	r1, [pc, #612]	@ (800932c <_strtod_l+0x574>)
 80090c6:	a819      	add	r0, sp, #100	@ 0x64
 80090c8:	f001 fece 	bl	800ae68 <__match>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	f43f aec5 	beq.w	8008e5c <_strtod_l+0xa4>
 80090d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	2b28      	cmp	r3, #40	@ 0x28
 80090d8:	d12e      	bne.n	8009138 <_strtod_l+0x380>
 80090da:	4995      	ldr	r1, [pc, #596]	@ (8009330 <_strtod_l+0x578>)
 80090dc:	aa1c      	add	r2, sp, #112	@ 0x70
 80090de:	a819      	add	r0, sp, #100	@ 0x64
 80090e0:	f001 fed6 	bl	800ae90 <__hexnan>
 80090e4:	2805      	cmp	r0, #5
 80090e6:	d127      	bne.n	8009138 <_strtod_l+0x380>
 80090e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80090ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80090ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80090f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80090f6:	e698      	b.n	8008e2a <_strtod_l+0x72>
 80090f8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090fa:	fb08 2101 	mla	r1, r8, r1, r2
 80090fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009102:	9209      	str	r2, [sp, #36]	@ 0x24
 8009104:	e7b5      	b.n	8009072 <_strtod_l+0x2ba>
 8009106:	2a6e      	cmp	r2, #110	@ 0x6e
 8009108:	e7da      	b.n	80090c0 <_strtod_l+0x308>
 800910a:	498a      	ldr	r1, [pc, #552]	@ (8009334 <_strtod_l+0x57c>)
 800910c:	a819      	add	r0, sp, #100	@ 0x64
 800910e:	f001 feab 	bl	800ae68 <__match>
 8009112:	2800      	cmp	r0, #0
 8009114:	f43f aea2 	beq.w	8008e5c <_strtod_l+0xa4>
 8009118:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800911a:	4987      	ldr	r1, [pc, #540]	@ (8009338 <_strtod_l+0x580>)
 800911c:	3b01      	subs	r3, #1
 800911e:	a819      	add	r0, sp, #100	@ 0x64
 8009120:	9319      	str	r3, [sp, #100]	@ 0x64
 8009122:	f001 fea1 	bl	800ae68 <__match>
 8009126:	b910      	cbnz	r0, 800912e <_strtod_l+0x376>
 8009128:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800912a:	3301      	adds	r3, #1
 800912c:	9319      	str	r3, [sp, #100]	@ 0x64
 800912e:	f04f 0a00 	mov.w	sl, #0
 8009132:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800933c <_strtod_l+0x584>
 8009136:	e678      	b.n	8008e2a <_strtod_l+0x72>
 8009138:	4881      	ldr	r0, [pc, #516]	@ (8009340 <_strtod_l+0x588>)
 800913a:	f001 fbfd 	bl	800a938 <nan>
 800913e:	4682      	mov	sl, r0
 8009140:	468b      	mov	fp, r1
 8009142:	e672      	b.n	8008e2a <_strtod_l+0x72>
 8009144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009146:	f1b9 0f00 	cmp.w	r9, #0
 800914a:	bf08      	it	eq
 800914c:	46a9      	moveq	r9, r5
 800914e:	eba8 0303 	sub.w	r3, r8, r3
 8009152:	2d10      	cmp	r5, #16
 8009154:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009156:	462c      	mov	r4, r5
 8009158:	9309      	str	r3, [sp, #36]	@ 0x24
 800915a:	bfa8      	it	ge
 800915c:	2410      	movge	r4, #16
 800915e:	f7f7 f94b 	bl	80003f8 <__aeabi_ui2d>
 8009162:	2d09      	cmp	r5, #9
 8009164:	4682      	mov	sl, r0
 8009166:	468b      	mov	fp, r1
 8009168:	dc11      	bgt.n	800918e <_strtod_l+0x3d6>
 800916a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800916c:	2b00      	cmp	r3, #0
 800916e:	f43f ae5c 	beq.w	8008e2a <_strtod_l+0x72>
 8009172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009174:	dd76      	ble.n	8009264 <_strtod_l+0x4ac>
 8009176:	2b16      	cmp	r3, #22
 8009178:	dc5d      	bgt.n	8009236 <_strtod_l+0x47e>
 800917a:	4972      	ldr	r1, [pc, #456]	@ (8009344 <_strtod_l+0x58c>)
 800917c:	4652      	mov	r2, sl
 800917e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009182:	465b      	mov	r3, fp
 8009184:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009188:	f7f7 f9b0 	bl	80004ec <__aeabi_dmul>
 800918c:	e7d7      	b.n	800913e <_strtod_l+0x386>
 800918e:	4b6d      	ldr	r3, [pc, #436]	@ (8009344 <_strtod_l+0x58c>)
 8009190:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009194:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009198:	f7f7 f9a8 	bl	80004ec <__aeabi_dmul>
 800919c:	4682      	mov	sl, r0
 800919e:	4638      	mov	r0, r7
 80091a0:	468b      	mov	fp, r1
 80091a2:	f7f7 f929 	bl	80003f8 <__aeabi_ui2d>
 80091a6:	4602      	mov	r2, r0
 80091a8:	460b      	mov	r3, r1
 80091aa:	4650      	mov	r0, sl
 80091ac:	4659      	mov	r1, fp
 80091ae:	f7f6 ffe7 	bl	8000180 <__adddf3>
 80091b2:	2d0f      	cmp	r5, #15
 80091b4:	4682      	mov	sl, r0
 80091b6:	468b      	mov	fp, r1
 80091b8:	ddd7      	ble.n	800916a <_strtod_l+0x3b2>
 80091ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091bc:	1b2c      	subs	r4, r5, r4
 80091be:	441c      	add	r4, r3
 80091c0:	2c00      	cmp	r4, #0
 80091c2:	f340 8093 	ble.w	80092ec <_strtod_l+0x534>
 80091c6:	f014 030f 	ands.w	r3, r4, #15
 80091ca:	d00a      	beq.n	80091e2 <_strtod_l+0x42a>
 80091cc:	495d      	ldr	r1, [pc, #372]	@ (8009344 <_strtod_l+0x58c>)
 80091ce:	4652      	mov	r2, sl
 80091d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80091d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091d8:	465b      	mov	r3, fp
 80091da:	f7f7 f987 	bl	80004ec <__aeabi_dmul>
 80091de:	4682      	mov	sl, r0
 80091e0:	468b      	mov	fp, r1
 80091e2:	f034 040f 	bics.w	r4, r4, #15
 80091e6:	d073      	beq.n	80092d0 <_strtod_l+0x518>
 80091e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80091ec:	dd49      	ble.n	8009282 <_strtod_l+0x4ca>
 80091ee:	2400      	movs	r4, #0
 80091f0:	46a0      	mov	r8, r4
 80091f2:	46a1      	mov	r9, r4
 80091f4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80091f6:	2322      	movs	r3, #34	@ 0x22
 80091f8:	f04f 0a00 	mov.w	sl, #0
 80091fc:	9a05      	ldr	r2, [sp, #20]
 80091fe:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800933c <_strtod_l+0x584>
 8009202:	6013      	str	r3, [r2, #0]
 8009204:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009206:	2b00      	cmp	r3, #0
 8009208:	f43f ae0f 	beq.w	8008e2a <_strtod_l+0x72>
 800920c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800920e:	9805      	ldr	r0, [sp, #20]
 8009210:	f001 ff2c 	bl	800b06c <_Bfree>
 8009214:	4649      	mov	r1, r9
 8009216:	9805      	ldr	r0, [sp, #20]
 8009218:	f001 ff28 	bl	800b06c <_Bfree>
 800921c:	4641      	mov	r1, r8
 800921e:	9805      	ldr	r0, [sp, #20]
 8009220:	f001 ff24 	bl	800b06c <_Bfree>
 8009224:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009226:	9805      	ldr	r0, [sp, #20]
 8009228:	f001 ff20 	bl	800b06c <_Bfree>
 800922c:	4621      	mov	r1, r4
 800922e:	9805      	ldr	r0, [sp, #20]
 8009230:	f001 ff1c 	bl	800b06c <_Bfree>
 8009234:	e5f9      	b.n	8008e2a <_strtod_l+0x72>
 8009236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009238:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800923c:	4293      	cmp	r3, r2
 800923e:	dbbc      	blt.n	80091ba <_strtod_l+0x402>
 8009240:	4c40      	ldr	r4, [pc, #256]	@ (8009344 <_strtod_l+0x58c>)
 8009242:	f1c5 050f 	rsb	r5, r5, #15
 8009246:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800924a:	4652      	mov	r2, sl
 800924c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009250:	465b      	mov	r3, fp
 8009252:	f7f7 f94b 	bl	80004ec <__aeabi_dmul>
 8009256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009258:	1b5d      	subs	r5, r3, r5
 800925a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800925e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009262:	e791      	b.n	8009188 <_strtod_l+0x3d0>
 8009264:	3316      	adds	r3, #22
 8009266:	dba8      	blt.n	80091ba <_strtod_l+0x402>
 8009268:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800926a:	4650      	mov	r0, sl
 800926c:	eba3 0808 	sub.w	r8, r3, r8
 8009270:	4b34      	ldr	r3, [pc, #208]	@ (8009344 <_strtod_l+0x58c>)
 8009272:	4659      	mov	r1, fp
 8009274:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009278:	e9d8 2300 	ldrd	r2, r3, [r8]
 800927c:	f7f7 fa60 	bl	8000740 <__aeabi_ddiv>
 8009280:	e75d      	b.n	800913e <_strtod_l+0x386>
 8009282:	2300      	movs	r3, #0
 8009284:	4650      	mov	r0, sl
 8009286:	4659      	mov	r1, fp
 8009288:	461e      	mov	r6, r3
 800928a:	4f2f      	ldr	r7, [pc, #188]	@ (8009348 <_strtod_l+0x590>)
 800928c:	1124      	asrs	r4, r4, #4
 800928e:	2c01      	cmp	r4, #1
 8009290:	dc21      	bgt.n	80092d6 <_strtod_l+0x51e>
 8009292:	b10b      	cbz	r3, 8009298 <_strtod_l+0x4e0>
 8009294:	4682      	mov	sl, r0
 8009296:	468b      	mov	fp, r1
 8009298:	492b      	ldr	r1, [pc, #172]	@ (8009348 <_strtod_l+0x590>)
 800929a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800929e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80092a2:	4652      	mov	r2, sl
 80092a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092a8:	465b      	mov	r3, fp
 80092aa:	f7f7 f91f 	bl	80004ec <__aeabi_dmul>
 80092ae:	4b23      	ldr	r3, [pc, #140]	@ (800933c <_strtod_l+0x584>)
 80092b0:	460a      	mov	r2, r1
 80092b2:	400b      	ands	r3, r1
 80092b4:	4925      	ldr	r1, [pc, #148]	@ (800934c <_strtod_l+0x594>)
 80092b6:	4682      	mov	sl, r0
 80092b8:	428b      	cmp	r3, r1
 80092ba:	d898      	bhi.n	80091ee <_strtod_l+0x436>
 80092bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80092c0:	428b      	cmp	r3, r1
 80092c2:	bf86      	itte	hi
 80092c4:	f04f 3aff 	movhi.w	sl, #4294967295
 80092c8:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009350 <_strtod_l+0x598>
 80092cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80092d0:	2300      	movs	r3, #0
 80092d2:	9308      	str	r3, [sp, #32]
 80092d4:	e076      	b.n	80093c4 <_strtod_l+0x60c>
 80092d6:	07e2      	lsls	r2, r4, #31
 80092d8:	d504      	bpl.n	80092e4 <_strtod_l+0x52c>
 80092da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092de:	f7f7 f905 	bl	80004ec <__aeabi_dmul>
 80092e2:	2301      	movs	r3, #1
 80092e4:	3601      	adds	r6, #1
 80092e6:	1064      	asrs	r4, r4, #1
 80092e8:	3708      	adds	r7, #8
 80092ea:	e7d0      	b.n	800928e <_strtod_l+0x4d6>
 80092ec:	d0f0      	beq.n	80092d0 <_strtod_l+0x518>
 80092ee:	4264      	negs	r4, r4
 80092f0:	f014 020f 	ands.w	r2, r4, #15
 80092f4:	d00a      	beq.n	800930c <_strtod_l+0x554>
 80092f6:	4b13      	ldr	r3, [pc, #76]	@ (8009344 <_strtod_l+0x58c>)
 80092f8:	4650      	mov	r0, sl
 80092fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092fe:	4659      	mov	r1, fp
 8009300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009304:	f7f7 fa1c 	bl	8000740 <__aeabi_ddiv>
 8009308:	4682      	mov	sl, r0
 800930a:	468b      	mov	fp, r1
 800930c:	1124      	asrs	r4, r4, #4
 800930e:	d0df      	beq.n	80092d0 <_strtod_l+0x518>
 8009310:	2c1f      	cmp	r4, #31
 8009312:	dd1f      	ble.n	8009354 <_strtod_l+0x59c>
 8009314:	2400      	movs	r4, #0
 8009316:	46a0      	mov	r8, r4
 8009318:	46a1      	mov	r9, r4
 800931a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800931c:	2322      	movs	r3, #34	@ 0x22
 800931e:	9a05      	ldr	r2, [sp, #20]
 8009320:	f04f 0a00 	mov.w	sl, #0
 8009324:	f04f 0b00 	mov.w	fp, #0
 8009328:	6013      	str	r3, [r2, #0]
 800932a:	e76b      	b.n	8009204 <_strtod_l+0x44c>
 800932c:	0800cb5b 	.word	0x0800cb5b
 8009330:	0800cc80 	.word	0x0800cc80
 8009334:	0800cb52 	.word	0x0800cb52
 8009338:	0800cb55 	.word	0x0800cb55
 800933c:	7ff00000 	.word	0x7ff00000
 8009340:	0800cb4f 	.word	0x0800cb4f
 8009344:	0800ce08 	.word	0x0800ce08
 8009348:	0800cde0 	.word	0x0800cde0
 800934c:	7ca00000 	.word	0x7ca00000
 8009350:	7fefffff 	.word	0x7fefffff
 8009354:	f014 0310 	ands.w	r3, r4, #16
 8009358:	bf18      	it	ne
 800935a:	236a      	movne	r3, #106	@ 0x6a
 800935c:	4650      	mov	r0, sl
 800935e:	9308      	str	r3, [sp, #32]
 8009360:	4659      	mov	r1, fp
 8009362:	2300      	movs	r3, #0
 8009364:	4e77      	ldr	r6, [pc, #476]	@ (8009544 <_strtod_l+0x78c>)
 8009366:	07e7      	lsls	r7, r4, #31
 8009368:	d504      	bpl.n	8009374 <_strtod_l+0x5bc>
 800936a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800936e:	f7f7 f8bd 	bl	80004ec <__aeabi_dmul>
 8009372:	2301      	movs	r3, #1
 8009374:	1064      	asrs	r4, r4, #1
 8009376:	f106 0608 	add.w	r6, r6, #8
 800937a:	d1f4      	bne.n	8009366 <_strtod_l+0x5ae>
 800937c:	b10b      	cbz	r3, 8009382 <_strtod_l+0x5ca>
 800937e:	4682      	mov	sl, r0
 8009380:	468b      	mov	fp, r1
 8009382:	9b08      	ldr	r3, [sp, #32]
 8009384:	b1b3      	cbz	r3, 80093b4 <_strtod_l+0x5fc>
 8009386:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800938a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800938e:	2b00      	cmp	r3, #0
 8009390:	4659      	mov	r1, fp
 8009392:	dd0f      	ble.n	80093b4 <_strtod_l+0x5fc>
 8009394:	2b1f      	cmp	r3, #31
 8009396:	dd58      	ble.n	800944a <_strtod_l+0x692>
 8009398:	2b34      	cmp	r3, #52	@ 0x34
 800939a:	bfd8      	it	le
 800939c:	f04f 33ff 	movle.w	r3, #4294967295
 80093a0:	f04f 0a00 	mov.w	sl, #0
 80093a4:	bfcf      	iteee	gt
 80093a6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80093aa:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80093ae:	4093      	lslle	r3, r2
 80093b0:	ea03 0b01 	andle.w	fp, r3, r1
 80093b4:	2200      	movs	r2, #0
 80093b6:	2300      	movs	r3, #0
 80093b8:	4650      	mov	r0, sl
 80093ba:	4659      	mov	r1, fp
 80093bc:	f7f7 fafe 	bl	80009bc <__aeabi_dcmpeq>
 80093c0:	2800      	cmp	r0, #0
 80093c2:	d1a7      	bne.n	8009314 <_strtod_l+0x55c>
 80093c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093c6:	464a      	mov	r2, r9
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80093cc:	462b      	mov	r3, r5
 80093ce:	9805      	ldr	r0, [sp, #20]
 80093d0:	f001 feb4 	bl	800b13c <__s2b>
 80093d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80093d6:	2800      	cmp	r0, #0
 80093d8:	f43f af09 	beq.w	80091ee <_strtod_l+0x436>
 80093dc:	2400      	movs	r4, #0
 80093de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093e2:	2a00      	cmp	r2, #0
 80093e4:	eba3 0308 	sub.w	r3, r3, r8
 80093e8:	bfa8      	it	ge
 80093ea:	2300      	movge	r3, #0
 80093ec:	46a0      	mov	r8, r4
 80093ee:	9312      	str	r3, [sp, #72]	@ 0x48
 80093f0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80093f4:	9316      	str	r3, [sp, #88]	@ 0x58
 80093f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093f8:	9805      	ldr	r0, [sp, #20]
 80093fa:	6859      	ldr	r1, [r3, #4]
 80093fc:	f001 fdf6 	bl	800afec <_Balloc>
 8009400:	4681      	mov	r9, r0
 8009402:	2800      	cmp	r0, #0
 8009404:	f43f aef7 	beq.w	80091f6 <_strtod_l+0x43e>
 8009408:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800940a:	300c      	adds	r0, #12
 800940c:	691a      	ldr	r2, [r3, #16]
 800940e:	f103 010c 	add.w	r1, r3, #12
 8009412:	3202      	adds	r2, #2
 8009414:	0092      	lsls	r2, r2, #2
 8009416:	f7ff fb7c 	bl	8008b12 <memcpy>
 800941a:	ab1c      	add	r3, sp, #112	@ 0x70
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009420:	9300      	str	r3, [sp, #0]
 8009422:	4652      	mov	r2, sl
 8009424:	465b      	mov	r3, fp
 8009426:	9805      	ldr	r0, [sp, #20]
 8009428:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800942c:	f002 f9b2 	bl	800b794 <__d2b>
 8009430:	901a      	str	r0, [sp, #104]	@ 0x68
 8009432:	2800      	cmp	r0, #0
 8009434:	f43f aedf 	beq.w	80091f6 <_strtod_l+0x43e>
 8009438:	2101      	movs	r1, #1
 800943a:	9805      	ldr	r0, [sp, #20]
 800943c:	f001 ff14 	bl	800b268 <__i2b>
 8009440:	4680      	mov	r8, r0
 8009442:	b948      	cbnz	r0, 8009458 <_strtod_l+0x6a0>
 8009444:	f04f 0800 	mov.w	r8, #0
 8009448:	e6d5      	b.n	80091f6 <_strtod_l+0x43e>
 800944a:	f04f 32ff 	mov.w	r2, #4294967295
 800944e:	fa02 f303 	lsl.w	r3, r2, r3
 8009452:	ea03 0a0a 	and.w	sl, r3, sl
 8009456:	e7ad      	b.n	80093b4 <_strtod_l+0x5fc>
 8009458:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800945a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800945c:	2d00      	cmp	r5, #0
 800945e:	bfab      	itete	ge
 8009460:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009462:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009464:	18ef      	addge	r7, r5, r3
 8009466:	1b5e      	sublt	r6, r3, r5
 8009468:	9b08      	ldr	r3, [sp, #32]
 800946a:	bfa8      	it	ge
 800946c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800946e:	eba5 0503 	sub.w	r5, r5, r3
 8009472:	4415      	add	r5, r2
 8009474:	4b34      	ldr	r3, [pc, #208]	@ (8009548 <_strtod_l+0x790>)
 8009476:	f105 35ff 	add.w	r5, r5, #4294967295
 800947a:	bfb8      	it	lt
 800947c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800947e:	429d      	cmp	r5, r3
 8009480:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009484:	da50      	bge.n	8009528 <_strtod_l+0x770>
 8009486:	1b5b      	subs	r3, r3, r5
 8009488:	2b1f      	cmp	r3, #31
 800948a:	f04f 0101 	mov.w	r1, #1
 800948e:	eba2 0203 	sub.w	r2, r2, r3
 8009492:	dc3d      	bgt.n	8009510 <_strtod_l+0x758>
 8009494:	fa01 f303 	lsl.w	r3, r1, r3
 8009498:	9313      	str	r3, [sp, #76]	@ 0x4c
 800949a:	2300      	movs	r3, #0
 800949c:	9310      	str	r3, [sp, #64]	@ 0x40
 800949e:	18bd      	adds	r5, r7, r2
 80094a0:	9b08      	ldr	r3, [sp, #32]
 80094a2:	42af      	cmp	r7, r5
 80094a4:	4416      	add	r6, r2
 80094a6:	441e      	add	r6, r3
 80094a8:	463b      	mov	r3, r7
 80094aa:	bfa8      	it	ge
 80094ac:	462b      	movge	r3, r5
 80094ae:	42b3      	cmp	r3, r6
 80094b0:	bfa8      	it	ge
 80094b2:	4633      	movge	r3, r6
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	bfc2      	ittt	gt
 80094b8:	1aed      	subgt	r5, r5, r3
 80094ba:	1af6      	subgt	r6, r6, r3
 80094bc:	1aff      	subgt	r7, r7, r3
 80094be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	dd16      	ble.n	80094f2 <_strtod_l+0x73a>
 80094c4:	4641      	mov	r1, r8
 80094c6:	461a      	mov	r2, r3
 80094c8:	9805      	ldr	r0, [sp, #20]
 80094ca:	f001 ff85 	bl	800b3d8 <__pow5mult>
 80094ce:	4680      	mov	r8, r0
 80094d0:	2800      	cmp	r0, #0
 80094d2:	d0b7      	beq.n	8009444 <_strtod_l+0x68c>
 80094d4:	4601      	mov	r1, r0
 80094d6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80094d8:	9805      	ldr	r0, [sp, #20]
 80094da:	f001 fedb 	bl	800b294 <__multiply>
 80094de:	900a      	str	r0, [sp, #40]	@ 0x28
 80094e0:	2800      	cmp	r0, #0
 80094e2:	f43f ae88 	beq.w	80091f6 <_strtod_l+0x43e>
 80094e6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094e8:	9805      	ldr	r0, [sp, #20]
 80094ea:	f001 fdbf 	bl	800b06c <_Bfree>
 80094ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80094f2:	2d00      	cmp	r5, #0
 80094f4:	dc1d      	bgt.n	8009532 <_strtod_l+0x77a>
 80094f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	dd27      	ble.n	800954c <_strtod_l+0x794>
 80094fc:	4649      	mov	r1, r9
 80094fe:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009500:	9805      	ldr	r0, [sp, #20]
 8009502:	f001 ff69 	bl	800b3d8 <__pow5mult>
 8009506:	4681      	mov	r9, r0
 8009508:	bb00      	cbnz	r0, 800954c <_strtod_l+0x794>
 800950a:	f04f 0900 	mov.w	r9, #0
 800950e:	e672      	b.n	80091f6 <_strtod_l+0x43e>
 8009510:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009514:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009518:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800951c:	35e2      	adds	r5, #226	@ 0xe2
 800951e:	fa01 f305 	lsl.w	r3, r1, r5
 8009522:	9310      	str	r3, [sp, #64]	@ 0x40
 8009524:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009526:	e7ba      	b.n	800949e <_strtod_l+0x6e6>
 8009528:	2300      	movs	r3, #0
 800952a:	9310      	str	r3, [sp, #64]	@ 0x40
 800952c:	2301      	movs	r3, #1
 800952e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009530:	e7b5      	b.n	800949e <_strtod_l+0x6e6>
 8009532:	462a      	mov	r2, r5
 8009534:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009536:	9805      	ldr	r0, [sp, #20]
 8009538:	f001 ffa8 	bl	800b48c <__lshift>
 800953c:	901a      	str	r0, [sp, #104]	@ 0x68
 800953e:	2800      	cmp	r0, #0
 8009540:	d1d9      	bne.n	80094f6 <_strtod_l+0x73e>
 8009542:	e658      	b.n	80091f6 <_strtod_l+0x43e>
 8009544:	0800cca8 	.word	0x0800cca8
 8009548:	fffffc02 	.word	0xfffffc02
 800954c:	2e00      	cmp	r6, #0
 800954e:	dd07      	ble.n	8009560 <_strtod_l+0x7a8>
 8009550:	4649      	mov	r1, r9
 8009552:	4632      	mov	r2, r6
 8009554:	9805      	ldr	r0, [sp, #20]
 8009556:	f001 ff99 	bl	800b48c <__lshift>
 800955a:	4681      	mov	r9, r0
 800955c:	2800      	cmp	r0, #0
 800955e:	d0d4      	beq.n	800950a <_strtod_l+0x752>
 8009560:	2f00      	cmp	r7, #0
 8009562:	dd08      	ble.n	8009576 <_strtod_l+0x7be>
 8009564:	4641      	mov	r1, r8
 8009566:	463a      	mov	r2, r7
 8009568:	9805      	ldr	r0, [sp, #20]
 800956a:	f001 ff8f 	bl	800b48c <__lshift>
 800956e:	4680      	mov	r8, r0
 8009570:	2800      	cmp	r0, #0
 8009572:	f43f ae40 	beq.w	80091f6 <_strtod_l+0x43e>
 8009576:	464a      	mov	r2, r9
 8009578:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800957a:	9805      	ldr	r0, [sp, #20]
 800957c:	f002 f80e 	bl	800b59c <__mdiff>
 8009580:	4604      	mov	r4, r0
 8009582:	2800      	cmp	r0, #0
 8009584:	f43f ae37 	beq.w	80091f6 <_strtod_l+0x43e>
 8009588:	68c3      	ldr	r3, [r0, #12]
 800958a:	4641      	mov	r1, r8
 800958c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800958e:	2300      	movs	r3, #0
 8009590:	60c3      	str	r3, [r0, #12]
 8009592:	f001 ffe7 	bl	800b564 <__mcmp>
 8009596:	2800      	cmp	r0, #0
 8009598:	da3d      	bge.n	8009616 <_strtod_l+0x85e>
 800959a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800959c:	ea53 030a 	orrs.w	r3, r3, sl
 80095a0:	d163      	bne.n	800966a <_strtod_l+0x8b2>
 80095a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d15f      	bne.n	800966a <_strtod_l+0x8b2>
 80095aa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80095ae:	0d1b      	lsrs	r3, r3, #20
 80095b0:	051b      	lsls	r3, r3, #20
 80095b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80095b6:	d958      	bls.n	800966a <_strtod_l+0x8b2>
 80095b8:	6963      	ldr	r3, [r4, #20]
 80095ba:	b913      	cbnz	r3, 80095c2 <_strtod_l+0x80a>
 80095bc:	6923      	ldr	r3, [r4, #16]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	dd53      	ble.n	800966a <_strtod_l+0x8b2>
 80095c2:	4621      	mov	r1, r4
 80095c4:	2201      	movs	r2, #1
 80095c6:	9805      	ldr	r0, [sp, #20]
 80095c8:	f001 ff60 	bl	800b48c <__lshift>
 80095cc:	4641      	mov	r1, r8
 80095ce:	4604      	mov	r4, r0
 80095d0:	f001 ffc8 	bl	800b564 <__mcmp>
 80095d4:	2800      	cmp	r0, #0
 80095d6:	dd48      	ble.n	800966a <_strtod_l+0x8b2>
 80095d8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80095dc:	9a08      	ldr	r2, [sp, #32]
 80095de:	0d1b      	lsrs	r3, r3, #20
 80095e0:	051b      	lsls	r3, r3, #20
 80095e2:	2a00      	cmp	r2, #0
 80095e4:	d062      	beq.n	80096ac <_strtod_l+0x8f4>
 80095e6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80095ea:	d85f      	bhi.n	80096ac <_strtod_l+0x8f4>
 80095ec:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80095f0:	f67f ae94 	bls.w	800931c <_strtod_l+0x564>
 80095f4:	4650      	mov	r0, sl
 80095f6:	4659      	mov	r1, fp
 80095f8:	4ba3      	ldr	r3, [pc, #652]	@ (8009888 <_strtod_l+0xad0>)
 80095fa:	2200      	movs	r2, #0
 80095fc:	f7f6 ff76 	bl	80004ec <__aeabi_dmul>
 8009600:	4ba2      	ldr	r3, [pc, #648]	@ (800988c <_strtod_l+0xad4>)
 8009602:	4682      	mov	sl, r0
 8009604:	400b      	ands	r3, r1
 8009606:	468b      	mov	fp, r1
 8009608:	2b00      	cmp	r3, #0
 800960a:	f47f adff 	bne.w	800920c <_strtod_l+0x454>
 800960e:	2322      	movs	r3, #34	@ 0x22
 8009610:	9a05      	ldr	r2, [sp, #20]
 8009612:	6013      	str	r3, [r2, #0]
 8009614:	e5fa      	b.n	800920c <_strtod_l+0x454>
 8009616:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800961a:	d165      	bne.n	80096e8 <_strtod_l+0x930>
 800961c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800961e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009622:	b35a      	cbz	r2, 800967c <_strtod_l+0x8c4>
 8009624:	4a9a      	ldr	r2, [pc, #616]	@ (8009890 <_strtod_l+0xad8>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d12b      	bne.n	8009682 <_strtod_l+0x8ca>
 800962a:	9b08      	ldr	r3, [sp, #32]
 800962c:	4651      	mov	r1, sl
 800962e:	b303      	cbz	r3, 8009672 <_strtod_l+0x8ba>
 8009630:	465a      	mov	r2, fp
 8009632:	4b96      	ldr	r3, [pc, #600]	@ (800988c <_strtod_l+0xad4>)
 8009634:	4013      	ands	r3, r2
 8009636:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800963a:	f04f 32ff 	mov.w	r2, #4294967295
 800963e:	d81b      	bhi.n	8009678 <_strtod_l+0x8c0>
 8009640:	0d1b      	lsrs	r3, r3, #20
 8009642:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009646:	fa02 f303 	lsl.w	r3, r2, r3
 800964a:	4299      	cmp	r1, r3
 800964c:	d119      	bne.n	8009682 <_strtod_l+0x8ca>
 800964e:	4b91      	ldr	r3, [pc, #580]	@ (8009894 <_strtod_l+0xadc>)
 8009650:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009652:	429a      	cmp	r2, r3
 8009654:	d102      	bne.n	800965c <_strtod_l+0x8a4>
 8009656:	3101      	adds	r1, #1
 8009658:	f43f adcd 	beq.w	80091f6 <_strtod_l+0x43e>
 800965c:	f04f 0a00 	mov.w	sl, #0
 8009660:	4b8a      	ldr	r3, [pc, #552]	@ (800988c <_strtod_l+0xad4>)
 8009662:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009664:	401a      	ands	r2, r3
 8009666:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800966a:	9b08      	ldr	r3, [sp, #32]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d1c1      	bne.n	80095f4 <_strtod_l+0x83c>
 8009670:	e5cc      	b.n	800920c <_strtod_l+0x454>
 8009672:	f04f 33ff 	mov.w	r3, #4294967295
 8009676:	e7e8      	b.n	800964a <_strtod_l+0x892>
 8009678:	4613      	mov	r3, r2
 800967a:	e7e6      	b.n	800964a <_strtod_l+0x892>
 800967c:	ea53 030a 	orrs.w	r3, r3, sl
 8009680:	d0aa      	beq.n	80095d8 <_strtod_l+0x820>
 8009682:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009684:	b1db      	cbz	r3, 80096be <_strtod_l+0x906>
 8009686:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009688:	4213      	tst	r3, r2
 800968a:	d0ee      	beq.n	800966a <_strtod_l+0x8b2>
 800968c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800968e:	4650      	mov	r0, sl
 8009690:	4659      	mov	r1, fp
 8009692:	9a08      	ldr	r2, [sp, #32]
 8009694:	b1bb      	cbz	r3, 80096c6 <_strtod_l+0x90e>
 8009696:	f7ff fb6b 	bl	8008d70 <sulp>
 800969a:	4602      	mov	r2, r0
 800969c:	460b      	mov	r3, r1
 800969e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096a2:	f7f6 fd6d 	bl	8000180 <__adddf3>
 80096a6:	4682      	mov	sl, r0
 80096a8:	468b      	mov	fp, r1
 80096aa:	e7de      	b.n	800966a <_strtod_l+0x8b2>
 80096ac:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80096b0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80096b4:	f04f 3aff 	mov.w	sl, #4294967295
 80096b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80096bc:	e7d5      	b.n	800966a <_strtod_l+0x8b2>
 80096be:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80096c0:	ea13 0f0a 	tst.w	r3, sl
 80096c4:	e7e1      	b.n	800968a <_strtod_l+0x8d2>
 80096c6:	f7ff fb53 	bl	8008d70 <sulp>
 80096ca:	4602      	mov	r2, r0
 80096cc:	460b      	mov	r3, r1
 80096ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096d2:	f7f6 fd53 	bl	800017c <__aeabi_dsub>
 80096d6:	2200      	movs	r2, #0
 80096d8:	2300      	movs	r3, #0
 80096da:	4682      	mov	sl, r0
 80096dc:	468b      	mov	fp, r1
 80096de:	f7f7 f96d 	bl	80009bc <__aeabi_dcmpeq>
 80096e2:	2800      	cmp	r0, #0
 80096e4:	d0c1      	beq.n	800966a <_strtod_l+0x8b2>
 80096e6:	e619      	b.n	800931c <_strtod_l+0x564>
 80096e8:	4641      	mov	r1, r8
 80096ea:	4620      	mov	r0, r4
 80096ec:	f002 f8aa 	bl	800b844 <__ratio>
 80096f0:	2200      	movs	r2, #0
 80096f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80096f6:	4606      	mov	r6, r0
 80096f8:	460f      	mov	r7, r1
 80096fa:	f7f7 f973 	bl	80009e4 <__aeabi_dcmple>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d06d      	beq.n	80097de <_strtod_l+0xa26>
 8009702:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009704:	2b00      	cmp	r3, #0
 8009706:	d178      	bne.n	80097fa <_strtod_l+0xa42>
 8009708:	f1ba 0f00 	cmp.w	sl, #0
 800970c:	d156      	bne.n	80097bc <_strtod_l+0xa04>
 800970e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009710:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009714:	2b00      	cmp	r3, #0
 8009716:	d158      	bne.n	80097ca <_strtod_l+0xa12>
 8009718:	2200      	movs	r2, #0
 800971a:	4630      	mov	r0, r6
 800971c:	4639      	mov	r1, r7
 800971e:	4b5e      	ldr	r3, [pc, #376]	@ (8009898 <_strtod_l+0xae0>)
 8009720:	f7f7 f956 	bl	80009d0 <__aeabi_dcmplt>
 8009724:	2800      	cmp	r0, #0
 8009726:	d157      	bne.n	80097d8 <_strtod_l+0xa20>
 8009728:	4630      	mov	r0, r6
 800972a:	4639      	mov	r1, r7
 800972c:	2200      	movs	r2, #0
 800972e:	4b5b      	ldr	r3, [pc, #364]	@ (800989c <_strtod_l+0xae4>)
 8009730:	f7f6 fedc 	bl	80004ec <__aeabi_dmul>
 8009734:	4606      	mov	r6, r0
 8009736:	460f      	mov	r7, r1
 8009738:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800973c:	9606      	str	r6, [sp, #24]
 800973e:	9307      	str	r3, [sp, #28]
 8009740:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009744:	4d51      	ldr	r5, [pc, #324]	@ (800988c <_strtod_l+0xad4>)
 8009746:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800974a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800974c:	401d      	ands	r5, r3
 800974e:	4b54      	ldr	r3, [pc, #336]	@ (80098a0 <_strtod_l+0xae8>)
 8009750:	429d      	cmp	r5, r3
 8009752:	f040 80ab 	bne.w	80098ac <_strtod_l+0xaf4>
 8009756:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009758:	4650      	mov	r0, sl
 800975a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800975e:	4659      	mov	r1, fp
 8009760:	f001 ffb0 	bl	800b6c4 <__ulp>
 8009764:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009768:	f7f6 fec0 	bl	80004ec <__aeabi_dmul>
 800976c:	4652      	mov	r2, sl
 800976e:	465b      	mov	r3, fp
 8009770:	f7f6 fd06 	bl	8000180 <__adddf3>
 8009774:	460b      	mov	r3, r1
 8009776:	4945      	ldr	r1, [pc, #276]	@ (800988c <_strtod_l+0xad4>)
 8009778:	4a4a      	ldr	r2, [pc, #296]	@ (80098a4 <_strtod_l+0xaec>)
 800977a:	4019      	ands	r1, r3
 800977c:	4291      	cmp	r1, r2
 800977e:	4682      	mov	sl, r0
 8009780:	d942      	bls.n	8009808 <_strtod_l+0xa50>
 8009782:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009784:	4b43      	ldr	r3, [pc, #268]	@ (8009894 <_strtod_l+0xadc>)
 8009786:	429a      	cmp	r2, r3
 8009788:	d103      	bne.n	8009792 <_strtod_l+0x9da>
 800978a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800978c:	3301      	adds	r3, #1
 800978e:	f43f ad32 	beq.w	80091f6 <_strtod_l+0x43e>
 8009792:	f04f 3aff 	mov.w	sl, #4294967295
 8009796:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009894 <_strtod_l+0xadc>
 800979a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800979c:	9805      	ldr	r0, [sp, #20]
 800979e:	f001 fc65 	bl	800b06c <_Bfree>
 80097a2:	4649      	mov	r1, r9
 80097a4:	9805      	ldr	r0, [sp, #20]
 80097a6:	f001 fc61 	bl	800b06c <_Bfree>
 80097aa:	4641      	mov	r1, r8
 80097ac:	9805      	ldr	r0, [sp, #20]
 80097ae:	f001 fc5d 	bl	800b06c <_Bfree>
 80097b2:	4621      	mov	r1, r4
 80097b4:	9805      	ldr	r0, [sp, #20]
 80097b6:	f001 fc59 	bl	800b06c <_Bfree>
 80097ba:	e61c      	b.n	80093f6 <_strtod_l+0x63e>
 80097bc:	f1ba 0f01 	cmp.w	sl, #1
 80097c0:	d103      	bne.n	80097ca <_strtod_l+0xa12>
 80097c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	f43f ada9 	beq.w	800931c <_strtod_l+0x564>
 80097ca:	2200      	movs	r2, #0
 80097cc:	4b36      	ldr	r3, [pc, #216]	@ (80098a8 <_strtod_l+0xaf0>)
 80097ce:	2600      	movs	r6, #0
 80097d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80097d4:	4f30      	ldr	r7, [pc, #192]	@ (8009898 <_strtod_l+0xae0>)
 80097d6:	e7b3      	b.n	8009740 <_strtod_l+0x988>
 80097d8:	2600      	movs	r6, #0
 80097da:	4f30      	ldr	r7, [pc, #192]	@ (800989c <_strtod_l+0xae4>)
 80097dc:	e7ac      	b.n	8009738 <_strtod_l+0x980>
 80097de:	4630      	mov	r0, r6
 80097e0:	4639      	mov	r1, r7
 80097e2:	4b2e      	ldr	r3, [pc, #184]	@ (800989c <_strtod_l+0xae4>)
 80097e4:	2200      	movs	r2, #0
 80097e6:	f7f6 fe81 	bl	80004ec <__aeabi_dmul>
 80097ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ec:	4606      	mov	r6, r0
 80097ee:	460f      	mov	r7, r1
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d0a1      	beq.n	8009738 <_strtod_l+0x980>
 80097f4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80097f8:	e7a2      	b.n	8009740 <_strtod_l+0x988>
 80097fa:	2200      	movs	r2, #0
 80097fc:	4b26      	ldr	r3, [pc, #152]	@ (8009898 <_strtod_l+0xae0>)
 80097fe:	4616      	mov	r6, r2
 8009800:	461f      	mov	r7, r3
 8009802:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009806:	e79b      	b.n	8009740 <_strtod_l+0x988>
 8009808:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800980c:	9b08      	ldr	r3, [sp, #32]
 800980e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1c1      	bne.n	800979a <_strtod_l+0x9e2>
 8009816:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800981a:	0d1b      	lsrs	r3, r3, #20
 800981c:	051b      	lsls	r3, r3, #20
 800981e:	429d      	cmp	r5, r3
 8009820:	d1bb      	bne.n	800979a <_strtod_l+0x9e2>
 8009822:	4630      	mov	r0, r6
 8009824:	4639      	mov	r1, r7
 8009826:	f7f7 f9f7 	bl	8000c18 <__aeabi_d2lz>
 800982a:	f7f6 fe31 	bl	8000490 <__aeabi_l2d>
 800982e:	4602      	mov	r2, r0
 8009830:	460b      	mov	r3, r1
 8009832:	4630      	mov	r0, r6
 8009834:	4639      	mov	r1, r7
 8009836:	f7f6 fca1 	bl	800017c <__aeabi_dsub>
 800983a:	460b      	mov	r3, r1
 800983c:	4602      	mov	r2, r0
 800983e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009842:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009846:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009848:	ea46 060a 	orr.w	r6, r6, sl
 800984c:	431e      	orrs	r6, r3
 800984e:	d06a      	beq.n	8009926 <_strtod_l+0xb6e>
 8009850:	a309      	add	r3, pc, #36	@ (adr r3, 8009878 <_strtod_l+0xac0>)
 8009852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009856:	f7f7 f8bb 	bl	80009d0 <__aeabi_dcmplt>
 800985a:	2800      	cmp	r0, #0
 800985c:	f47f acd6 	bne.w	800920c <_strtod_l+0x454>
 8009860:	a307      	add	r3, pc, #28	@ (adr r3, 8009880 <_strtod_l+0xac8>)
 8009862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009866:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800986a:	f7f7 f8cf 	bl	8000a0c <__aeabi_dcmpgt>
 800986e:	2800      	cmp	r0, #0
 8009870:	d093      	beq.n	800979a <_strtod_l+0x9e2>
 8009872:	e4cb      	b.n	800920c <_strtod_l+0x454>
 8009874:	f3af 8000 	nop.w
 8009878:	94a03595 	.word	0x94a03595
 800987c:	3fdfffff 	.word	0x3fdfffff
 8009880:	35afe535 	.word	0x35afe535
 8009884:	3fe00000 	.word	0x3fe00000
 8009888:	39500000 	.word	0x39500000
 800988c:	7ff00000 	.word	0x7ff00000
 8009890:	000fffff 	.word	0x000fffff
 8009894:	7fefffff 	.word	0x7fefffff
 8009898:	3ff00000 	.word	0x3ff00000
 800989c:	3fe00000 	.word	0x3fe00000
 80098a0:	7fe00000 	.word	0x7fe00000
 80098a4:	7c9fffff 	.word	0x7c9fffff
 80098a8:	bff00000 	.word	0xbff00000
 80098ac:	9b08      	ldr	r3, [sp, #32]
 80098ae:	b323      	cbz	r3, 80098fa <_strtod_l+0xb42>
 80098b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80098b4:	d821      	bhi.n	80098fa <_strtod_l+0xb42>
 80098b6:	a328      	add	r3, pc, #160	@ (adr r3, 8009958 <_strtod_l+0xba0>)
 80098b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098bc:	4630      	mov	r0, r6
 80098be:	4639      	mov	r1, r7
 80098c0:	f7f7 f890 	bl	80009e4 <__aeabi_dcmple>
 80098c4:	b1a0      	cbz	r0, 80098f0 <_strtod_l+0xb38>
 80098c6:	4639      	mov	r1, r7
 80098c8:	4630      	mov	r0, r6
 80098ca:	f7f7 f8bf 	bl	8000a4c <__aeabi_d2uiz>
 80098ce:	2801      	cmp	r0, #1
 80098d0:	bf38      	it	cc
 80098d2:	2001      	movcc	r0, #1
 80098d4:	f7f6 fd90 	bl	80003f8 <__aeabi_ui2d>
 80098d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098da:	4606      	mov	r6, r0
 80098dc:	460f      	mov	r7, r1
 80098de:	b9fb      	cbnz	r3, 8009920 <_strtod_l+0xb68>
 80098e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80098e4:	9014      	str	r0, [sp, #80]	@ 0x50
 80098e6:	9315      	str	r3, [sp, #84]	@ 0x54
 80098e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80098ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80098f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80098f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80098f6:	1b5b      	subs	r3, r3, r5
 80098f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80098fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009902:	f001 fedf 	bl	800b6c4 <__ulp>
 8009906:	4602      	mov	r2, r0
 8009908:	460b      	mov	r3, r1
 800990a:	4650      	mov	r0, sl
 800990c:	4659      	mov	r1, fp
 800990e:	f7f6 fded 	bl	80004ec <__aeabi_dmul>
 8009912:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009916:	f7f6 fc33 	bl	8000180 <__adddf3>
 800991a:	4682      	mov	sl, r0
 800991c:	468b      	mov	fp, r1
 800991e:	e775      	b.n	800980c <_strtod_l+0xa54>
 8009920:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009924:	e7e0      	b.n	80098e8 <_strtod_l+0xb30>
 8009926:	a30e      	add	r3, pc, #56	@ (adr r3, 8009960 <_strtod_l+0xba8>)
 8009928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992c:	f7f7 f850 	bl	80009d0 <__aeabi_dcmplt>
 8009930:	e79d      	b.n	800986e <_strtod_l+0xab6>
 8009932:	2300      	movs	r3, #0
 8009934:	930e      	str	r3, [sp, #56]	@ 0x38
 8009936:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009938:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800993a:	6013      	str	r3, [r2, #0]
 800993c:	f7ff ba79 	b.w	8008e32 <_strtod_l+0x7a>
 8009940:	2a65      	cmp	r2, #101	@ 0x65
 8009942:	f43f ab72 	beq.w	800902a <_strtod_l+0x272>
 8009946:	2a45      	cmp	r2, #69	@ 0x45
 8009948:	f43f ab6f 	beq.w	800902a <_strtod_l+0x272>
 800994c:	2301      	movs	r3, #1
 800994e:	f7ff bbaa 	b.w	80090a6 <_strtod_l+0x2ee>
 8009952:	bf00      	nop
 8009954:	f3af 8000 	nop.w
 8009958:	ffc00000 	.word	0xffc00000
 800995c:	41dfffff 	.word	0x41dfffff
 8009960:	94a03595 	.word	0x94a03595
 8009964:	3fcfffff 	.word	0x3fcfffff

08009968 <_strtod_r>:
 8009968:	4b01      	ldr	r3, [pc, #4]	@ (8009970 <_strtod_r+0x8>)
 800996a:	f7ff ba25 	b.w	8008db8 <_strtod_l>
 800996e:	bf00      	nop
 8009970:	2000006c 	.word	0x2000006c

08009974 <_strtol_l.isra.0>:
 8009974:	2b24      	cmp	r3, #36	@ 0x24
 8009976:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800997a:	4686      	mov	lr, r0
 800997c:	4690      	mov	r8, r2
 800997e:	d801      	bhi.n	8009984 <_strtol_l.isra.0+0x10>
 8009980:	2b01      	cmp	r3, #1
 8009982:	d106      	bne.n	8009992 <_strtol_l.isra.0+0x1e>
 8009984:	f7ff f898 	bl	8008ab8 <__errno>
 8009988:	2316      	movs	r3, #22
 800998a:	6003      	str	r3, [r0, #0]
 800998c:	2000      	movs	r0, #0
 800998e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009992:	460d      	mov	r5, r1
 8009994:	4833      	ldr	r0, [pc, #204]	@ (8009a64 <_strtol_l.isra.0+0xf0>)
 8009996:	462a      	mov	r2, r5
 8009998:	f815 4b01 	ldrb.w	r4, [r5], #1
 800999c:	5d06      	ldrb	r6, [r0, r4]
 800999e:	f016 0608 	ands.w	r6, r6, #8
 80099a2:	d1f8      	bne.n	8009996 <_strtol_l.isra.0+0x22>
 80099a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80099a6:	d110      	bne.n	80099ca <_strtol_l.isra.0+0x56>
 80099a8:	2601      	movs	r6, #1
 80099aa:	782c      	ldrb	r4, [r5, #0]
 80099ac:	1c95      	adds	r5, r2, #2
 80099ae:	f033 0210 	bics.w	r2, r3, #16
 80099b2:	d115      	bne.n	80099e0 <_strtol_l.isra.0+0x6c>
 80099b4:	2c30      	cmp	r4, #48	@ 0x30
 80099b6:	d10d      	bne.n	80099d4 <_strtol_l.isra.0+0x60>
 80099b8:	782a      	ldrb	r2, [r5, #0]
 80099ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80099be:	2a58      	cmp	r2, #88	@ 0x58
 80099c0:	d108      	bne.n	80099d4 <_strtol_l.isra.0+0x60>
 80099c2:	786c      	ldrb	r4, [r5, #1]
 80099c4:	3502      	adds	r5, #2
 80099c6:	2310      	movs	r3, #16
 80099c8:	e00a      	b.n	80099e0 <_strtol_l.isra.0+0x6c>
 80099ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80099cc:	bf04      	itt	eq
 80099ce:	782c      	ldrbeq	r4, [r5, #0]
 80099d0:	1c95      	addeq	r5, r2, #2
 80099d2:	e7ec      	b.n	80099ae <_strtol_l.isra.0+0x3a>
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d1f6      	bne.n	80099c6 <_strtol_l.isra.0+0x52>
 80099d8:	2c30      	cmp	r4, #48	@ 0x30
 80099da:	bf14      	ite	ne
 80099dc:	230a      	movne	r3, #10
 80099de:	2308      	moveq	r3, #8
 80099e0:	2200      	movs	r2, #0
 80099e2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80099e6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80099ea:	fbbc f9f3 	udiv	r9, ip, r3
 80099ee:	4610      	mov	r0, r2
 80099f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80099f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80099f8:	2f09      	cmp	r7, #9
 80099fa:	d80f      	bhi.n	8009a1c <_strtol_l.isra.0+0xa8>
 80099fc:	463c      	mov	r4, r7
 80099fe:	42a3      	cmp	r3, r4
 8009a00:	dd1b      	ble.n	8009a3a <_strtol_l.isra.0+0xc6>
 8009a02:	1c57      	adds	r7, r2, #1
 8009a04:	d007      	beq.n	8009a16 <_strtol_l.isra.0+0xa2>
 8009a06:	4581      	cmp	r9, r0
 8009a08:	d314      	bcc.n	8009a34 <_strtol_l.isra.0+0xc0>
 8009a0a:	d101      	bne.n	8009a10 <_strtol_l.isra.0+0x9c>
 8009a0c:	45a2      	cmp	sl, r4
 8009a0e:	db11      	blt.n	8009a34 <_strtol_l.isra.0+0xc0>
 8009a10:	2201      	movs	r2, #1
 8009a12:	fb00 4003 	mla	r0, r0, r3, r4
 8009a16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a1a:	e7eb      	b.n	80099f4 <_strtol_l.isra.0+0x80>
 8009a1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009a20:	2f19      	cmp	r7, #25
 8009a22:	d801      	bhi.n	8009a28 <_strtol_l.isra.0+0xb4>
 8009a24:	3c37      	subs	r4, #55	@ 0x37
 8009a26:	e7ea      	b.n	80099fe <_strtol_l.isra.0+0x8a>
 8009a28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009a2c:	2f19      	cmp	r7, #25
 8009a2e:	d804      	bhi.n	8009a3a <_strtol_l.isra.0+0xc6>
 8009a30:	3c57      	subs	r4, #87	@ 0x57
 8009a32:	e7e4      	b.n	80099fe <_strtol_l.isra.0+0x8a>
 8009a34:	f04f 32ff 	mov.w	r2, #4294967295
 8009a38:	e7ed      	b.n	8009a16 <_strtol_l.isra.0+0xa2>
 8009a3a:	1c53      	adds	r3, r2, #1
 8009a3c:	d108      	bne.n	8009a50 <_strtol_l.isra.0+0xdc>
 8009a3e:	2322      	movs	r3, #34	@ 0x22
 8009a40:	4660      	mov	r0, ip
 8009a42:	f8ce 3000 	str.w	r3, [lr]
 8009a46:	f1b8 0f00 	cmp.w	r8, #0
 8009a4a:	d0a0      	beq.n	800998e <_strtol_l.isra.0+0x1a>
 8009a4c:	1e69      	subs	r1, r5, #1
 8009a4e:	e006      	b.n	8009a5e <_strtol_l.isra.0+0xea>
 8009a50:	b106      	cbz	r6, 8009a54 <_strtol_l.isra.0+0xe0>
 8009a52:	4240      	negs	r0, r0
 8009a54:	f1b8 0f00 	cmp.w	r8, #0
 8009a58:	d099      	beq.n	800998e <_strtol_l.isra.0+0x1a>
 8009a5a:	2a00      	cmp	r2, #0
 8009a5c:	d1f6      	bne.n	8009a4c <_strtol_l.isra.0+0xd8>
 8009a5e:	f8c8 1000 	str.w	r1, [r8]
 8009a62:	e794      	b.n	800998e <_strtol_l.isra.0+0x1a>
 8009a64:	0800ccd1 	.word	0x0800ccd1

08009a68 <_strtol_r>:
 8009a68:	f7ff bf84 	b.w	8009974 <_strtol_l.isra.0>

08009a6c <__ssputs_r>:
 8009a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a70:	461f      	mov	r7, r3
 8009a72:	688e      	ldr	r6, [r1, #8]
 8009a74:	4682      	mov	sl, r0
 8009a76:	42be      	cmp	r6, r7
 8009a78:	460c      	mov	r4, r1
 8009a7a:	4690      	mov	r8, r2
 8009a7c:	680b      	ldr	r3, [r1, #0]
 8009a7e:	d82d      	bhi.n	8009adc <__ssputs_r+0x70>
 8009a80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a88:	d026      	beq.n	8009ad8 <__ssputs_r+0x6c>
 8009a8a:	6965      	ldr	r5, [r4, #20]
 8009a8c:	6909      	ldr	r1, [r1, #16]
 8009a8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a92:	eba3 0901 	sub.w	r9, r3, r1
 8009a96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a9a:	1c7b      	adds	r3, r7, #1
 8009a9c:	444b      	add	r3, r9
 8009a9e:	106d      	asrs	r5, r5, #1
 8009aa0:	429d      	cmp	r5, r3
 8009aa2:	bf38      	it	cc
 8009aa4:	461d      	movcc	r5, r3
 8009aa6:	0553      	lsls	r3, r2, #21
 8009aa8:	d527      	bpl.n	8009afa <__ssputs_r+0x8e>
 8009aaa:	4629      	mov	r1, r5
 8009aac:	f7ff f8d4 	bl	8008c58 <_malloc_r>
 8009ab0:	4606      	mov	r6, r0
 8009ab2:	b360      	cbz	r0, 8009b0e <__ssputs_r+0xa2>
 8009ab4:	464a      	mov	r2, r9
 8009ab6:	6921      	ldr	r1, [r4, #16]
 8009ab8:	f7ff f82b 	bl	8008b12 <memcpy>
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	6126      	str	r6, [r4, #16]
 8009aca:	444e      	add	r6, r9
 8009acc:	6026      	str	r6, [r4, #0]
 8009ace:	463e      	mov	r6, r7
 8009ad0:	6165      	str	r5, [r4, #20]
 8009ad2:	eba5 0509 	sub.w	r5, r5, r9
 8009ad6:	60a5      	str	r5, [r4, #8]
 8009ad8:	42be      	cmp	r6, r7
 8009ada:	d900      	bls.n	8009ade <__ssputs_r+0x72>
 8009adc:	463e      	mov	r6, r7
 8009ade:	4632      	mov	r2, r6
 8009ae0:	4641      	mov	r1, r8
 8009ae2:	6820      	ldr	r0, [r4, #0]
 8009ae4:	f000 feef 	bl	800a8c6 <memmove>
 8009ae8:	2000      	movs	r0, #0
 8009aea:	68a3      	ldr	r3, [r4, #8]
 8009aec:	1b9b      	subs	r3, r3, r6
 8009aee:	60a3      	str	r3, [r4, #8]
 8009af0:	6823      	ldr	r3, [r4, #0]
 8009af2:	4433      	add	r3, r6
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009afa:	462a      	mov	r2, r5
 8009afc:	f001 ff16 	bl	800b92c <_realloc_r>
 8009b00:	4606      	mov	r6, r0
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d1e0      	bne.n	8009ac8 <__ssputs_r+0x5c>
 8009b06:	4650      	mov	r0, sl
 8009b08:	6921      	ldr	r1, [r4, #16]
 8009b0a:	f7ff f833 	bl	8008b74 <_free_r>
 8009b0e:	230c      	movs	r3, #12
 8009b10:	f8ca 3000 	str.w	r3, [sl]
 8009b14:	89a3      	ldrh	r3, [r4, #12]
 8009b16:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b1e:	81a3      	strh	r3, [r4, #12]
 8009b20:	e7e9      	b.n	8009af6 <__ssputs_r+0x8a>
	...

08009b24 <_svfiprintf_r>:
 8009b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	4698      	mov	r8, r3
 8009b2a:	898b      	ldrh	r3, [r1, #12]
 8009b2c:	4607      	mov	r7, r0
 8009b2e:	061b      	lsls	r3, r3, #24
 8009b30:	460d      	mov	r5, r1
 8009b32:	4614      	mov	r4, r2
 8009b34:	b09d      	sub	sp, #116	@ 0x74
 8009b36:	d510      	bpl.n	8009b5a <_svfiprintf_r+0x36>
 8009b38:	690b      	ldr	r3, [r1, #16]
 8009b3a:	b973      	cbnz	r3, 8009b5a <_svfiprintf_r+0x36>
 8009b3c:	2140      	movs	r1, #64	@ 0x40
 8009b3e:	f7ff f88b 	bl	8008c58 <_malloc_r>
 8009b42:	6028      	str	r0, [r5, #0]
 8009b44:	6128      	str	r0, [r5, #16]
 8009b46:	b930      	cbnz	r0, 8009b56 <_svfiprintf_r+0x32>
 8009b48:	230c      	movs	r3, #12
 8009b4a:	603b      	str	r3, [r7, #0]
 8009b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b50:	b01d      	add	sp, #116	@ 0x74
 8009b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b56:	2340      	movs	r3, #64	@ 0x40
 8009b58:	616b      	str	r3, [r5, #20]
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b5e:	2320      	movs	r3, #32
 8009b60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b64:	2330      	movs	r3, #48	@ 0x30
 8009b66:	f04f 0901 	mov.w	r9, #1
 8009b6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b6e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009d08 <_svfiprintf_r+0x1e4>
 8009b72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b76:	4623      	mov	r3, r4
 8009b78:	469a      	mov	sl, r3
 8009b7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b7e:	b10a      	cbz	r2, 8009b84 <_svfiprintf_r+0x60>
 8009b80:	2a25      	cmp	r2, #37	@ 0x25
 8009b82:	d1f9      	bne.n	8009b78 <_svfiprintf_r+0x54>
 8009b84:	ebba 0b04 	subs.w	fp, sl, r4
 8009b88:	d00b      	beq.n	8009ba2 <_svfiprintf_r+0x7e>
 8009b8a:	465b      	mov	r3, fp
 8009b8c:	4622      	mov	r2, r4
 8009b8e:	4629      	mov	r1, r5
 8009b90:	4638      	mov	r0, r7
 8009b92:	f7ff ff6b 	bl	8009a6c <__ssputs_r>
 8009b96:	3001      	adds	r0, #1
 8009b98:	f000 80a7 	beq.w	8009cea <_svfiprintf_r+0x1c6>
 8009b9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b9e:	445a      	add	r2, fp
 8009ba0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f000 809f 	beq.w	8009cea <_svfiprintf_r+0x1c6>
 8009bac:	2300      	movs	r3, #0
 8009bae:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bb6:	f10a 0a01 	add.w	sl, sl, #1
 8009bba:	9304      	str	r3, [sp, #16]
 8009bbc:	9307      	str	r3, [sp, #28]
 8009bbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bc4:	4654      	mov	r4, sl
 8009bc6:	2205      	movs	r2, #5
 8009bc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bcc:	484e      	ldr	r0, [pc, #312]	@ (8009d08 <_svfiprintf_r+0x1e4>)
 8009bce:	f000 fea5 	bl	800a91c <memchr>
 8009bd2:	9a04      	ldr	r2, [sp, #16]
 8009bd4:	b9d8      	cbnz	r0, 8009c0e <_svfiprintf_r+0xea>
 8009bd6:	06d0      	lsls	r0, r2, #27
 8009bd8:	bf44      	itt	mi
 8009bda:	2320      	movmi	r3, #32
 8009bdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009be0:	0711      	lsls	r1, r2, #28
 8009be2:	bf44      	itt	mi
 8009be4:	232b      	movmi	r3, #43	@ 0x2b
 8009be6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009bea:	f89a 3000 	ldrb.w	r3, [sl]
 8009bee:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf0:	d015      	beq.n	8009c1e <_svfiprintf_r+0xfa>
 8009bf2:	4654      	mov	r4, sl
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	f04f 0c0a 	mov.w	ip, #10
 8009bfa:	9a07      	ldr	r2, [sp, #28]
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c02:	3b30      	subs	r3, #48	@ 0x30
 8009c04:	2b09      	cmp	r3, #9
 8009c06:	d94b      	bls.n	8009ca0 <_svfiprintf_r+0x17c>
 8009c08:	b1b0      	cbz	r0, 8009c38 <_svfiprintf_r+0x114>
 8009c0a:	9207      	str	r2, [sp, #28]
 8009c0c:	e014      	b.n	8009c38 <_svfiprintf_r+0x114>
 8009c0e:	eba0 0308 	sub.w	r3, r0, r8
 8009c12:	fa09 f303 	lsl.w	r3, r9, r3
 8009c16:	4313      	orrs	r3, r2
 8009c18:	46a2      	mov	sl, r4
 8009c1a:	9304      	str	r3, [sp, #16]
 8009c1c:	e7d2      	b.n	8009bc4 <_svfiprintf_r+0xa0>
 8009c1e:	9b03      	ldr	r3, [sp, #12]
 8009c20:	1d19      	adds	r1, r3, #4
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	9103      	str	r1, [sp, #12]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	bfbb      	ittet	lt
 8009c2a:	425b      	neglt	r3, r3
 8009c2c:	f042 0202 	orrlt.w	r2, r2, #2
 8009c30:	9307      	strge	r3, [sp, #28]
 8009c32:	9307      	strlt	r3, [sp, #28]
 8009c34:	bfb8      	it	lt
 8009c36:	9204      	strlt	r2, [sp, #16]
 8009c38:	7823      	ldrb	r3, [r4, #0]
 8009c3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c3c:	d10a      	bne.n	8009c54 <_svfiprintf_r+0x130>
 8009c3e:	7863      	ldrb	r3, [r4, #1]
 8009c40:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c42:	d132      	bne.n	8009caa <_svfiprintf_r+0x186>
 8009c44:	9b03      	ldr	r3, [sp, #12]
 8009c46:	3402      	adds	r4, #2
 8009c48:	1d1a      	adds	r2, r3, #4
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	9203      	str	r2, [sp, #12]
 8009c4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c52:	9305      	str	r3, [sp, #20]
 8009c54:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009d0c <_svfiprintf_r+0x1e8>
 8009c58:	2203      	movs	r2, #3
 8009c5a:	4650      	mov	r0, sl
 8009c5c:	7821      	ldrb	r1, [r4, #0]
 8009c5e:	f000 fe5d 	bl	800a91c <memchr>
 8009c62:	b138      	cbz	r0, 8009c74 <_svfiprintf_r+0x150>
 8009c64:	2240      	movs	r2, #64	@ 0x40
 8009c66:	9b04      	ldr	r3, [sp, #16]
 8009c68:	eba0 000a 	sub.w	r0, r0, sl
 8009c6c:	4082      	lsls	r2, r0
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	3401      	adds	r4, #1
 8009c72:	9304      	str	r3, [sp, #16]
 8009c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c78:	2206      	movs	r2, #6
 8009c7a:	4825      	ldr	r0, [pc, #148]	@ (8009d10 <_svfiprintf_r+0x1ec>)
 8009c7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c80:	f000 fe4c 	bl	800a91c <memchr>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	d036      	beq.n	8009cf6 <_svfiprintf_r+0x1d2>
 8009c88:	4b22      	ldr	r3, [pc, #136]	@ (8009d14 <_svfiprintf_r+0x1f0>)
 8009c8a:	bb1b      	cbnz	r3, 8009cd4 <_svfiprintf_r+0x1b0>
 8009c8c:	9b03      	ldr	r3, [sp, #12]
 8009c8e:	3307      	adds	r3, #7
 8009c90:	f023 0307 	bic.w	r3, r3, #7
 8009c94:	3308      	adds	r3, #8
 8009c96:	9303      	str	r3, [sp, #12]
 8009c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c9a:	4433      	add	r3, r6
 8009c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c9e:	e76a      	b.n	8009b76 <_svfiprintf_r+0x52>
 8009ca0:	460c      	mov	r4, r1
 8009ca2:	2001      	movs	r0, #1
 8009ca4:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ca8:	e7a8      	b.n	8009bfc <_svfiprintf_r+0xd8>
 8009caa:	2300      	movs	r3, #0
 8009cac:	f04f 0c0a 	mov.w	ip, #10
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	3401      	adds	r4, #1
 8009cb4:	9305      	str	r3, [sp, #20]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cbc:	3a30      	subs	r2, #48	@ 0x30
 8009cbe:	2a09      	cmp	r2, #9
 8009cc0:	d903      	bls.n	8009cca <_svfiprintf_r+0x1a6>
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d0c6      	beq.n	8009c54 <_svfiprintf_r+0x130>
 8009cc6:	9105      	str	r1, [sp, #20]
 8009cc8:	e7c4      	b.n	8009c54 <_svfiprintf_r+0x130>
 8009cca:	4604      	mov	r4, r0
 8009ccc:	2301      	movs	r3, #1
 8009cce:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cd2:	e7f0      	b.n	8009cb6 <_svfiprintf_r+0x192>
 8009cd4:	ab03      	add	r3, sp, #12
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	462a      	mov	r2, r5
 8009cda:	4638      	mov	r0, r7
 8009cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8009d18 <_svfiprintf_r+0x1f4>)
 8009cde:	a904      	add	r1, sp, #16
 8009ce0:	f3af 8000 	nop.w
 8009ce4:	1c42      	adds	r2, r0, #1
 8009ce6:	4606      	mov	r6, r0
 8009ce8:	d1d6      	bne.n	8009c98 <_svfiprintf_r+0x174>
 8009cea:	89ab      	ldrh	r3, [r5, #12]
 8009cec:	065b      	lsls	r3, r3, #25
 8009cee:	f53f af2d 	bmi.w	8009b4c <_svfiprintf_r+0x28>
 8009cf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cf4:	e72c      	b.n	8009b50 <_svfiprintf_r+0x2c>
 8009cf6:	ab03      	add	r3, sp, #12
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	462a      	mov	r2, r5
 8009cfc:	4638      	mov	r0, r7
 8009cfe:	4b06      	ldr	r3, [pc, #24]	@ (8009d18 <_svfiprintf_r+0x1f4>)
 8009d00:	a904      	add	r1, sp, #16
 8009d02:	f000 fa4b 	bl	800a19c <_printf_i>
 8009d06:	e7ed      	b.n	8009ce4 <_svfiprintf_r+0x1c0>
 8009d08:	0800cb5e 	.word	0x0800cb5e
 8009d0c:	0800cb64 	.word	0x0800cb64
 8009d10:	0800cb68 	.word	0x0800cb68
 8009d14:	00000000 	.word	0x00000000
 8009d18:	08009a6d 	.word	0x08009a6d

08009d1c <_sungetc_r>:
 8009d1c:	b538      	push	{r3, r4, r5, lr}
 8009d1e:	1c4b      	adds	r3, r1, #1
 8009d20:	4614      	mov	r4, r2
 8009d22:	d103      	bne.n	8009d2c <_sungetc_r+0x10>
 8009d24:	f04f 35ff 	mov.w	r5, #4294967295
 8009d28:	4628      	mov	r0, r5
 8009d2a:	bd38      	pop	{r3, r4, r5, pc}
 8009d2c:	8993      	ldrh	r3, [r2, #12]
 8009d2e:	b2cd      	uxtb	r5, r1
 8009d30:	f023 0320 	bic.w	r3, r3, #32
 8009d34:	8193      	strh	r3, [r2, #12]
 8009d36:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d38:	6852      	ldr	r2, [r2, #4]
 8009d3a:	b18b      	cbz	r3, 8009d60 <_sungetc_r+0x44>
 8009d3c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	dd08      	ble.n	8009d54 <_sungetc_r+0x38>
 8009d42:	6823      	ldr	r3, [r4, #0]
 8009d44:	1e5a      	subs	r2, r3, #1
 8009d46:	6022      	str	r2, [r4, #0]
 8009d48:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009d4c:	6863      	ldr	r3, [r4, #4]
 8009d4e:	3301      	adds	r3, #1
 8009d50:	6063      	str	r3, [r4, #4]
 8009d52:	e7e9      	b.n	8009d28 <_sungetc_r+0xc>
 8009d54:	4621      	mov	r1, r4
 8009d56:	f000 fd7e 	bl	800a856 <__submore>
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	d0f1      	beq.n	8009d42 <_sungetc_r+0x26>
 8009d5e:	e7e1      	b.n	8009d24 <_sungetc_r+0x8>
 8009d60:	6921      	ldr	r1, [r4, #16]
 8009d62:	6823      	ldr	r3, [r4, #0]
 8009d64:	b151      	cbz	r1, 8009d7c <_sungetc_r+0x60>
 8009d66:	4299      	cmp	r1, r3
 8009d68:	d208      	bcs.n	8009d7c <_sungetc_r+0x60>
 8009d6a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009d6e:	42a9      	cmp	r1, r5
 8009d70:	d104      	bne.n	8009d7c <_sungetc_r+0x60>
 8009d72:	3b01      	subs	r3, #1
 8009d74:	3201      	adds	r2, #1
 8009d76:	6023      	str	r3, [r4, #0]
 8009d78:	6062      	str	r2, [r4, #4]
 8009d7a:	e7d5      	b.n	8009d28 <_sungetc_r+0xc>
 8009d7c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8009d80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d84:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d86:	2303      	movs	r3, #3
 8009d88:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009d8a:	4623      	mov	r3, r4
 8009d8c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009d90:	6023      	str	r3, [r4, #0]
 8009d92:	2301      	movs	r3, #1
 8009d94:	e7dc      	b.n	8009d50 <_sungetc_r+0x34>

08009d96 <__ssrefill_r>:
 8009d96:	b510      	push	{r4, lr}
 8009d98:	460c      	mov	r4, r1
 8009d9a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009d9c:	b169      	cbz	r1, 8009dba <__ssrefill_r+0x24>
 8009d9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009da2:	4299      	cmp	r1, r3
 8009da4:	d001      	beq.n	8009daa <__ssrefill_r+0x14>
 8009da6:	f7fe fee5 	bl	8008b74 <_free_r>
 8009daa:	2000      	movs	r0, #0
 8009dac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009dae:	6360      	str	r0, [r4, #52]	@ 0x34
 8009db0:	6063      	str	r3, [r4, #4]
 8009db2:	b113      	cbz	r3, 8009dba <__ssrefill_r+0x24>
 8009db4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	bd10      	pop	{r4, pc}
 8009dba:	6923      	ldr	r3, [r4, #16]
 8009dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	6063      	str	r3, [r4, #4]
 8009dc6:	89a3      	ldrh	r3, [r4, #12]
 8009dc8:	f043 0320 	orr.w	r3, r3, #32
 8009dcc:	81a3      	strh	r3, [r4, #12]
 8009dce:	e7f3      	b.n	8009db8 <__ssrefill_r+0x22>

08009dd0 <__ssvfiscanf_r>:
 8009dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd4:	460c      	mov	r4, r1
 8009dd6:	2100      	movs	r1, #0
 8009dd8:	4606      	mov	r6, r0
 8009dda:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8009dde:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8009de2:	49ab      	ldr	r1, [pc, #684]	@ (800a090 <__ssvfiscanf_r+0x2c0>)
 8009de4:	f10d 0804 	add.w	r8, sp, #4
 8009de8:	91a0      	str	r1, [sp, #640]	@ 0x280
 8009dea:	49aa      	ldr	r1, [pc, #680]	@ (800a094 <__ssvfiscanf_r+0x2c4>)
 8009dec:	4faa      	ldr	r7, [pc, #680]	@ (800a098 <__ssvfiscanf_r+0x2c8>)
 8009dee:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8009df2:	91a1      	str	r1, [sp, #644]	@ 0x284
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	f892 9000 	ldrb.w	r9, [r2]
 8009dfa:	f1b9 0f00 	cmp.w	r9, #0
 8009dfe:	f000 8159 	beq.w	800a0b4 <__ssvfiscanf_r+0x2e4>
 8009e02:	f817 3009 	ldrb.w	r3, [r7, r9]
 8009e06:	1c55      	adds	r5, r2, #1
 8009e08:	f013 0308 	ands.w	r3, r3, #8
 8009e0c:	d019      	beq.n	8009e42 <__ssvfiscanf_r+0x72>
 8009e0e:	6863      	ldr	r3, [r4, #4]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	dd0f      	ble.n	8009e34 <__ssvfiscanf_r+0x64>
 8009e14:	6823      	ldr	r3, [r4, #0]
 8009e16:	781a      	ldrb	r2, [r3, #0]
 8009e18:	5cba      	ldrb	r2, [r7, r2]
 8009e1a:	0712      	lsls	r2, r2, #28
 8009e1c:	d401      	bmi.n	8009e22 <__ssvfiscanf_r+0x52>
 8009e1e:	462a      	mov	r2, r5
 8009e20:	e7e9      	b.n	8009df6 <__ssvfiscanf_r+0x26>
 8009e22:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009e24:	3301      	adds	r3, #1
 8009e26:	3201      	adds	r2, #1
 8009e28:	9245      	str	r2, [sp, #276]	@ 0x114
 8009e2a:	6862      	ldr	r2, [r4, #4]
 8009e2c:	6023      	str	r3, [r4, #0]
 8009e2e:	3a01      	subs	r2, #1
 8009e30:	6062      	str	r2, [r4, #4]
 8009e32:	e7ec      	b.n	8009e0e <__ssvfiscanf_r+0x3e>
 8009e34:	4621      	mov	r1, r4
 8009e36:	4630      	mov	r0, r6
 8009e38:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009e3a:	4798      	blx	r3
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	d0e9      	beq.n	8009e14 <__ssvfiscanf_r+0x44>
 8009e40:	e7ed      	b.n	8009e1e <__ssvfiscanf_r+0x4e>
 8009e42:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8009e46:	f040 8086 	bne.w	8009f56 <__ssvfiscanf_r+0x186>
 8009e4a:	9341      	str	r3, [sp, #260]	@ 0x104
 8009e4c:	9343      	str	r3, [sp, #268]	@ 0x10c
 8009e4e:	7853      	ldrb	r3, [r2, #1]
 8009e50:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e52:	bf04      	itt	eq
 8009e54:	2310      	moveq	r3, #16
 8009e56:	1c95      	addeq	r5, r2, #2
 8009e58:	f04f 020a 	mov.w	r2, #10
 8009e5c:	bf08      	it	eq
 8009e5e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8009e60:	46aa      	mov	sl, r5
 8009e62:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009e66:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8009e6a:	2b09      	cmp	r3, #9
 8009e6c:	d91e      	bls.n	8009eac <__ssvfiscanf_r+0xdc>
 8009e6e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800a09c <__ssvfiscanf_r+0x2cc>
 8009e72:	2203      	movs	r2, #3
 8009e74:	4658      	mov	r0, fp
 8009e76:	f000 fd51 	bl	800a91c <memchr>
 8009e7a:	b138      	cbz	r0, 8009e8c <__ssvfiscanf_r+0xbc>
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	4655      	mov	r5, sl
 8009e80:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009e82:	eba0 000b 	sub.w	r0, r0, fp
 8009e86:	4083      	lsls	r3, r0
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	9341      	str	r3, [sp, #260]	@ 0x104
 8009e8c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009e90:	2b78      	cmp	r3, #120	@ 0x78
 8009e92:	d806      	bhi.n	8009ea2 <__ssvfiscanf_r+0xd2>
 8009e94:	2b57      	cmp	r3, #87	@ 0x57
 8009e96:	d810      	bhi.n	8009eba <__ssvfiscanf_r+0xea>
 8009e98:	2b25      	cmp	r3, #37	@ 0x25
 8009e9a:	d05c      	beq.n	8009f56 <__ssvfiscanf_r+0x186>
 8009e9c:	d856      	bhi.n	8009f4c <__ssvfiscanf_r+0x17c>
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d074      	beq.n	8009f8c <__ssvfiscanf_r+0x1bc>
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009ea6:	230a      	movs	r3, #10
 8009ea8:	9342      	str	r3, [sp, #264]	@ 0x108
 8009eaa:	e087      	b.n	8009fbc <__ssvfiscanf_r+0x1ec>
 8009eac:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8009eae:	4655      	mov	r5, sl
 8009eb0:	fb02 1103 	mla	r1, r2, r3, r1
 8009eb4:	3930      	subs	r1, #48	@ 0x30
 8009eb6:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009eb8:	e7d2      	b.n	8009e60 <__ssvfiscanf_r+0x90>
 8009eba:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8009ebe:	2a20      	cmp	r2, #32
 8009ec0:	d8ef      	bhi.n	8009ea2 <__ssvfiscanf_r+0xd2>
 8009ec2:	a101      	add	r1, pc, #4	@ (adr r1, 8009ec8 <__ssvfiscanf_r+0xf8>)
 8009ec4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009ec8:	08009f9b 	.word	0x08009f9b
 8009ecc:	08009ea3 	.word	0x08009ea3
 8009ed0:	08009ea3 	.word	0x08009ea3
 8009ed4:	08009ff5 	.word	0x08009ff5
 8009ed8:	08009ea3 	.word	0x08009ea3
 8009edc:	08009ea3 	.word	0x08009ea3
 8009ee0:	08009ea3 	.word	0x08009ea3
 8009ee4:	08009ea3 	.word	0x08009ea3
 8009ee8:	08009ea3 	.word	0x08009ea3
 8009eec:	08009ea3 	.word	0x08009ea3
 8009ef0:	08009ea3 	.word	0x08009ea3
 8009ef4:	0800a00b 	.word	0x0800a00b
 8009ef8:	08009ff1 	.word	0x08009ff1
 8009efc:	08009f53 	.word	0x08009f53
 8009f00:	08009f53 	.word	0x08009f53
 8009f04:	08009f53 	.word	0x08009f53
 8009f08:	08009ea3 	.word	0x08009ea3
 8009f0c:	08009fad 	.word	0x08009fad
 8009f10:	08009ea3 	.word	0x08009ea3
 8009f14:	08009ea3 	.word	0x08009ea3
 8009f18:	08009ea3 	.word	0x08009ea3
 8009f1c:	08009ea3 	.word	0x08009ea3
 8009f20:	0800a01b 	.word	0x0800a01b
 8009f24:	08009fb5 	.word	0x08009fb5
 8009f28:	08009f93 	.word	0x08009f93
 8009f2c:	08009ea3 	.word	0x08009ea3
 8009f30:	08009ea3 	.word	0x08009ea3
 8009f34:	0800a017 	.word	0x0800a017
 8009f38:	08009ea3 	.word	0x08009ea3
 8009f3c:	08009ff1 	.word	0x08009ff1
 8009f40:	08009ea3 	.word	0x08009ea3
 8009f44:	08009ea3 	.word	0x08009ea3
 8009f48:	08009f9b 	.word	0x08009f9b
 8009f4c:	3b45      	subs	r3, #69	@ 0x45
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	d8a7      	bhi.n	8009ea2 <__ssvfiscanf_r+0xd2>
 8009f52:	2305      	movs	r3, #5
 8009f54:	e031      	b.n	8009fba <__ssvfiscanf_r+0x1ea>
 8009f56:	6863      	ldr	r3, [r4, #4]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	dd0d      	ble.n	8009f78 <__ssvfiscanf_r+0x1a8>
 8009f5c:	6823      	ldr	r3, [r4, #0]
 8009f5e:	781a      	ldrb	r2, [r3, #0]
 8009f60:	454a      	cmp	r2, r9
 8009f62:	f040 80a7 	bne.w	800a0b4 <__ssvfiscanf_r+0x2e4>
 8009f66:	3301      	adds	r3, #1
 8009f68:	6862      	ldr	r2, [r4, #4]
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8009f6e:	3a01      	subs	r2, #1
 8009f70:	3301      	adds	r3, #1
 8009f72:	6062      	str	r2, [r4, #4]
 8009f74:	9345      	str	r3, [sp, #276]	@ 0x114
 8009f76:	e752      	b.n	8009e1e <__ssvfiscanf_r+0x4e>
 8009f78:	4621      	mov	r1, r4
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009f7e:	4798      	blx	r3
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d0eb      	beq.n	8009f5c <__ssvfiscanf_r+0x18c>
 8009f84:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009f86:	2800      	cmp	r0, #0
 8009f88:	f040 808c 	bne.w	800a0a4 <__ssvfiscanf_r+0x2d4>
 8009f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f90:	e08c      	b.n	800a0ac <__ssvfiscanf_r+0x2dc>
 8009f92:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009f94:	f042 0220 	orr.w	r2, r2, #32
 8009f98:	9241      	str	r2, [sp, #260]	@ 0x104
 8009f9a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009f9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009fa0:	9241      	str	r2, [sp, #260]	@ 0x104
 8009fa2:	2210      	movs	r2, #16
 8009fa4:	2b6e      	cmp	r3, #110	@ 0x6e
 8009fa6:	9242      	str	r2, [sp, #264]	@ 0x108
 8009fa8:	d902      	bls.n	8009fb0 <__ssvfiscanf_r+0x1e0>
 8009faa:	e005      	b.n	8009fb8 <__ssvfiscanf_r+0x1e8>
 8009fac:	2300      	movs	r3, #0
 8009fae:	9342      	str	r3, [sp, #264]	@ 0x108
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	e002      	b.n	8009fba <__ssvfiscanf_r+0x1ea>
 8009fb4:	2308      	movs	r3, #8
 8009fb6:	9342      	str	r3, [sp, #264]	@ 0x108
 8009fb8:	2304      	movs	r3, #4
 8009fba:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009fbc:	6863      	ldr	r3, [r4, #4]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	dd39      	ble.n	800a036 <__ssvfiscanf_r+0x266>
 8009fc2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009fc4:	0659      	lsls	r1, r3, #25
 8009fc6:	d404      	bmi.n	8009fd2 <__ssvfiscanf_r+0x202>
 8009fc8:	6823      	ldr	r3, [r4, #0]
 8009fca:	781a      	ldrb	r2, [r3, #0]
 8009fcc:	5cba      	ldrb	r2, [r7, r2]
 8009fce:	0712      	lsls	r2, r2, #28
 8009fd0:	d438      	bmi.n	800a044 <__ssvfiscanf_r+0x274>
 8009fd2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8009fd4:	2b02      	cmp	r3, #2
 8009fd6:	dc47      	bgt.n	800a068 <__ssvfiscanf_r+0x298>
 8009fd8:	466b      	mov	r3, sp
 8009fda:	4622      	mov	r2, r4
 8009fdc:	4630      	mov	r0, r6
 8009fde:	a941      	add	r1, sp, #260	@ 0x104
 8009fe0:	f000 f9fa 	bl	800a3d8 <_scanf_chars>
 8009fe4:	2801      	cmp	r0, #1
 8009fe6:	d065      	beq.n	800a0b4 <__ssvfiscanf_r+0x2e4>
 8009fe8:	2802      	cmp	r0, #2
 8009fea:	f47f af18 	bne.w	8009e1e <__ssvfiscanf_r+0x4e>
 8009fee:	e7c9      	b.n	8009f84 <__ssvfiscanf_r+0x1b4>
 8009ff0:	220a      	movs	r2, #10
 8009ff2:	e7d7      	b.n	8009fa4 <__ssvfiscanf_r+0x1d4>
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	4640      	mov	r0, r8
 8009ff8:	f000 fbf4 	bl	800a7e4 <__sccl>
 8009ffc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009ffe:	4605      	mov	r5, r0
 800a000:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a004:	9341      	str	r3, [sp, #260]	@ 0x104
 800a006:	2301      	movs	r3, #1
 800a008:	e7d7      	b.n	8009fba <__ssvfiscanf_r+0x1ea>
 800a00a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a00c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a010:	9341      	str	r3, [sp, #260]	@ 0x104
 800a012:	2300      	movs	r3, #0
 800a014:	e7d1      	b.n	8009fba <__ssvfiscanf_r+0x1ea>
 800a016:	2302      	movs	r3, #2
 800a018:	e7cf      	b.n	8009fba <__ssvfiscanf_r+0x1ea>
 800a01a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a01c:	06c3      	lsls	r3, r0, #27
 800a01e:	f53f aefe 	bmi.w	8009e1e <__ssvfiscanf_r+0x4e>
 800a022:	9b00      	ldr	r3, [sp, #0]
 800a024:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a026:	1d19      	adds	r1, r3, #4
 800a028:	9100      	str	r1, [sp, #0]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	07c0      	lsls	r0, r0, #31
 800a02e:	bf4c      	ite	mi
 800a030:	801a      	strhmi	r2, [r3, #0]
 800a032:	601a      	strpl	r2, [r3, #0]
 800a034:	e6f3      	b.n	8009e1e <__ssvfiscanf_r+0x4e>
 800a036:	4621      	mov	r1, r4
 800a038:	4630      	mov	r0, r6
 800a03a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a03c:	4798      	blx	r3
 800a03e:	2800      	cmp	r0, #0
 800a040:	d0bf      	beq.n	8009fc2 <__ssvfiscanf_r+0x1f2>
 800a042:	e79f      	b.n	8009f84 <__ssvfiscanf_r+0x1b4>
 800a044:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a046:	3201      	adds	r2, #1
 800a048:	9245      	str	r2, [sp, #276]	@ 0x114
 800a04a:	6862      	ldr	r2, [r4, #4]
 800a04c:	3a01      	subs	r2, #1
 800a04e:	2a00      	cmp	r2, #0
 800a050:	6062      	str	r2, [r4, #4]
 800a052:	dd02      	ble.n	800a05a <__ssvfiscanf_r+0x28a>
 800a054:	3301      	adds	r3, #1
 800a056:	6023      	str	r3, [r4, #0]
 800a058:	e7b6      	b.n	8009fc8 <__ssvfiscanf_r+0x1f8>
 800a05a:	4621      	mov	r1, r4
 800a05c:	4630      	mov	r0, r6
 800a05e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a060:	4798      	blx	r3
 800a062:	2800      	cmp	r0, #0
 800a064:	d0b0      	beq.n	8009fc8 <__ssvfiscanf_r+0x1f8>
 800a066:	e78d      	b.n	8009f84 <__ssvfiscanf_r+0x1b4>
 800a068:	2b04      	cmp	r3, #4
 800a06a:	dc06      	bgt.n	800a07a <__ssvfiscanf_r+0x2aa>
 800a06c:	466b      	mov	r3, sp
 800a06e:	4622      	mov	r2, r4
 800a070:	4630      	mov	r0, r6
 800a072:	a941      	add	r1, sp, #260	@ 0x104
 800a074:	f000 fa0a 	bl	800a48c <_scanf_i>
 800a078:	e7b4      	b.n	8009fe4 <__ssvfiscanf_r+0x214>
 800a07a:	4b09      	ldr	r3, [pc, #36]	@ (800a0a0 <__ssvfiscanf_r+0x2d0>)
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	f43f aece 	beq.w	8009e1e <__ssvfiscanf_r+0x4e>
 800a082:	466b      	mov	r3, sp
 800a084:	4622      	mov	r2, r4
 800a086:	4630      	mov	r0, r6
 800a088:	a941      	add	r1, sp, #260	@ 0x104
 800a08a:	f7fe f865 	bl	8008158 <_scanf_float>
 800a08e:	e7a9      	b.n	8009fe4 <__ssvfiscanf_r+0x214>
 800a090:	08009d1d 	.word	0x08009d1d
 800a094:	08009d97 	.word	0x08009d97
 800a098:	0800ccd1 	.word	0x0800ccd1
 800a09c:	0800cb64 	.word	0x0800cb64
 800a0a0:	08008159 	.word	0x08008159
 800a0a4:	89a3      	ldrh	r3, [r4, #12]
 800a0a6:	065b      	lsls	r3, r3, #25
 800a0a8:	f53f af70 	bmi.w	8009f8c <__ssvfiscanf_r+0x1bc>
 800a0ac:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0b4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a0b6:	e7f9      	b.n	800a0ac <__ssvfiscanf_r+0x2dc>

0800a0b8 <_printf_common>:
 800a0b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0bc:	4616      	mov	r6, r2
 800a0be:	4698      	mov	r8, r3
 800a0c0:	688a      	ldr	r2, [r1, #8]
 800a0c2:	690b      	ldr	r3, [r1, #16]
 800a0c4:	4607      	mov	r7, r0
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	bfb8      	it	lt
 800a0ca:	4613      	movlt	r3, r2
 800a0cc:	6033      	str	r3, [r6, #0]
 800a0ce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a0d8:	b10a      	cbz	r2, 800a0de <_printf_common+0x26>
 800a0da:	3301      	adds	r3, #1
 800a0dc:	6033      	str	r3, [r6, #0]
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	0699      	lsls	r1, r3, #26
 800a0e2:	bf42      	ittt	mi
 800a0e4:	6833      	ldrmi	r3, [r6, #0]
 800a0e6:	3302      	addmi	r3, #2
 800a0e8:	6033      	strmi	r3, [r6, #0]
 800a0ea:	6825      	ldr	r5, [r4, #0]
 800a0ec:	f015 0506 	ands.w	r5, r5, #6
 800a0f0:	d106      	bne.n	800a100 <_printf_common+0x48>
 800a0f2:	f104 0a19 	add.w	sl, r4, #25
 800a0f6:	68e3      	ldr	r3, [r4, #12]
 800a0f8:	6832      	ldr	r2, [r6, #0]
 800a0fa:	1a9b      	subs	r3, r3, r2
 800a0fc:	42ab      	cmp	r3, r5
 800a0fe:	dc2b      	bgt.n	800a158 <_printf_common+0xa0>
 800a100:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a104:	6822      	ldr	r2, [r4, #0]
 800a106:	3b00      	subs	r3, #0
 800a108:	bf18      	it	ne
 800a10a:	2301      	movne	r3, #1
 800a10c:	0692      	lsls	r2, r2, #26
 800a10e:	d430      	bmi.n	800a172 <_printf_common+0xba>
 800a110:	4641      	mov	r1, r8
 800a112:	4638      	mov	r0, r7
 800a114:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a118:	47c8      	blx	r9
 800a11a:	3001      	adds	r0, #1
 800a11c:	d023      	beq.n	800a166 <_printf_common+0xae>
 800a11e:	6823      	ldr	r3, [r4, #0]
 800a120:	6922      	ldr	r2, [r4, #16]
 800a122:	f003 0306 	and.w	r3, r3, #6
 800a126:	2b04      	cmp	r3, #4
 800a128:	bf14      	ite	ne
 800a12a:	2500      	movne	r5, #0
 800a12c:	6833      	ldreq	r3, [r6, #0]
 800a12e:	f04f 0600 	mov.w	r6, #0
 800a132:	bf08      	it	eq
 800a134:	68e5      	ldreq	r5, [r4, #12]
 800a136:	f104 041a 	add.w	r4, r4, #26
 800a13a:	bf08      	it	eq
 800a13c:	1aed      	subeq	r5, r5, r3
 800a13e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a142:	bf08      	it	eq
 800a144:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a148:	4293      	cmp	r3, r2
 800a14a:	bfc4      	itt	gt
 800a14c:	1a9b      	subgt	r3, r3, r2
 800a14e:	18ed      	addgt	r5, r5, r3
 800a150:	42b5      	cmp	r5, r6
 800a152:	d11a      	bne.n	800a18a <_printf_common+0xd2>
 800a154:	2000      	movs	r0, #0
 800a156:	e008      	b.n	800a16a <_printf_common+0xb2>
 800a158:	2301      	movs	r3, #1
 800a15a:	4652      	mov	r2, sl
 800a15c:	4641      	mov	r1, r8
 800a15e:	4638      	mov	r0, r7
 800a160:	47c8      	blx	r9
 800a162:	3001      	adds	r0, #1
 800a164:	d103      	bne.n	800a16e <_printf_common+0xb6>
 800a166:	f04f 30ff 	mov.w	r0, #4294967295
 800a16a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a16e:	3501      	adds	r5, #1
 800a170:	e7c1      	b.n	800a0f6 <_printf_common+0x3e>
 800a172:	2030      	movs	r0, #48	@ 0x30
 800a174:	18e1      	adds	r1, r4, r3
 800a176:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a180:	4422      	add	r2, r4
 800a182:	3302      	adds	r3, #2
 800a184:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a188:	e7c2      	b.n	800a110 <_printf_common+0x58>
 800a18a:	2301      	movs	r3, #1
 800a18c:	4622      	mov	r2, r4
 800a18e:	4641      	mov	r1, r8
 800a190:	4638      	mov	r0, r7
 800a192:	47c8      	blx	r9
 800a194:	3001      	adds	r0, #1
 800a196:	d0e6      	beq.n	800a166 <_printf_common+0xae>
 800a198:	3601      	adds	r6, #1
 800a19a:	e7d9      	b.n	800a150 <_printf_common+0x98>

0800a19c <_printf_i>:
 800a19c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1a0:	7e0f      	ldrb	r7, [r1, #24]
 800a1a2:	4691      	mov	r9, r2
 800a1a4:	2f78      	cmp	r7, #120	@ 0x78
 800a1a6:	4680      	mov	r8, r0
 800a1a8:	460c      	mov	r4, r1
 800a1aa:	469a      	mov	sl, r3
 800a1ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1b2:	d807      	bhi.n	800a1c4 <_printf_i+0x28>
 800a1b4:	2f62      	cmp	r7, #98	@ 0x62
 800a1b6:	d80a      	bhi.n	800a1ce <_printf_i+0x32>
 800a1b8:	2f00      	cmp	r7, #0
 800a1ba:	f000 80d1 	beq.w	800a360 <_printf_i+0x1c4>
 800a1be:	2f58      	cmp	r7, #88	@ 0x58
 800a1c0:	f000 80b8 	beq.w	800a334 <_printf_i+0x198>
 800a1c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a1cc:	e03a      	b.n	800a244 <_printf_i+0xa8>
 800a1ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a1d2:	2b15      	cmp	r3, #21
 800a1d4:	d8f6      	bhi.n	800a1c4 <_printf_i+0x28>
 800a1d6:	a101      	add	r1, pc, #4	@ (adr r1, 800a1dc <_printf_i+0x40>)
 800a1d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1dc:	0800a235 	.word	0x0800a235
 800a1e0:	0800a249 	.word	0x0800a249
 800a1e4:	0800a1c5 	.word	0x0800a1c5
 800a1e8:	0800a1c5 	.word	0x0800a1c5
 800a1ec:	0800a1c5 	.word	0x0800a1c5
 800a1f0:	0800a1c5 	.word	0x0800a1c5
 800a1f4:	0800a249 	.word	0x0800a249
 800a1f8:	0800a1c5 	.word	0x0800a1c5
 800a1fc:	0800a1c5 	.word	0x0800a1c5
 800a200:	0800a1c5 	.word	0x0800a1c5
 800a204:	0800a1c5 	.word	0x0800a1c5
 800a208:	0800a347 	.word	0x0800a347
 800a20c:	0800a273 	.word	0x0800a273
 800a210:	0800a301 	.word	0x0800a301
 800a214:	0800a1c5 	.word	0x0800a1c5
 800a218:	0800a1c5 	.word	0x0800a1c5
 800a21c:	0800a369 	.word	0x0800a369
 800a220:	0800a1c5 	.word	0x0800a1c5
 800a224:	0800a273 	.word	0x0800a273
 800a228:	0800a1c5 	.word	0x0800a1c5
 800a22c:	0800a1c5 	.word	0x0800a1c5
 800a230:	0800a309 	.word	0x0800a309
 800a234:	6833      	ldr	r3, [r6, #0]
 800a236:	1d1a      	adds	r2, r3, #4
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	6032      	str	r2, [r6, #0]
 800a23c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a240:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a244:	2301      	movs	r3, #1
 800a246:	e09c      	b.n	800a382 <_printf_i+0x1e6>
 800a248:	6833      	ldr	r3, [r6, #0]
 800a24a:	6820      	ldr	r0, [r4, #0]
 800a24c:	1d19      	adds	r1, r3, #4
 800a24e:	6031      	str	r1, [r6, #0]
 800a250:	0606      	lsls	r6, r0, #24
 800a252:	d501      	bpl.n	800a258 <_printf_i+0xbc>
 800a254:	681d      	ldr	r5, [r3, #0]
 800a256:	e003      	b.n	800a260 <_printf_i+0xc4>
 800a258:	0645      	lsls	r5, r0, #25
 800a25a:	d5fb      	bpl.n	800a254 <_printf_i+0xb8>
 800a25c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a260:	2d00      	cmp	r5, #0
 800a262:	da03      	bge.n	800a26c <_printf_i+0xd0>
 800a264:	232d      	movs	r3, #45	@ 0x2d
 800a266:	426d      	negs	r5, r5
 800a268:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a26c:	230a      	movs	r3, #10
 800a26e:	4858      	ldr	r0, [pc, #352]	@ (800a3d0 <_printf_i+0x234>)
 800a270:	e011      	b.n	800a296 <_printf_i+0xfa>
 800a272:	6821      	ldr	r1, [r4, #0]
 800a274:	6833      	ldr	r3, [r6, #0]
 800a276:	0608      	lsls	r0, r1, #24
 800a278:	f853 5b04 	ldr.w	r5, [r3], #4
 800a27c:	d402      	bmi.n	800a284 <_printf_i+0xe8>
 800a27e:	0649      	lsls	r1, r1, #25
 800a280:	bf48      	it	mi
 800a282:	b2ad      	uxthmi	r5, r5
 800a284:	2f6f      	cmp	r7, #111	@ 0x6f
 800a286:	6033      	str	r3, [r6, #0]
 800a288:	bf14      	ite	ne
 800a28a:	230a      	movne	r3, #10
 800a28c:	2308      	moveq	r3, #8
 800a28e:	4850      	ldr	r0, [pc, #320]	@ (800a3d0 <_printf_i+0x234>)
 800a290:	2100      	movs	r1, #0
 800a292:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a296:	6866      	ldr	r6, [r4, #4]
 800a298:	2e00      	cmp	r6, #0
 800a29a:	60a6      	str	r6, [r4, #8]
 800a29c:	db05      	blt.n	800a2aa <_printf_i+0x10e>
 800a29e:	6821      	ldr	r1, [r4, #0]
 800a2a0:	432e      	orrs	r6, r5
 800a2a2:	f021 0104 	bic.w	r1, r1, #4
 800a2a6:	6021      	str	r1, [r4, #0]
 800a2a8:	d04b      	beq.n	800a342 <_printf_i+0x1a6>
 800a2aa:	4616      	mov	r6, r2
 800a2ac:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2b0:	fb03 5711 	mls	r7, r3, r1, r5
 800a2b4:	5dc7      	ldrb	r7, [r0, r7]
 800a2b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2ba:	462f      	mov	r7, r5
 800a2bc:	42bb      	cmp	r3, r7
 800a2be:	460d      	mov	r5, r1
 800a2c0:	d9f4      	bls.n	800a2ac <_printf_i+0x110>
 800a2c2:	2b08      	cmp	r3, #8
 800a2c4:	d10b      	bne.n	800a2de <_printf_i+0x142>
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	07df      	lsls	r7, r3, #31
 800a2ca:	d508      	bpl.n	800a2de <_printf_i+0x142>
 800a2cc:	6923      	ldr	r3, [r4, #16]
 800a2ce:	6861      	ldr	r1, [r4, #4]
 800a2d0:	4299      	cmp	r1, r3
 800a2d2:	bfde      	ittt	le
 800a2d4:	2330      	movle	r3, #48	@ 0x30
 800a2d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2da:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2de:	1b92      	subs	r2, r2, r6
 800a2e0:	6122      	str	r2, [r4, #16]
 800a2e2:	464b      	mov	r3, r9
 800a2e4:	4621      	mov	r1, r4
 800a2e6:	4640      	mov	r0, r8
 800a2e8:	f8cd a000 	str.w	sl, [sp]
 800a2ec:	aa03      	add	r2, sp, #12
 800a2ee:	f7ff fee3 	bl	800a0b8 <_printf_common>
 800a2f2:	3001      	adds	r0, #1
 800a2f4:	d14a      	bne.n	800a38c <_printf_i+0x1f0>
 800a2f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a2fa:	b004      	add	sp, #16
 800a2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a300:	6823      	ldr	r3, [r4, #0]
 800a302:	f043 0320 	orr.w	r3, r3, #32
 800a306:	6023      	str	r3, [r4, #0]
 800a308:	2778      	movs	r7, #120	@ 0x78
 800a30a:	4832      	ldr	r0, [pc, #200]	@ (800a3d4 <_printf_i+0x238>)
 800a30c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a310:	6823      	ldr	r3, [r4, #0]
 800a312:	6831      	ldr	r1, [r6, #0]
 800a314:	061f      	lsls	r7, r3, #24
 800a316:	f851 5b04 	ldr.w	r5, [r1], #4
 800a31a:	d402      	bmi.n	800a322 <_printf_i+0x186>
 800a31c:	065f      	lsls	r7, r3, #25
 800a31e:	bf48      	it	mi
 800a320:	b2ad      	uxthmi	r5, r5
 800a322:	6031      	str	r1, [r6, #0]
 800a324:	07d9      	lsls	r1, r3, #31
 800a326:	bf44      	itt	mi
 800a328:	f043 0320 	orrmi.w	r3, r3, #32
 800a32c:	6023      	strmi	r3, [r4, #0]
 800a32e:	b11d      	cbz	r5, 800a338 <_printf_i+0x19c>
 800a330:	2310      	movs	r3, #16
 800a332:	e7ad      	b.n	800a290 <_printf_i+0xf4>
 800a334:	4826      	ldr	r0, [pc, #152]	@ (800a3d0 <_printf_i+0x234>)
 800a336:	e7e9      	b.n	800a30c <_printf_i+0x170>
 800a338:	6823      	ldr	r3, [r4, #0]
 800a33a:	f023 0320 	bic.w	r3, r3, #32
 800a33e:	6023      	str	r3, [r4, #0]
 800a340:	e7f6      	b.n	800a330 <_printf_i+0x194>
 800a342:	4616      	mov	r6, r2
 800a344:	e7bd      	b.n	800a2c2 <_printf_i+0x126>
 800a346:	6833      	ldr	r3, [r6, #0]
 800a348:	6825      	ldr	r5, [r4, #0]
 800a34a:	1d18      	adds	r0, r3, #4
 800a34c:	6961      	ldr	r1, [r4, #20]
 800a34e:	6030      	str	r0, [r6, #0]
 800a350:	062e      	lsls	r6, r5, #24
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	d501      	bpl.n	800a35a <_printf_i+0x1be>
 800a356:	6019      	str	r1, [r3, #0]
 800a358:	e002      	b.n	800a360 <_printf_i+0x1c4>
 800a35a:	0668      	lsls	r0, r5, #25
 800a35c:	d5fb      	bpl.n	800a356 <_printf_i+0x1ba>
 800a35e:	8019      	strh	r1, [r3, #0]
 800a360:	2300      	movs	r3, #0
 800a362:	4616      	mov	r6, r2
 800a364:	6123      	str	r3, [r4, #16]
 800a366:	e7bc      	b.n	800a2e2 <_printf_i+0x146>
 800a368:	6833      	ldr	r3, [r6, #0]
 800a36a:	2100      	movs	r1, #0
 800a36c:	1d1a      	adds	r2, r3, #4
 800a36e:	6032      	str	r2, [r6, #0]
 800a370:	681e      	ldr	r6, [r3, #0]
 800a372:	6862      	ldr	r2, [r4, #4]
 800a374:	4630      	mov	r0, r6
 800a376:	f000 fad1 	bl	800a91c <memchr>
 800a37a:	b108      	cbz	r0, 800a380 <_printf_i+0x1e4>
 800a37c:	1b80      	subs	r0, r0, r6
 800a37e:	6060      	str	r0, [r4, #4]
 800a380:	6863      	ldr	r3, [r4, #4]
 800a382:	6123      	str	r3, [r4, #16]
 800a384:	2300      	movs	r3, #0
 800a386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a38a:	e7aa      	b.n	800a2e2 <_printf_i+0x146>
 800a38c:	4632      	mov	r2, r6
 800a38e:	4649      	mov	r1, r9
 800a390:	4640      	mov	r0, r8
 800a392:	6923      	ldr	r3, [r4, #16]
 800a394:	47d0      	blx	sl
 800a396:	3001      	adds	r0, #1
 800a398:	d0ad      	beq.n	800a2f6 <_printf_i+0x15a>
 800a39a:	6823      	ldr	r3, [r4, #0]
 800a39c:	079b      	lsls	r3, r3, #30
 800a39e:	d413      	bmi.n	800a3c8 <_printf_i+0x22c>
 800a3a0:	68e0      	ldr	r0, [r4, #12]
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	4298      	cmp	r0, r3
 800a3a6:	bfb8      	it	lt
 800a3a8:	4618      	movlt	r0, r3
 800a3aa:	e7a6      	b.n	800a2fa <_printf_i+0x15e>
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	4632      	mov	r2, r6
 800a3b0:	4649      	mov	r1, r9
 800a3b2:	4640      	mov	r0, r8
 800a3b4:	47d0      	blx	sl
 800a3b6:	3001      	adds	r0, #1
 800a3b8:	d09d      	beq.n	800a2f6 <_printf_i+0x15a>
 800a3ba:	3501      	adds	r5, #1
 800a3bc:	68e3      	ldr	r3, [r4, #12]
 800a3be:	9903      	ldr	r1, [sp, #12]
 800a3c0:	1a5b      	subs	r3, r3, r1
 800a3c2:	42ab      	cmp	r3, r5
 800a3c4:	dcf2      	bgt.n	800a3ac <_printf_i+0x210>
 800a3c6:	e7eb      	b.n	800a3a0 <_printf_i+0x204>
 800a3c8:	2500      	movs	r5, #0
 800a3ca:	f104 0619 	add.w	r6, r4, #25
 800a3ce:	e7f5      	b.n	800a3bc <_printf_i+0x220>
 800a3d0:	0800cb6f 	.word	0x0800cb6f
 800a3d4:	0800cb80 	.word	0x0800cb80

0800a3d8 <_scanf_chars>:
 800a3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3dc:	4615      	mov	r5, r2
 800a3de:	688a      	ldr	r2, [r1, #8]
 800a3e0:	4680      	mov	r8, r0
 800a3e2:	460c      	mov	r4, r1
 800a3e4:	b932      	cbnz	r2, 800a3f4 <_scanf_chars+0x1c>
 800a3e6:	698a      	ldr	r2, [r1, #24]
 800a3e8:	2a00      	cmp	r2, #0
 800a3ea:	bf14      	ite	ne
 800a3ec:	f04f 32ff 	movne.w	r2, #4294967295
 800a3f0:	2201      	moveq	r2, #1
 800a3f2:	608a      	str	r2, [r1, #8]
 800a3f4:	2700      	movs	r7, #0
 800a3f6:	6822      	ldr	r2, [r4, #0]
 800a3f8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800a488 <_scanf_chars+0xb0>
 800a3fc:	06d1      	lsls	r1, r2, #27
 800a3fe:	bf5f      	itttt	pl
 800a400:	681a      	ldrpl	r2, [r3, #0]
 800a402:	1d11      	addpl	r1, r2, #4
 800a404:	6019      	strpl	r1, [r3, #0]
 800a406:	6816      	ldrpl	r6, [r2, #0]
 800a408:	69a0      	ldr	r0, [r4, #24]
 800a40a:	b188      	cbz	r0, 800a430 <_scanf_chars+0x58>
 800a40c:	2801      	cmp	r0, #1
 800a40e:	d107      	bne.n	800a420 <_scanf_chars+0x48>
 800a410:	682b      	ldr	r3, [r5, #0]
 800a412:	781a      	ldrb	r2, [r3, #0]
 800a414:	6963      	ldr	r3, [r4, #20]
 800a416:	5c9b      	ldrb	r3, [r3, r2]
 800a418:	b953      	cbnz	r3, 800a430 <_scanf_chars+0x58>
 800a41a:	2f00      	cmp	r7, #0
 800a41c:	d031      	beq.n	800a482 <_scanf_chars+0xaa>
 800a41e:	e022      	b.n	800a466 <_scanf_chars+0x8e>
 800a420:	2802      	cmp	r0, #2
 800a422:	d120      	bne.n	800a466 <_scanf_chars+0x8e>
 800a424:	682b      	ldr	r3, [r5, #0]
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a42c:	071b      	lsls	r3, r3, #28
 800a42e:	d41a      	bmi.n	800a466 <_scanf_chars+0x8e>
 800a430:	6823      	ldr	r3, [r4, #0]
 800a432:	3701      	adds	r7, #1
 800a434:	06da      	lsls	r2, r3, #27
 800a436:	bf5e      	ittt	pl
 800a438:	682b      	ldrpl	r3, [r5, #0]
 800a43a:	781b      	ldrbpl	r3, [r3, #0]
 800a43c:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a440:	682a      	ldr	r2, [r5, #0]
 800a442:	686b      	ldr	r3, [r5, #4]
 800a444:	3201      	adds	r2, #1
 800a446:	602a      	str	r2, [r5, #0]
 800a448:	68a2      	ldr	r2, [r4, #8]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	3a01      	subs	r2, #1
 800a44e:	606b      	str	r3, [r5, #4]
 800a450:	60a2      	str	r2, [r4, #8]
 800a452:	b142      	cbz	r2, 800a466 <_scanf_chars+0x8e>
 800a454:	2b00      	cmp	r3, #0
 800a456:	dcd7      	bgt.n	800a408 <_scanf_chars+0x30>
 800a458:	4629      	mov	r1, r5
 800a45a:	4640      	mov	r0, r8
 800a45c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a460:	4798      	blx	r3
 800a462:	2800      	cmp	r0, #0
 800a464:	d0d0      	beq.n	800a408 <_scanf_chars+0x30>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	f013 0310 	ands.w	r3, r3, #16
 800a46c:	d105      	bne.n	800a47a <_scanf_chars+0xa2>
 800a46e:	68e2      	ldr	r2, [r4, #12]
 800a470:	3201      	adds	r2, #1
 800a472:	60e2      	str	r2, [r4, #12]
 800a474:	69a2      	ldr	r2, [r4, #24]
 800a476:	b102      	cbz	r2, 800a47a <_scanf_chars+0xa2>
 800a478:	7033      	strb	r3, [r6, #0]
 800a47a:	2000      	movs	r0, #0
 800a47c:	6923      	ldr	r3, [r4, #16]
 800a47e:	443b      	add	r3, r7
 800a480:	6123      	str	r3, [r4, #16]
 800a482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a486:	bf00      	nop
 800a488:	0800ccd1 	.word	0x0800ccd1

0800a48c <_scanf_i>:
 800a48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a490:	460c      	mov	r4, r1
 800a492:	4698      	mov	r8, r3
 800a494:	4b72      	ldr	r3, [pc, #456]	@ (800a660 <_scanf_i+0x1d4>)
 800a496:	b087      	sub	sp, #28
 800a498:	4682      	mov	sl, r0
 800a49a:	4616      	mov	r6, r2
 800a49c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a4a0:	ab03      	add	r3, sp, #12
 800a4a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a4a6:	4b6f      	ldr	r3, [pc, #444]	@ (800a664 <_scanf_i+0x1d8>)
 800a4a8:	69a1      	ldr	r1, [r4, #24]
 800a4aa:	4a6f      	ldr	r2, [pc, #444]	@ (800a668 <_scanf_i+0x1dc>)
 800a4ac:	4627      	mov	r7, r4
 800a4ae:	2903      	cmp	r1, #3
 800a4b0:	bf08      	it	eq
 800a4b2:	461a      	moveq	r2, r3
 800a4b4:	68a3      	ldr	r3, [r4, #8]
 800a4b6:	9201      	str	r2, [sp, #4]
 800a4b8:	1e5a      	subs	r2, r3, #1
 800a4ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a4be:	bf81      	itttt	hi
 800a4c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a4c4:	eb03 0905 	addhi.w	r9, r3, r5
 800a4c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a4cc:	60a3      	strhi	r3, [r4, #8]
 800a4ce:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a4d2:	bf98      	it	ls
 800a4d4:	f04f 0900 	movls.w	r9, #0
 800a4d8:	463d      	mov	r5, r7
 800a4da:	f04f 0b00 	mov.w	fp, #0
 800a4de:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a4e2:	6023      	str	r3, [r4, #0]
 800a4e4:	6831      	ldr	r1, [r6, #0]
 800a4e6:	ab03      	add	r3, sp, #12
 800a4e8:	2202      	movs	r2, #2
 800a4ea:	7809      	ldrb	r1, [r1, #0]
 800a4ec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a4f0:	f000 fa14 	bl	800a91c <memchr>
 800a4f4:	b328      	cbz	r0, 800a542 <_scanf_i+0xb6>
 800a4f6:	f1bb 0f01 	cmp.w	fp, #1
 800a4fa:	d159      	bne.n	800a5b0 <_scanf_i+0x124>
 800a4fc:	6862      	ldr	r2, [r4, #4]
 800a4fe:	b92a      	cbnz	r2, 800a50c <_scanf_i+0x80>
 800a500:	2108      	movs	r1, #8
 800a502:	6822      	ldr	r2, [r4, #0]
 800a504:	6061      	str	r1, [r4, #4]
 800a506:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a50a:	6022      	str	r2, [r4, #0]
 800a50c:	6822      	ldr	r2, [r4, #0]
 800a50e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a512:	6022      	str	r2, [r4, #0]
 800a514:	68a2      	ldr	r2, [r4, #8]
 800a516:	1e51      	subs	r1, r2, #1
 800a518:	60a1      	str	r1, [r4, #8]
 800a51a:	b192      	cbz	r2, 800a542 <_scanf_i+0xb6>
 800a51c:	6832      	ldr	r2, [r6, #0]
 800a51e:	1c51      	adds	r1, r2, #1
 800a520:	6031      	str	r1, [r6, #0]
 800a522:	7812      	ldrb	r2, [r2, #0]
 800a524:	f805 2b01 	strb.w	r2, [r5], #1
 800a528:	6872      	ldr	r2, [r6, #4]
 800a52a:	3a01      	subs	r2, #1
 800a52c:	2a00      	cmp	r2, #0
 800a52e:	6072      	str	r2, [r6, #4]
 800a530:	dc07      	bgt.n	800a542 <_scanf_i+0xb6>
 800a532:	4631      	mov	r1, r6
 800a534:	4650      	mov	r0, sl
 800a536:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a53a:	4790      	blx	r2
 800a53c:	2800      	cmp	r0, #0
 800a53e:	f040 8085 	bne.w	800a64c <_scanf_i+0x1c0>
 800a542:	f10b 0b01 	add.w	fp, fp, #1
 800a546:	f1bb 0f03 	cmp.w	fp, #3
 800a54a:	d1cb      	bne.n	800a4e4 <_scanf_i+0x58>
 800a54c:	6863      	ldr	r3, [r4, #4]
 800a54e:	b90b      	cbnz	r3, 800a554 <_scanf_i+0xc8>
 800a550:	230a      	movs	r3, #10
 800a552:	6063      	str	r3, [r4, #4]
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	4945      	ldr	r1, [pc, #276]	@ (800a66c <_scanf_i+0x1e0>)
 800a558:	6960      	ldr	r0, [r4, #20]
 800a55a:	1ac9      	subs	r1, r1, r3
 800a55c:	f000 f942 	bl	800a7e4 <__sccl>
 800a560:	f04f 0b00 	mov.w	fp, #0
 800a564:	68a3      	ldr	r3, [r4, #8]
 800a566:	6822      	ldr	r2, [r4, #0]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d03d      	beq.n	800a5e8 <_scanf_i+0x15c>
 800a56c:	6831      	ldr	r1, [r6, #0]
 800a56e:	6960      	ldr	r0, [r4, #20]
 800a570:	f891 c000 	ldrb.w	ip, [r1]
 800a574:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a578:	2800      	cmp	r0, #0
 800a57a:	d035      	beq.n	800a5e8 <_scanf_i+0x15c>
 800a57c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a580:	d124      	bne.n	800a5cc <_scanf_i+0x140>
 800a582:	0510      	lsls	r0, r2, #20
 800a584:	d522      	bpl.n	800a5cc <_scanf_i+0x140>
 800a586:	f10b 0b01 	add.w	fp, fp, #1
 800a58a:	f1b9 0f00 	cmp.w	r9, #0
 800a58e:	d003      	beq.n	800a598 <_scanf_i+0x10c>
 800a590:	3301      	adds	r3, #1
 800a592:	f109 39ff 	add.w	r9, r9, #4294967295
 800a596:	60a3      	str	r3, [r4, #8]
 800a598:	6873      	ldr	r3, [r6, #4]
 800a59a:	3b01      	subs	r3, #1
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	6073      	str	r3, [r6, #4]
 800a5a0:	dd1b      	ble.n	800a5da <_scanf_i+0x14e>
 800a5a2:	6833      	ldr	r3, [r6, #0]
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	6033      	str	r3, [r6, #0]
 800a5a8:	68a3      	ldr	r3, [r4, #8]
 800a5aa:	3b01      	subs	r3, #1
 800a5ac:	60a3      	str	r3, [r4, #8]
 800a5ae:	e7d9      	b.n	800a564 <_scanf_i+0xd8>
 800a5b0:	f1bb 0f02 	cmp.w	fp, #2
 800a5b4:	d1ae      	bne.n	800a514 <_scanf_i+0x88>
 800a5b6:	6822      	ldr	r2, [r4, #0]
 800a5b8:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a5bc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a5c0:	d1c4      	bne.n	800a54c <_scanf_i+0xc0>
 800a5c2:	2110      	movs	r1, #16
 800a5c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a5c8:	6061      	str	r1, [r4, #4]
 800a5ca:	e7a2      	b.n	800a512 <_scanf_i+0x86>
 800a5cc:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a5d0:	6022      	str	r2, [r4, #0]
 800a5d2:	780b      	ldrb	r3, [r1, #0]
 800a5d4:	f805 3b01 	strb.w	r3, [r5], #1
 800a5d8:	e7de      	b.n	800a598 <_scanf_i+0x10c>
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4650      	mov	r0, sl
 800a5de:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a5e2:	4798      	blx	r3
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d0df      	beq.n	800a5a8 <_scanf_i+0x11c>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	05d9      	lsls	r1, r3, #23
 800a5ec:	d50d      	bpl.n	800a60a <_scanf_i+0x17e>
 800a5ee:	42bd      	cmp	r5, r7
 800a5f0:	d909      	bls.n	800a606 <_scanf_i+0x17a>
 800a5f2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a5f6:	4632      	mov	r2, r6
 800a5f8:	4650      	mov	r0, sl
 800a5fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5fe:	f105 39ff 	add.w	r9, r5, #4294967295
 800a602:	4798      	blx	r3
 800a604:	464d      	mov	r5, r9
 800a606:	42bd      	cmp	r5, r7
 800a608:	d028      	beq.n	800a65c <_scanf_i+0x1d0>
 800a60a:	6822      	ldr	r2, [r4, #0]
 800a60c:	f012 0210 	ands.w	r2, r2, #16
 800a610:	d113      	bne.n	800a63a <_scanf_i+0x1ae>
 800a612:	702a      	strb	r2, [r5, #0]
 800a614:	4639      	mov	r1, r7
 800a616:	6863      	ldr	r3, [r4, #4]
 800a618:	4650      	mov	r0, sl
 800a61a:	9e01      	ldr	r6, [sp, #4]
 800a61c:	47b0      	blx	r6
 800a61e:	f8d8 3000 	ldr.w	r3, [r8]
 800a622:	6821      	ldr	r1, [r4, #0]
 800a624:	1d1a      	adds	r2, r3, #4
 800a626:	f8c8 2000 	str.w	r2, [r8]
 800a62a:	f011 0f20 	tst.w	r1, #32
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	d00f      	beq.n	800a652 <_scanf_i+0x1c6>
 800a632:	6018      	str	r0, [r3, #0]
 800a634:	68e3      	ldr	r3, [r4, #12]
 800a636:	3301      	adds	r3, #1
 800a638:	60e3      	str	r3, [r4, #12]
 800a63a:	2000      	movs	r0, #0
 800a63c:	6923      	ldr	r3, [r4, #16]
 800a63e:	1bed      	subs	r5, r5, r7
 800a640:	445d      	add	r5, fp
 800a642:	442b      	add	r3, r5
 800a644:	6123      	str	r3, [r4, #16]
 800a646:	b007      	add	sp, #28
 800a648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a64c:	f04f 0b00 	mov.w	fp, #0
 800a650:	e7ca      	b.n	800a5e8 <_scanf_i+0x15c>
 800a652:	07ca      	lsls	r2, r1, #31
 800a654:	bf4c      	ite	mi
 800a656:	8018      	strhmi	r0, [r3, #0]
 800a658:	6018      	strpl	r0, [r3, #0]
 800a65a:	e7eb      	b.n	800a634 <_scanf_i+0x1a8>
 800a65c:	2001      	movs	r0, #1
 800a65e:	e7f2      	b.n	800a646 <_scanf_i+0x1ba>
 800a660:	0800ca20 	.word	0x0800ca20
 800a664:	08009a69 	.word	0x08009a69
 800a668:	0800ba65 	.word	0x0800ba65
 800a66c:	0800cba1 	.word	0x0800cba1

0800a670 <__sflush_r>:
 800a670:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a676:	0716      	lsls	r6, r2, #28
 800a678:	4605      	mov	r5, r0
 800a67a:	460c      	mov	r4, r1
 800a67c:	d454      	bmi.n	800a728 <__sflush_r+0xb8>
 800a67e:	684b      	ldr	r3, [r1, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	dc02      	bgt.n	800a68a <__sflush_r+0x1a>
 800a684:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a686:	2b00      	cmp	r3, #0
 800a688:	dd48      	ble.n	800a71c <__sflush_r+0xac>
 800a68a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a68c:	2e00      	cmp	r6, #0
 800a68e:	d045      	beq.n	800a71c <__sflush_r+0xac>
 800a690:	2300      	movs	r3, #0
 800a692:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a696:	682f      	ldr	r7, [r5, #0]
 800a698:	6a21      	ldr	r1, [r4, #32]
 800a69a:	602b      	str	r3, [r5, #0]
 800a69c:	d030      	beq.n	800a700 <__sflush_r+0x90>
 800a69e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a6a0:	89a3      	ldrh	r3, [r4, #12]
 800a6a2:	0759      	lsls	r1, r3, #29
 800a6a4:	d505      	bpl.n	800a6b2 <__sflush_r+0x42>
 800a6a6:	6863      	ldr	r3, [r4, #4]
 800a6a8:	1ad2      	subs	r2, r2, r3
 800a6aa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6ac:	b10b      	cbz	r3, 800a6b2 <__sflush_r+0x42>
 800a6ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6b0:	1ad2      	subs	r2, r2, r3
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6b8:	6a21      	ldr	r1, [r4, #32]
 800a6ba:	47b0      	blx	r6
 800a6bc:	1c43      	adds	r3, r0, #1
 800a6be:	89a3      	ldrh	r3, [r4, #12]
 800a6c0:	d106      	bne.n	800a6d0 <__sflush_r+0x60>
 800a6c2:	6829      	ldr	r1, [r5, #0]
 800a6c4:	291d      	cmp	r1, #29
 800a6c6:	d82b      	bhi.n	800a720 <__sflush_r+0xb0>
 800a6c8:	4a28      	ldr	r2, [pc, #160]	@ (800a76c <__sflush_r+0xfc>)
 800a6ca:	40ca      	lsrs	r2, r1
 800a6cc:	07d6      	lsls	r6, r2, #31
 800a6ce:	d527      	bpl.n	800a720 <__sflush_r+0xb0>
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	6062      	str	r2, [r4, #4]
 800a6d4:	6922      	ldr	r2, [r4, #16]
 800a6d6:	04d9      	lsls	r1, r3, #19
 800a6d8:	6022      	str	r2, [r4, #0]
 800a6da:	d504      	bpl.n	800a6e6 <__sflush_r+0x76>
 800a6dc:	1c42      	adds	r2, r0, #1
 800a6de:	d101      	bne.n	800a6e4 <__sflush_r+0x74>
 800a6e0:	682b      	ldr	r3, [r5, #0]
 800a6e2:	b903      	cbnz	r3, 800a6e6 <__sflush_r+0x76>
 800a6e4:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6e8:	602f      	str	r7, [r5, #0]
 800a6ea:	b1b9      	cbz	r1, 800a71c <__sflush_r+0xac>
 800a6ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6f0:	4299      	cmp	r1, r3
 800a6f2:	d002      	beq.n	800a6fa <__sflush_r+0x8a>
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	f7fe fa3d 	bl	8008b74 <_free_r>
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6fe:	e00d      	b.n	800a71c <__sflush_r+0xac>
 800a700:	2301      	movs	r3, #1
 800a702:	4628      	mov	r0, r5
 800a704:	47b0      	blx	r6
 800a706:	4602      	mov	r2, r0
 800a708:	1c50      	adds	r0, r2, #1
 800a70a:	d1c9      	bne.n	800a6a0 <__sflush_r+0x30>
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d0c6      	beq.n	800a6a0 <__sflush_r+0x30>
 800a712:	2b1d      	cmp	r3, #29
 800a714:	d001      	beq.n	800a71a <__sflush_r+0xaa>
 800a716:	2b16      	cmp	r3, #22
 800a718:	d11d      	bne.n	800a756 <__sflush_r+0xe6>
 800a71a:	602f      	str	r7, [r5, #0]
 800a71c:	2000      	movs	r0, #0
 800a71e:	e021      	b.n	800a764 <__sflush_r+0xf4>
 800a720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a724:	b21b      	sxth	r3, r3
 800a726:	e01a      	b.n	800a75e <__sflush_r+0xee>
 800a728:	690f      	ldr	r7, [r1, #16]
 800a72a:	2f00      	cmp	r7, #0
 800a72c:	d0f6      	beq.n	800a71c <__sflush_r+0xac>
 800a72e:	0793      	lsls	r3, r2, #30
 800a730:	bf18      	it	ne
 800a732:	2300      	movne	r3, #0
 800a734:	680e      	ldr	r6, [r1, #0]
 800a736:	bf08      	it	eq
 800a738:	694b      	ldreq	r3, [r1, #20]
 800a73a:	1bf6      	subs	r6, r6, r7
 800a73c:	600f      	str	r7, [r1, #0]
 800a73e:	608b      	str	r3, [r1, #8]
 800a740:	2e00      	cmp	r6, #0
 800a742:	ddeb      	ble.n	800a71c <__sflush_r+0xac>
 800a744:	4633      	mov	r3, r6
 800a746:	463a      	mov	r2, r7
 800a748:	4628      	mov	r0, r5
 800a74a:	6a21      	ldr	r1, [r4, #32]
 800a74c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a750:	47e0      	blx	ip
 800a752:	2800      	cmp	r0, #0
 800a754:	dc07      	bgt.n	800a766 <__sflush_r+0xf6>
 800a756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a75a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a75e:	f04f 30ff 	mov.w	r0, #4294967295
 800a762:	81a3      	strh	r3, [r4, #12]
 800a764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a766:	4407      	add	r7, r0
 800a768:	1a36      	subs	r6, r6, r0
 800a76a:	e7e9      	b.n	800a740 <__sflush_r+0xd0>
 800a76c:	20400001 	.word	0x20400001

0800a770 <_fflush_r>:
 800a770:	b538      	push	{r3, r4, r5, lr}
 800a772:	690b      	ldr	r3, [r1, #16]
 800a774:	4605      	mov	r5, r0
 800a776:	460c      	mov	r4, r1
 800a778:	b913      	cbnz	r3, 800a780 <_fflush_r+0x10>
 800a77a:	2500      	movs	r5, #0
 800a77c:	4628      	mov	r0, r5
 800a77e:	bd38      	pop	{r3, r4, r5, pc}
 800a780:	b118      	cbz	r0, 800a78a <_fflush_r+0x1a>
 800a782:	6a03      	ldr	r3, [r0, #32]
 800a784:	b90b      	cbnz	r3, 800a78a <_fflush_r+0x1a>
 800a786:	f7fd ff7d 	bl	8008684 <__sinit>
 800a78a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d0f3      	beq.n	800a77a <_fflush_r+0xa>
 800a792:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a794:	07d0      	lsls	r0, r2, #31
 800a796:	d404      	bmi.n	800a7a2 <_fflush_r+0x32>
 800a798:	0599      	lsls	r1, r3, #22
 800a79a:	d402      	bmi.n	800a7a2 <_fflush_r+0x32>
 800a79c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a79e:	f7fe f9b6 	bl	8008b0e <__retarget_lock_acquire_recursive>
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	4621      	mov	r1, r4
 800a7a6:	f7ff ff63 	bl	800a670 <__sflush_r>
 800a7aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7ac:	4605      	mov	r5, r0
 800a7ae:	07da      	lsls	r2, r3, #31
 800a7b0:	d4e4      	bmi.n	800a77c <_fflush_r+0xc>
 800a7b2:	89a3      	ldrh	r3, [r4, #12]
 800a7b4:	059b      	lsls	r3, r3, #22
 800a7b6:	d4e1      	bmi.n	800a77c <_fflush_r+0xc>
 800a7b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7ba:	f7fe f9a9 	bl	8008b10 <__retarget_lock_release_recursive>
 800a7be:	e7dd      	b.n	800a77c <_fflush_r+0xc>

0800a7c0 <fiprintf>:
 800a7c0:	b40e      	push	{r1, r2, r3}
 800a7c2:	b503      	push	{r0, r1, lr}
 800a7c4:	4601      	mov	r1, r0
 800a7c6:	ab03      	add	r3, sp, #12
 800a7c8:	4805      	ldr	r0, [pc, #20]	@ (800a7e0 <fiprintf+0x20>)
 800a7ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ce:	6800      	ldr	r0, [r0, #0]
 800a7d0:	9301      	str	r3, [sp, #4]
 800a7d2:	f001 f97d 	bl	800bad0 <_vfiprintf_r>
 800a7d6:	b002      	add	sp, #8
 800a7d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7dc:	b003      	add	sp, #12
 800a7de:	4770      	bx	lr
 800a7e0:	2000001c 	.word	0x2000001c

0800a7e4 <__sccl>:
 800a7e4:	b570      	push	{r4, r5, r6, lr}
 800a7e6:	780b      	ldrb	r3, [r1, #0]
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	2b5e      	cmp	r3, #94	@ 0x5e
 800a7ec:	bf0b      	itete	eq
 800a7ee:	784b      	ldrbeq	r3, [r1, #1]
 800a7f0:	1c4a      	addne	r2, r1, #1
 800a7f2:	1c8a      	addeq	r2, r1, #2
 800a7f4:	2100      	movne	r1, #0
 800a7f6:	bf08      	it	eq
 800a7f8:	2101      	moveq	r1, #1
 800a7fa:	3801      	subs	r0, #1
 800a7fc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a800:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a804:	42a8      	cmp	r0, r5
 800a806:	d1fb      	bne.n	800a800 <__sccl+0x1c>
 800a808:	b90b      	cbnz	r3, 800a80e <__sccl+0x2a>
 800a80a:	1e50      	subs	r0, r2, #1
 800a80c:	bd70      	pop	{r4, r5, r6, pc}
 800a80e:	f081 0101 	eor.w	r1, r1, #1
 800a812:	4610      	mov	r0, r2
 800a814:	54e1      	strb	r1, [r4, r3]
 800a816:	4602      	mov	r2, r0
 800a818:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a81c:	2d2d      	cmp	r5, #45	@ 0x2d
 800a81e:	d005      	beq.n	800a82c <__sccl+0x48>
 800a820:	2d5d      	cmp	r5, #93	@ 0x5d
 800a822:	d016      	beq.n	800a852 <__sccl+0x6e>
 800a824:	2d00      	cmp	r5, #0
 800a826:	d0f1      	beq.n	800a80c <__sccl+0x28>
 800a828:	462b      	mov	r3, r5
 800a82a:	e7f2      	b.n	800a812 <__sccl+0x2e>
 800a82c:	7846      	ldrb	r6, [r0, #1]
 800a82e:	2e5d      	cmp	r6, #93	@ 0x5d
 800a830:	d0fa      	beq.n	800a828 <__sccl+0x44>
 800a832:	42b3      	cmp	r3, r6
 800a834:	dcf8      	bgt.n	800a828 <__sccl+0x44>
 800a836:	461a      	mov	r2, r3
 800a838:	3002      	adds	r0, #2
 800a83a:	3201      	adds	r2, #1
 800a83c:	4296      	cmp	r6, r2
 800a83e:	54a1      	strb	r1, [r4, r2]
 800a840:	dcfb      	bgt.n	800a83a <__sccl+0x56>
 800a842:	1af2      	subs	r2, r6, r3
 800a844:	3a01      	subs	r2, #1
 800a846:	42b3      	cmp	r3, r6
 800a848:	bfa8      	it	ge
 800a84a:	2200      	movge	r2, #0
 800a84c:	1c5d      	adds	r5, r3, #1
 800a84e:	18ab      	adds	r3, r5, r2
 800a850:	e7e1      	b.n	800a816 <__sccl+0x32>
 800a852:	4610      	mov	r0, r2
 800a854:	e7da      	b.n	800a80c <__sccl+0x28>

0800a856 <__submore>:
 800a856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a85a:	460c      	mov	r4, r1
 800a85c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a85e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a862:	4299      	cmp	r1, r3
 800a864:	d11b      	bne.n	800a89e <__submore+0x48>
 800a866:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a86a:	f7fe f9f5 	bl	8008c58 <_malloc_r>
 800a86e:	b918      	cbnz	r0, 800a878 <__submore+0x22>
 800a870:	f04f 30ff 	mov.w	r0, #4294967295
 800a874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a878:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a87c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a87e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a882:	6360      	str	r0, [r4, #52]	@ 0x34
 800a884:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a888:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a88c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a890:	7043      	strb	r3, [r0, #1]
 800a892:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a896:	7003      	strb	r3, [r0, #0]
 800a898:	6020      	str	r0, [r4, #0]
 800a89a:	2000      	movs	r0, #0
 800a89c:	e7ea      	b.n	800a874 <__submore+0x1e>
 800a89e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a8a0:	0077      	lsls	r7, r6, #1
 800a8a2:	463a      	mov	r2, r7
 800a8a4:	f001 f842 	bl	800b92c <_realloc_r>
 800a8a8:	4605      	mov	r5, r0
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	d0e0      	beq.n	800a870 <__submore+0x1a>
 800a8ae:	eb00 0806 	add.w	r8, r0, r6
 800a8b2:	4601      	mov	r1, r0
 800a8b4:	4632      	mov	r2, r6
 800a8b6:	4640      	mov	r0, r8
 800a8b8:	f7fe f92b 	bl	8008b12 <memcpy>
 800a8bc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a8c0:	f8c4 8000 	str.w	r8, [r4]
 800a8c4:	e7e9      	b.n	800a89a <__submore+0x44>

0800a8c6 <memmove>:
 800a8c6:	4288      	cmp	r0, r1
 800a8c8:	b510      	push	{r4, lr}
 800a8ca:	eb01 0402 	add.w	r4, r1, r2
 800a8ce:	d902      	bls.n	800a8d6 <memmove+0x10>
 800a8d0:	4284      	cmp	r4, r0
 800a8d2:	4623      	mov	r3, r4
 800a8d4:	d807      	bhi.n	800a8e6 <memmove+0x20>
 800a8d6:	1e43      	subs	r3, r0, #1
 800a8d8:	42a1      	cmp	r1, r4
 800a8da:	d008      	beq.n	800a8ee <memmove+0x28>
 800a8dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8e4:	e7f8      	b.n	800a8d8 <memmove+0x12>
 800a8e6:	4601      	mov	r1, r0
 800a8e8:	4402      	add	r2, r0
 800a8ea:	428a      	cmp	r2, r1
 800a8ec:	d100      	bne.n	800a8f0 <memmove+0x2a>
 800a8ee:	bd10      	pop	{r4, pc}
 800a8f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8f8:	e7f7      	b.n	800a8ea <memmove+0x24>
	...

0800a8fc <_sbrk_r>:
 800a8fc:	b538      	push	{r3, r4, r5, lr}
 800a8fe:	2300      	movs	r3, #0
 800a900:	4d05      	ldr	r5, [pc, #20]	@ (800a918 <_sbrk_r+0x1c>)
 800a902:	4604      	mov	r4, r0
 800a904:	4608      	mov	r0, r1
 800a906:	602b      	str	r3, [r5, #0]
 800a908:	f7f7 fe68 	bl	80025dc <_sbrk>
 800a90c:	1c43      	adds	r3, r0, #1
 800a90e:	d102      	bne.n	800a916 <_sbrk_r+0x1a>
 800a910:	682b      	ldr	r3, [r5, #0]
 800a912:	b103      	cbz	r3, 800a916 <_sbrk_r+0x1a>
 800a914:	6023      	str	r3, [r4, #0]
 800a916:	bd38      	pop	{r3, r4, r5, pc}
 800a918:	20002100 	.word	0x20002100

0800a91c <memchr>:
 800a91c:	4603      	mov	r3, r0
 800a91e:	b510      	push	{r4, lr}
 800a920:	b2c9      	uxtb	r1, r1
 800a922:	4402      	add	r2, r0
 800a924:	4293      	cmp	r3, r2
 800a926:	4618      	mov	r0, r3
 800a928:	d101      	bne.n	800a92e <memchr+0x12>
 800a92a:	2000      	movs	r0, #0
 800a92c:	e003      	b.n	800a936 <memchr+0x1a>
 800a92e:	7804      	ldrb	r4, [r0, #0]
 800a930:	3301      	adds	r3, #1
 800a932:	428c      	cmp	r4, r1
 800a934:	d1f6      	bne.n	800a924 <memchr+0x8>
 800a936:	bd10      	pop	{r4, pc}

0800a938 <nan>:
 800a938:	2000      	movs	r0, #0
 800a93a:	4901      	ldr	r1, [pc, #4]	@ (800a940 <nan+0x8>)
 800a93c:	4770      	bx	lr
 800a93e:	bf00      	nop
 800a940:	7ff80000 	.word	0x7ff80000

0800a944 <abort>:
 800a944:	2006      	movs	r0, #6
 800a946:	b508      	push	{r3, lr}
 800a948:	f001 fa96 	bl	800be78 <raise>
 800a94c:	2001      	movs	r0, #1
 800a94e:	f7f7 fdd0 	bl	80024f2 <_exit>

0800a952 <rshift>:
 800a952:	6903      	ldr	r3, [r0, #16]
 800a954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a958:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a95c:	f100 0414 	add.w	r4, r0, #20
 800a960:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a964:	dd46      	ble.n	800a9f4 <rshift+0xa2>
 800a966:	f011 011f 	ands.w	r1, r1, #31
 800a96a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a96e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a972:	d10c      	bne.n	800a98e <rshift+0x3c>
 800a974:	4629      	mov	r1, r5
 800a976:	f100 0710 	add.w	r7, r0, #16
 800a97a:	42b1      	cmp	r1, r6
 800a97c:	d335      	bcc.n	800a9ea <rshift+0x98>
 800a97e:	1a9b      	subs	r3, r3, r2
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	1eea      	subs	r2, r5, #3
 800a984:	4296      	cmp	r6, r2
 800a986:	bf38      	it	cc
 800a988:	2300      	movcc	r3, #0
 800a98a:	4423      	add	r3, r4
 800a98c:	e015      	b.n	800a9ba <rshift+0x68>
 800a98e:	46a1      	mov	r9, r4
 800a990:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a994:	f1c1 0820 	rsb	r8, r1, #32
 800a998:	40cf      	lsrs	r7, r1
 800a99a:	f105 0e04 	add.w	lr, r5, #4
 800a99e:	4576      	cmp	r6, lr
 800a9a0:	46f4      	mov	ip, lr
 800a9a2:	d816      	bhi.n	800a9d2 <rshift+0x80>
 800a9a4:	1a9a      	subs	r2, r3, r2
 800a9a6:	0092      	lsls	r2, r2, #2
 800a9a8:	3a04      	subs	r2, #4
 800a9aa:	3501      	adds	r5, #1
 800a9ac:	42ae      	cmp	r6, r5
 800a9ae:	bf38      	it	cc
 800a9b0:	2200      	movcc	r2, #0
 800a9b2:	18a3      	adds	r3, r4, r2
 800a9b4:	50a7      	str	r7, [r4, r2]
 800a9b6:	b107      	cbz	r7, 800a9ba <rshift+0x68>
 800a9b8:	3304      	adds	r3, #4
 800a9ba:	42a3      	cmp	r3, r4
 800a9bc:	eba3 0204 	sub.w	r2, r3, r4
 800a9c0:	bf08      	it	eq
 800a9c2:	2300      	moveq	r3, #0
 800a9c4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a9c8:	6102      	str	r2, [r0, #16]
 800a9ca:	bf08      	it	eq
 800a9cc:	6143      	streq	r3, [r0, #20]
 800a9ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9d2:	f8dc c000 	ldr.w	ip, [ip]
 800a9d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a9da:	ea4c 0707 	orr.w	r7, ip, r7
 800a9de:	f849 7b04 	str.w	r7, [r9], #4
 800a9e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a9e6:	40cf      	lsrs	r7, r1
 800a9e8:	e7d9      	b.n	800a99e <rshift+0x4c>
 800a9ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800a9ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800a9f2:	e7c2      	b.n	800a97a <rshift+0x28>
 800a9f4:	4623      	mov	r3, r4
 800a9f6:	e7e0      	b.n	800a9ba <rshift+0x68>

0800a9f8 <__hexdig_fun>:
 800a9f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a9fc:	2b09      	cmp	r3, #9
 800a9fe:	d802      	bhi.n	800aa06 <__hexdig_fun+0xe>
 800aa00:	3820      	subs	r0, #32
 800aa02:	b2c0      	uxtb	r0, r0
 800aa04:	4770      	bx	lr
 800aa06:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800aa0a:	2b05      	cmp	r3, #5
 800aa0c:	d801      	bhi.n	800aa12 <__hexdig_fun+0x1a>
 800aa0e:	3847      	subs	r0, #71	@ 0x47
 800aa10:	e7f7      	b.n	800aa02 <__hexdig_fun+0xa>
 800aa12:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800aa16:	2b05      	cmp	r3, #5
 800aa18:	d801      	bhi.n	800aa1e <__hexdig_fun+0x26>
 800aa1a:	3827      	subs	r0, #39	@ 0x27
 800aa1c:	e7f1      	b.n	800aa02 <__hexdig_fun+0xa>
 800aa1e:	2000      	movs	r0, #0
 800aa20:	4770      	bx	lr
	...

0800aa24 <__gethex>:
 800aa24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa28:	468a      	mov	sl, r1
 800aa2a:	4690      	mov	r8, r2
 800aa2c:	b085      	sub	sp, #20
 800aa2e:	9302      	str	r3, [sp, #8]
 800aa30:	680b      	ldr	r3, [r1, #0]
 800aa32:	9001      	str	r0, [sp, #4]
 800aa34:	1c9c      	adds	r4, r3, #2
 800aa36:	46a1      	mov	r9, r4
 800aa38:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aa3c:	2830      	cmp	r0, #48	@ 0x30
 800aa3e:	d0fa      	beq.n	800aa36 <__gethex+0x12>
 800aa40:	eba9 0303 	sub.w	r3, r9, r3
 800aa44:	f1a3 0b02 	sub.w	fp, r3, #2
 800aa48:	f7ff ffd6 	bl	800a9f8 <__hexdig_fun>
 800aa4c:	4605      	mov	r5, r0
 800aa4e:	2800      	cmp	r0, #0
 800aa50:	d168      	bne.n	800ab24 <__gethex+0x100>
 800aa52:	2201      	movs	r2, #1
 800aa54:	4648      	mov	r0, r9
 800aa56:	499f      	ldr	r1, [pc, #636]	@ (800acd4 <__gethex+0x2b0>)
 800aa58:	f7fd fef2 	bl	8008840 <strncmp>
 800aa5c:	4607      	mov	r7, r0
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d167      	bne.n	800ab32 <__gethex+0x10e>
 800aa62:	f899 0001 	ldrb.w	r0, [r9, #1]
 800aa66:	4626      	mov	r6, r4
 800aa68:	f7ff ffc6 	bl	800a9f8 <__hexdig_fun>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d062      	beq.n	800ab36 <__gethex+0x112>
 800aa70:	4623      	mov	r3, r4
 800aa72:	7818      	ldrb	r0, [r3, #0]
 800aa74:	4699      	mov	r9, r3
 800aa76:	2830      	cmp	r0, #48	@ 0x30
 800aa78:	f103 0301 	add.w	r3, r3, #1
 800aa7c:	d0f9      	beq.n	800aa72 <__gethex+0x4e>
 800aa7e:	f7ff ffbb 	bl	800a9f8 <__hexdig_fun>
 800aa82:	fab0 f580 	clz	r5, r0
 800aa86:	f04f 0b01 	mov.w	fp, #1
 800aa8a:	096d      	lsrs	r5, r5, #5
 800aa8c:	464a      	mov	r2, r9
 800aa8e:	4616      	mov	r6, r2
 800aa90:	7830      	ldrb	r0, [r6, #0]
 800aa92:	3201      	adds	r2, #1
 800aa94:	f7ff ffb0 	bl	800a9f8 <__hexdig_fun>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	d1f8      	bne.n	800aa8e <__gethex+0x6a>
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	498c      	ldr	r1, [pc, #560]	@ (800acd4 <__gethex+0x2b0>)
 800aaa2:	f7fd fecd 	bl	8008840 <strncmp>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	d13f      	bne.n	800ab2a <__gethex+0x106>
 800aaaa:	b944      	cbnz	r4, 800aabe <__gethex+0x9a>
 800aaac:	1c74      	adds	r4, r6, #1
 800aaae:	4622      	mov	r2, r4
 800aab0:	4616      	mov	r6, r2
 800aab2:	7830      	ldrb	r0, [r6, #0]
 800aab4:	3201      	adds	r2, #1
 800aab6:	f7ff ff9f 	bl	800a9f8 <__hexdig_fun>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d1f8      	bne.n	800aab0 <__gethex+0x8c>
 800aabe:	1ba4      	subs	r4, r4, r6
 800aac0:	00a7      	lsls	r7, r4, #2
 800aac2:	7833      	ldrb	r3, [r6, #0]
 800aac4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800aac8:	2b50      	cmp	r3, #80	@ 0x50
 800aaca:	d13e      	bne.n	800ab4a <__gethex+0x126>
 800aacc:	7873      	ldrb	r3, [r6, #1]
 800aace:	2b2b      	cmp	r3, #43	@ 0x2b
 800aad0:	d033      	beq.n	800ab3a <__gethex+0x116>
 800aad2:	2b2d      	cmp	r3, #45	@ 0x2d
 800aad4:	d034      	beq.n	800ab40 <__gethex+0x11c>
 800aad6:	2400      	movs	r4, #0
 800aad8:	1c71      	adds	r1, r6, #1
 800aada:	7808      	ldrb	r0, [r1, #0]
 800aadc:	f7ff ff8c 	bl	800a9f8 <__hexdig_fun>
 800aae0:	1e43      	subs	r3, r0, #1
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	2b18      	cmp	r3, #24
 800aae6:	d830      	bhi.n	800ab4a <__gethex+0x126>
 800aae8:	f1a0 0210 	sub.w	r2, r0, #16
 800aaec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aaf0:	f7ff ff82 	bl	800a9f8 <__hexdig_fun>
 800aaf4:	f100 3cff 	add.w	ip, r0, #4294967295
 800aaf8:	fa5f fc8c 	uxtb.w	ip, ip
 800aafc:	f1bc 0f18 	cmp.w	ip, #24
 800ab00:	f04f 030a 	mov.w	r3, #10
 800ab04:	d91e      	bls.n	800ab44 <__gethex+0x120>
 800ab06:	b104      	cbz	r4, 800ab0a <__gethex+0xe6>
 800ab08:	4252      	negs	r2, r2
 800ab0a:	4417      	add	r7, r2
 800ab0c:	f8ca 1000 	str.w	r1, [sl]
 800ab10:	b1ed      	cbz	r5, 800ab4e <__gethex+0x12a>
 800ab12:	f1bb 0f00 	cmp.w	fp, #0
 800ab16:	bf0c      	ite	eq
 800ab18:	2506      	moveq	r5, #6
 800ab1a:	2500      	movne	r5, #0
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	b005      	add	sp, #20
 800ab20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab24:	2500      	movs	r5, #0
 800ab26:	462c      	mov	r4, r5
 800ab28:	e7b0      	b.n	800aa8c <__gethex+0x68>
 800ab2a:	2c00      	cmp	r4, #0
 800ab2c:	d1c7      	bne.n	800aabe <__gethex+0x9a>
 800ab2e:	4627      	mov	r7, r4
 800ab30:	e7c7      	b.n	800aac2 <__gethex+0x9e>
 800ab32:	464e      	mov	r6, r9
 800ab34:	462f      	mov	r7, r5
 800ab36:	2501      	movs	r5, #1
 800ab38:	e7c3      	b.n	800aac2 <__gethex+0x9e>
 800ab3a:	2400      	movs	r4, #0
 800ab3c:	1cb1      	adds	r1, r6, #2
 800ab3e:	e7cc      	b.n	800aada <__gethex+0xb6>
 800ab40:	2401      	movs	r4, #1
 800ab42:	e7fb      	b.n	800ab3c <__gethex+0x118>
 800ab44:	fb03 0002 	mla	r0, r3, r2, r0
 800ab48:	e7ce      	b.n	800aae8 <__gethex+0xc4>
 800ab4a:	4631      	mov	r1, r6
 800ab4c:	e7de      	b.n	800ab0c <__gethex+0xe8>
 800ab4e:	4629      	mov	r1, r5
 800ab50:	eba6 0309 	sub.w	r3, r6, r9
 800ab54:	3b01      	subs	r3, #1
 800ab56:	2b07      	cmp	r3, #7
 800ab58:	dc0a      	bgt.n	800ab70 <__gethex+0x14c>
 800ab5a:	9801      	ldr	r0, [sp, #4]
 800ab5c:	f000 fa46 	bl	800afec <_Balloc>
 800ab60:	4604      	mov	r4, r0
 800ab62:	b940      	cbnz	r0, 800ab76 <__gethex+0x152>
 800ab64:	4602      	mov	r2, r0
 800ab66:	21e4      	movs	r1, #228	@ 0xe4
 800ab68:	4b5b      	ldr	r3, [pc, #364]	@ (800acd8 <__gethex+0x2b4>)
 800ab6a:	485c      	ldr	r0, [pc, #368]	@ (800acdc <__gethex+0x2b8>)
 800ab6c:	f7fd ffe4 	bl	8008b38 <__assert_func>
 800ab70:	3101      	adds	r1, #1
 800ab72:	105b      	asrs	r3, r3, #1
 800ab74:	e7ef      	b.n	800ab56 <__gethex+0x132>
 800ab76:	2300      	movs	r3, #0
 800ab78:	f100 0a14 	add.w	sl, r0, #20
 800ab7c:	4655      	mov	r5, sl
 800ab7e:	469b      	mov	fp, r3
 800ab80:	45b1      	cmp	r9, r6
 800ab82:	d337      	bcc.n	800abf4 <__gethex+0x1d0>
 800ab84:	f845 bb04 	str.w	fp, [r5], #4
 800ab88:	eba5 050a 	sub.w	r5, r5, sl
 800ab8c:	10ad      	asrs	r5, r5, #2
 800ab8e:	6125      	str	r5, [r4, #16]
 800ab90:	4658      	mov	r0, fp
 800ab92:	f000 fb1d 	bl	800b1d0 <__hi0bits>
 800ab96:	016d      	lsls	r5, r5, #5
 800ab98:	f8d8 6000 	ldr.w	r6, [r8]
 800ab9c:	1a2d      	subs	r5, r5, r0
 800ab9e:	42b5      	cmp	r5, r6
 800aba0:	dd54      	ble.n	800ac4c <__gethex+0x228>
 800aba2:	1bad      	subs	r5, r5, r6
 800aba4:	4629      	mov	r1, r5
 800aba6:	4620      	mov	r0, r4
 800aba8:	f000 fe9f 	bl	800b8ea <__any_on>
 800abac:	4681      	mov	r9, r0
 800abae:	b178      	cbz	r0, 800abd0 <__gethex+0x1ac>
 800abb0:	f04f 0901 	mov.w	r9, #1
 800abb4:	1e6b      	subs	r3, r5, #1
 800abb6:	1159      	asrs	r1, r3, #5
 800abb8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800abbc:	f003 021f 	and.w	r2, r3, #31
 800abc0:	fa09 f202 	lsl.w	r2, r9, r2
 800abc4:	420a      	tst	r2, r1
 800abc6:	d003      	beq.n	800abd0 <__gethex+0x1ac>
 800abc8:	454b      	cmp	r3, r9
 800abca:	dc36      	bgt.n	800ac3a <__gethex+0x216>
 800abcc:	f04f 0902 	mov.w	r9, #2
 800abd0:	4629      	mov	r1, r5
 800abd2:	4620      	mov	r0, r4
 800abd4:	f7ff febd 	bl	800a952 <rshift>
 800abd8:	442f      	add	r7, r5
 800abda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abde:	42bb      	cmp	r3, r7
 800abe0:	da42      	bge.n	800ac68 <__gethex+0x244>
 800abe2:	4621      	mov	r1, r4
 800abe4:	9801      	ldr	r0, [sp, #4]
 800abe6:	f000 fa41 	bl	800b06c <_Bfree>
 800abea:	2300      	movs	r3, #0
 800abec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abee:	25a3      	movs	r5, #163	@ 0xa3
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	e793      	b.n	800ab1c <__gethex+0xf8>
 800abf4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800abf8:	2a2e      	cmp	r2, #46	@ 0x2e
 800abfa:	d012      	beq.n	800ac22 <__gethex+0x1fe>
 800abfc:	2b20      	cmp	r3, #32
 800abfe:	d104      	bne.n	800ac0a <__gethex+0x1e6>
 800ac00:	f845 bb04 	str.w	fp, [r5], #4
 800ac04:	f04f 0b00 	mov.w	fp, #0
 800ac08:	465b      	mov	r3, fp
 800ac0a:	7830      	ldrb	r0, [r6, #0]
 800ac0c:	9303      	str	r3, [sp, #12]
 800ac0e:	f7ff fef3 	bl	800a9f8 <__hexdig_fun>
 800ac12:	9b03      	ldr	r3, [sp, #12]
 800ac14:	f000 000f 	and.w	r0, r0, #15
 800ac18:	4098      	lsls	r0, r3
 800ac1a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ac1e:	3304      	adds	r3, #4
 800ac20:	e7ae      	b.n	800ab80 <__gethex+0x15c>
 800ac22:	45b1      	cmp	r9, r6
 800ac24:	d8ea      	bhi.n	800abfc <__gethex+0x1d8>
 800ac26:	2201      	movs	r2, #1
 800ac28:	4630      	mov	r0, r6
 800ac2a:	492a      	ldr	r1, [pc, #168]	@ (800acd4 <__gethex+0x2b0>)
 800ac2c:	9303      	str	r3, [sp, #12]
 800ac2e:	f7fd fe07 	bl	8008840 <strncmp>
 800ac32:	9b03      	ldr	r3, [sp, #12]
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d1e1      	bne.n	800abfc <__gethex+0x1d8>
 800ac38:	e7a2      	b.n	800ab80 <__gethex+0x15c>
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	1ea9      	subs	r1, r5, #2
 800ac3e:	f000 fe54 	bl	800b8ea <__any_on>
 800ac42:	2800      	cmp	r0, #0
 800ac44:	d0c2      	beq.n	800abcc <__gethex+0x1a8>
 800ac46:	f04f 0903 	mov.w	r9, #3
 800ac4a:	e7c1      	b.n	800abd0 <__gethex+0x1ac>
 800ac4c:	da09      	bge.n	800ac62 <__gethex+0x23e>
 800ac4e:	1b75      	subs	r5, r6, r5
 800ac50:	4621      	mov	r1, r4
 800ac52:	462a      	mov	r2, r5
 800ac54:	9801      	ldr	r0, [sp, #4]
 800ac56:	f000 fc19 	bl	800b48c <__lshift>
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	1b7f      	subs	r7, r7, r5
 800ac5e:	f100 0a14 	add.w	sl, r0, #20
 800ac62:	f04f 0900 	mov.w	r9, #0
 800ac66:	e7b8      	b.n	800abda <__gethex+0x1b6>
 800ac68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac6c:	42bd      	cmp	r5, r7
 800ac6e:	dd6f      	ble.n	800ad50 <__gethex+0x32c>
 800ac70:	1bed      	subs	r5, r5, r7
 800ac72:	42ae      	cmp	r6, r5
 800ac74:	dc34      	bgt.n	800ace0 <__gethex+0x2bc>
 800ac76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac7a:	2b02      	cmp	r3, #2
 800ac7c:	d022      	beq.n	800acc4 <__gethex+0x2a0>
 800ac7e:	2b03      	cmp	r3, #3
 800ac80:	d024      	beq.n	800accc <__gethex+0x2a8>
 800ac82:	2b01      	cmp	r3, #1
 800ac84:	d115      	bne.n	800acb2 <__gethex+0x28e>
 800ac86:	42ae      	cmp	r6, r5
 800ac88:	d113      	bne.n	800acb2 <__gethex+0x28e>
 800ac8a:	2e01      	cmp	r6, #1
 800ac8c:	d10b      	bne.n	800aca6 <__gethex+0x282>
 800ac8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ac92:	9a02      	ldr	r2, [sp, #8]
 800ac94:	2562      	movs	r5, #98	@ 0x62
 800ac96:	6013      	str	r3, [r2, #0]
 800ac98:	2301      	movs	r3, #1
 800ac9a:	6123      	str	r3, [r4, #16]
 800ac9c:	f8ca 3000 	str.w	r3, [sl]
 800aca0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aca2:	601c      	str	r4, [r3, #0]
 800aca4:	e73a      	b.n	800ab1c <__gethex+0xf8>
 800aca6:	4620      	mov	r0, r4
 800aca8:	1e71      	subs	r1, r6, #1
 800acaa:	f000 fe1e 	bl	800b8ea <__any_on>
 800acae:	2800      	cmp	r0, #0
 800acb0:	d1ed      	bne.n	800ac8e <__gethex+0x26a>
 800acb2:	4621      	mov	r1, r4
 800acb4:	9801      	ldr	r0, [sp, #4]
 800acb6:	f000 f9d9 	bl	800b06c <_Bfree>
 800acba:	2300      	movs	r3, #0
 800acbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acbe:	2550      	movs	r5, #80	@ 0x50
 800acc0:	6013      	str	r3, [r2, #0]
 800acc2:	e72b      	b.n	800ab1c <__gethex+0xf8>
 800acc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1f3      	bne.n	800acb2 <__gethex+0x28e>
 800acca:	e7e0      	b.n	800ac8e <__gethex+0x26a>
 800accc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d1dd      	bne.n	800ac8e <__gethex+0x26a>
 800acd2:	e7ee      	b.n	800acb2 <__gethex+0x28e>
 800acd4:	0800cb50 	.word	0x0800cb50
 800acd8:	0800cbb4 	.word	0x0800cbb4
 800acdc:	0800cbc5 	.word	0x0800cbc5
 800ace0:	1e6f      	subs	r7, r5, #1
 800ace2:	f1b9 0f00 	cmp.w	r9, #0
 800ace6:	d130      	bne.n	800ad4a <__gethex+0x326>
 800ace8:	b127      	cbz	r7, 800acf4 <__gethex+0x2d0>
 800acea:	4639      	mov	r1, r7
 800acec:	4620      	mov	r0, r4
 800acee:	f000 fdfc 	bl	800b8ea <__any_on>
 800acf2:	4681      	mov	r9, r0
 800acf4:	2301      	movs	r3, #1
 800acf6:	4629      	mov	r1, r5
 800acf8:	1b76      	subs	r6, r6, r5
 800acfa:	2502      	movs	r5, #2
 800acfc:	117a      	asrs	r2, r7, #5
 800acfe:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ad02:	f007 071f 	and.w	r7, r7, #31
 800ad06:	40bb      	lsls	r3, r7
 800ad08:	4213      	tst	r3, r2
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	bf18      	it	ne
 800ad0e:	f049 0902 	orrne.w	r9, r9, #2
 800ad12:	f7ff fe1e 	bl	800a952 <rshift>
 800ad16:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ad1a:	f1b9 0f00 	cmp.w	r9, #0
 800ad1e:	d047      	beq.n	800adb0 <__gethex+0x38c>
 800ad20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad24:	2b02      	cmp	r3, #2
 800ad26:	d015      	beq.n	800ad54 <__gethex+0x330>
 800ad28:	2b03      	cmp	r3, #3
 800ad2a:	d017      	beq.n	800ad5c <__gethex+0x338>
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d109      	bne.n	800ad44 <__gethex+0x320>
 800ad30:	f019 0f02 	tst.w	r9, #2
 800ad34:	d006      	beq.n	800ad44 <__gethex+0x320>
 800ad36:	f8da 3000 	ldr.w	r3, [sl]
 800ad3a:	ea49 0903 	orr.w	r9, r9, r3
 800ad3e:	f019 0f01 	tst.w	r9, #1
 800ad42:	d10e      	bne.n	800ad62 <__gethex+0x33e>
 800ad44:	f045 0510 	orr.w	r5, r5, #16
 800ad48:	e032      	b.n	800adb0 <__gethex+0x38c>
 800ad4a:	f04f 0901 	mov.w	r9, #1
 800ad4e:	e7d1      	b.n	800acf4 <__gethex+0x2d0>
 800ad50:	2501      	movs	r5, #1
 800ad52:	e7e2      	b.n	800ad1a <__gethex+0x2f6>
 800ad54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad56:	f1c3 0301 	rsb	r3, r3, #1
 800ad5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d0f0      	beq.n	800ad44 <__gethex+0x320>
 800ad62:	f04f 0c00 	mov.w	ip, #0
 800ad66:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad6a:	f104 0314 	add.w	r3, r4, #20
 800ad6e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ad72:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ad76:	4618      	mov	r0, r3
 800ad78:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ad80:	d01b      	beq.n	800adba <__gethex+0x396>
 800ad82:	3201      	adds	r2, #1
 800ad84:	6002      	str	r2, [r0, #0]
 800ad86:	2d02      	cmp	r5, #2
 800ad88:	f104 0314 	add.w	r3, r4, #20
 800ad8c:	d13c      	bne.n	800ae08 <__gethex+0x3e4>
 800ad8e:	f8d8 2000 	ldr.w	r2, [r8]
 800ad92:	3a01      	subs	r2, #1
 800ad94:	42b2      	cmp	r2, r6
 800ad96:	d109      	bne.n	800adac <__gethex+0x388>
 800ad98:	2201      	movs	r2, #1
 800ad9a:	1171      	asrs	r1, r6, #5
 800ad9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ada0:	f006 061f 	and.w	r6, r6, #31
 800ada4:	fa02 f606 	lsl.w	r6, r2, r6
 800ada8:	421e      	tst	r6, r3
 800adaa:	d13a      	bne.n	800ae22 <__gethex+0x3fe>
 800adac:	f045 0520 	orr.w	r5, r5, #32
 800adb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adb2:	601c      	str	r4, [r3, #0]
 800adb4:	9b02      	ldr	r3, [sp, #8]
 800adb6:	601f      	str	r7, [r3, #0]
 800adb8:	e6b0      	b.n	800ab1c <__gethex+0xf8>
 800adba:	4299      	cmp	r1, r3
 800adbc:	f843 cc04 	str.w	ip, [r3, #-4]
 800adc0:	d8d9      	bhi.n	800ad76 <__gethex+0x352>
 800adc2:	68a3      	ldr	r3, [r4, #8]
 800adc4:	459b      	cmp	fp, r3
 800adc6:	db17      	blt.n	800adf8 <__gethex+0x3d4>
 800adc8:	6861      	ldr	r1, [r4, #4]
 800adca:	9801      	ldr	r0, [sp, #4]
 800adcc:	3101      	adds	r1, #1
 800adce:	f000 f90d 	bl	800afec <_Balloc>
 800add2:	4681      	mov	r9, r0
 800add4:	b918      	cbnz	r0, 800adde <__gethex+0x3ba>
 800add6:	4602      	mov	r2, r0
 800add8:	2184      	movs	r1, #132	@ 0x84
 800adda:	4b19      	ldr	r3, [pc, #100]	@ (800ae40 <__gethex+0x41c>)
 800addc:	e6c5      	b.n	800ab6a <__gethex+0x146>
 800adde:	6922      	ldr	r2, [r4, #16]
 800ade0:	f104 010c 	add.w	r1, r4, #12
 800ade4:	3202      	adds	r2, #2
 800ade6:	0092      	lsls	r2, r2, #2
 800ade8:	300c      	adds	r0, #12
 800adea:	f7fd fe92 	bl	8008b12 <memcpy>
 800adee:	4621      	mov	r1, r4
 800adf0:	9801      	ldr	r0, [sp, #4]
 800adf2:	f000 f93b 	bl	800b06c <_Bfree>
 800adf6:	464c      	mov	r4, r9
 800adf8:	6923      	ldr	r3, [r4, #16]
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	6122      	str	r2, [r4, #16]
 800adfe:	2201      	movs	r2, #1
 800ae00:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae04:	615a      	str	r2, [r3, #20]
 800ae06:	e7be      	b.n	800ad86 <__gethex+0x362>
 800ae08:	6922      	ldr	r2, [r4, #16]
 800ae0a:	455a      	cmp	r2, fp
 800ae0c:	dd0b      	ble.n	800ae26 <__gethex+0x402>
 800ae0e:	2101      	movs	r1, #1
 800ae10:	4620      	mov	r0, r4
 800ae12:	f7ff fd9e 	bl	800a952 <rshift>
 800ae16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae1a:	3701      	adds	r7, #1
 800ae1c:	42bb      	cmp	r3, r7
 800ae1e:	f6ff aee0 	blt.w	800abe2 <__gethex+0x1be>
 800ae22:	2501      	movs	r5, #1
 800ae24:	e7c2      	b.n	800adac <__gethex+0x388>
 800ae26:	f016 061f 	ands.w	r6, r6, #31
 800ae2a:	d0fa      	beq.n	800ae22 <__gethex+0x3fe>
 800ae2c:	4453      	add	r3, sl
 800ae2e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ae32:	f000 f9cd 	bl	800b1d0 <__hi0bits>
 800ae36:	f1c6 0620 	rsb	r6, r6, #32
 800ae3a:	42b0      	cmp	r0, r6
 800ae3c:	dbe7      	blt.n	800ae0e <__gethex+0x3ea>
 800ae3e:	e7f0      	b.n	800ae22 <__gethex+0x3fe>
 800ae40:	0800cbb4 	.word	0x0800cbb4

0800ae44 <L_shift>:
 800ae44:	f1c2 0208 	rsb	r2, r2, #8
 800ae48:	0092      	lsls	r2, r2, #2
 800ae4a:	b570      	push	{r4, r5, r6, lr}
 800ae4c:	f1c2 0620 	rsb	r6, r2, #32
 800ae50:	6843      	ldr	r3, [r0, #4]
 800ae52:	6804      	ldr	r4, [r0, #0]
 800ae54:	fa03 f506 	lsl.w	r5, r3, r6
 800ae58:	432c      	orrs	r4, r5
 800ae5a:	40d3      	lsrs	r3, r2
 800ae5c:	6004      	str	r4, [r0, #0]
 800ae5e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae62:	4288      	cmp	r0, r1
 800ae64:	d3f4      	bcc.n	800ae50 <L_shift+0xc>
 800ae66:	bd70      	pop	{r4, r5, r6, pc}

0800ae68 <__match>:
 800ae68:	b530      	push	{r4, r5, lr}
 800ae6a:	6803      	ldr	r3, [r0, #0]
 800ae6c:	3301      	adds	r3, #1
 800ae6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae72:	b914      	cbnz	r4, 800ae7a <__match+0x12>
 800ae74:	6003      	str	r3, [r0, #0]
 800ae76:	2001      	movs	r0, #1
 800ae78:	bd30      	pop	{r4, r5, pc}
 800ae7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ae82:	2d19      	cmp	r5, #25
 800ae84:	bf98      	it	ls
 800ae86:	3220      	addls	r2, #32
 800ae88:	42a2      	cmp	r2, r4
 800ae8a:	d0f0      	beq.n	800ae6e <__match+0x6>
 800ae8c:	2000      	movs	r0, #0
 800ae8e:	e7f3      	b.n	800ae78 <__match+0x10>

0800ae90 <__hexnan>:
 800ae90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae94:	2500      	movs	r5, #0
 800ae96:	680b      	ldr	r3, [r1, #0]
 800ae98:	4682      	mov	sl, r0
 800ae9a:	115e      	asrs	r6, r3, #5
 800ae9c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aea0:	f013 031f 	ands.w	r3, r3, #31
 800aea4:	bf18      	it	ne
 800aea6:	3604      	addne	r6, #4
 800aea8:	1f37      	subs	r7, r6, #4
 800aeaa:	4690      	mov	r8, r2
 800aeac:	46b9      	mov	r9, r7
 800aeae:	463c      	mov	r4, r7
 800aeb0:	46ab      	mov	fp, r5
 800aeb2:	b087      	sub	sp, #28
 800aeb4:	6801      	ldr	r1, [r0, #0]
 800aeb6:	9301      	str	r3, [sp, #4]
 800aeb8:	f846 5c04 	str.w	r5, [r6, #-4]
 800aebc:	9502      	str	r5, [sp, #8]
 800aebe:	784a      	ldrb	r2, [r1, #1]
 800aec0:	1c4b      	adds	r3, r1, #1
 800aec2:	9303      	str	r3, [sp, #12]
 800aec4:	b342      	cbz	r2, 800af18 <__hexnan+0x88>
 800aec6:	4610      	mov	r0, r2
 800aec8:	9105      	str	r1, [sp, #20]
 800aeca:	9204      	str	r2, [sp, #16]
 800aecc:	f7ff fd94 	bl	800a9f8 <__hexdig_fun>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d151      	bne.n	800af78 <__hexnan+0xe8>
 800aed4:	9a04      	ldr	r2, [sp, #16]
 800aed6:	9905      	ldr	r1, [sp, #20]
 800aed8:	2a20      	cmp	r2, #32
 800aeda:	d818      	bhi.n	800af0e <__hexnan+0x7e>
 800aedc:	9b02      	ldr	r3, [sp, #8]
 800aede:	459b      	cmp	fp, r3
 800aee0:	dd13      	ble.n	800af0a <__hexnan+0x7a>
 800aee2:	454c      	cmp	r4, r9
 800aee4:	d206      	bcs.n	800aef4 <__hexnan+0x64>
 800aee6:	2d07      	cmp	r5, #7
 800aee8:	dc04      	bgt.n	800aef4 <__hexnan+0x64>
 800aeea:	462a      	mov	r2, r5
 800aeec:	4649      	mov	r1, r9
 800aeee:	4620      	mov	r0, r4
 800aef0:	f7ff ffa8 	bl	800ae44 <L_shift>
 800aef4:	4544      	cmp	r4, r8
 800aef6:	d952      	bls.n	800af9e <__hexnan+0x10e>
 800aef8:	2300      	movs	r3, #0
 800aefa:	f1a4 0904 	sub.w	r9, r4, #4
 800aefe:	f844 3c04 	str.w	r3, [r4, #-4]
 800af02:	461d      	mov	r5, r3
 800af04:	464c      	mov	r4, r9
 800af06:	f8cd b008 	str.w	fp, [sp, #8]
 800af0a:	9903      	ldr	r1, [sp, #12]
 800af0c:	e7d7      	b.n	800aebe <__hexnan+0x2e>
 800af0e:	2a29      	cmp	r2, #41	@ 0x29
 800af10:	d157      	bne.n	800afc2 <__hexnan+0x132>
 800af12:	3102      	adds	r1, #2
 800af14:	f8ca 1000 	str.w	r1, [sl]
 800af18:	f1bb 0f00 	cmp.w	fp, #0
 800af1c:	d051      	beq.n	800afc2 <__hexnan+0x132>
 800af1e:	454c      	cmp	r4, r9
 800af20:	d206      	bcs.n	800af30 <__hexnan+0xa0>
 800af22:	2d07      	cmp	r5, #7
 800af24:	dc04      	bgt.n	800af30 <__hexnan+0xa0>
 800af26:	462a      	mov	r2, r5
 800af28:	4649      	mov	r1, r9
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7ff ff8a 	bl	800ae44 <L_shift>
 800af30:	4544      	cmp	r4, r8
 800af32:	d936      	bls.n	800afa2 <__hexnan+0x112>
 800af34:	4623      	mov	r3, r4
 800af36:	f1a8 0204 	sub.w	r2, r8, #4
 800af3a:	f853 1b04 	ldr.w	r1, [r3], #4
 800af3e:	429f      	cmp	r7, r3
 800af40:	f842 1f04 	str.w	r1, [r2, #4]!
 800af44:	d2f9      	bcs.n	800af3a <__hexnan+0xaa>
 800af46:	1b3b      	subs	r3, r7, r4
 800af48:	f023 0303 	bic.w	r3, r3, #3
 800af4c:	3304      	adds	r3, #4
 800af4e:	3401      	adds	r4, #1
 800af50:	3e03      	subs	r6, #3
 800af52:	42b4      	cmp	r4, r6
 800af54:	bf88      	it	hi
 800af56:	2304      	movhi	r3, #4
 800af58:	2200      	movs	r2, #0
 800af5a:	4443      	add	r3, r8
 800af5c:	f843 2b04 	str.w	r2, [r3], #4
 800af60:	429f      	cmp	r7, r3
 800af62:	d2fb      	bcs.n	800af5c <__hexnan+0xcc>
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	b91b      	cbnz	r3, 800af70 <__hexnan+0xe0>
 800af68:	4547      	cmp	r7, r8
 800af6a:	d128      	bne.n	800afbe <__hexnan+0x12e>
 800af6c:	2301      	movs	r3, #1
 800af6e:	603b      	str	r3, [r7, #0]
 800af70:	2005      	movs	r0, #5
 800af72:	b007      	add	sp, #28
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	3501      	adds	r5, #1
 800af7a:	2d08      	cmp	r5, #8
 800af7c:	f10b 0b01 	add.w	fp, fp, #1
 800af80:	dd06      	ble.n	800af90 <__hexnan+0x100>
 800af82:	4544      	cmp	r4, r8
 800af84:	d9c1      	bls.n	800af0a <__hexnan+0x7a>
 800af86:	2300      	movs	r3, #0
 800af88:	2501      	movs	r5, #1
 800af8a:	f844 3c04 	str.w	r3, [r4, #-4]
 800af8e:	3c04      	subs	r4, #4
 800af90:	6822      	ldr	r2, [r4, #0]
 800af92:	f000 000f 	and.w	r0, r0, #15
 800af96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800af9a:	6020      	str	r0, [r4, #0]
 800af9c:	e7b5      	b.n	800af0a <__hexnan+0x7a>
 800af9e:	2508      	movs	r5, #8
 800afa0:	e7b3      	b.n	800af0a <__hexnan+0x7a>
 800afa2:	9b01      	ldr	r3, [sp, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d0dd      	beq.n	800af64 <__hexnan+0xd4>
 800afa8:	f04f 32ff 	mov.w	r2, #4294967295
 800afac:	f1c3 0320 	rsb	r3, r3, #32
 800afb0:	40da      	lsrs	r2, r3
 800afb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800afb6:	4013      	ands	r3, r2
 800afb8:	f846 3c04 	str.w	r3, [r6, #-4]
 800afbc:	e7d2      	b.n	800af64 <__hexnan+0xd4>
 800afbe:	3f04      	subs	r7, #4
 800afc0:	e7d0      	b.n	800af64 <__hexnan+0xd4>
 800afc2:	2004      	movs	r0, #4
 800afc4:	e7d5      	b.n	800af72 <__hexnan+0xe2>

0800afc6 <__ascii_mbtowc>:
 800afc6:	b082      	sub	sp, #8
 800afc8:	b901      	cbnz	r1, 800afcc <__ascii_mbtowc+0x6>
 800afca:	a901      	add	r1, sp, #4
 800afcc:	b142      	cbz	r2, 800afe0 <__ascii_mbtowc+0x1a>
 800afce:	b14b      	cbz	r3, 800afe4 <__ascii_mbtowc+0x1e>
 800afd0:	7813      	ldrb	r3, [r2, #0]
 800afd2:	600b      	str	r3, [r1, #0]
 800afd4:	7812      	ldrb	r2, [r2, #0]
 800afd6:	1e10      	subs	r0, r2, #0
 800afd8:	bf18      	it	ne
 800afda:	2001      	movne	r0, #1
 800afdc:	b002      	add	sp, #8
 800afde:	4770      	bx	lr
 800afe0:	4610      	mov	r0, r2
 800afe2:	e7fb      	b.n	800afdc <__ascii_mbtowc+0x16>
 800afe4:	f06f 0001 	mvn.w	r0, #1
 800afe8:	e7f8      	b.n	800afdc <__ascii_mbtowc+0x16>
	...

0800afec <_Balloc>:
 800afec:	b570      	push	{r4, r5, r6, lr}
 800afee:	69c6      	ldr	r6, [r0, #28]
 800aff0:	4604      	mov	r4, r0
 800aff2:	460d      	mov	r5, r1
 800aff4:	b976      	cbnz	r6, 800b014 <_Balloc+0x28>
 800aff6:	2010      	movs	r0, #16
 800aff8:	f7fd fe04 	bl	8008c04 <malloc>
 800affc:	4602      	mov	r2, r0
 800affe:	61e0      	str	r0, [r4, #28]
 800b000:	b920      	cbnz	r0, 800b00c <_Balloc+0x20>
 800b002:	216b      	movs	r1, #107	@ 0x6b
 800b004:	4b17      	ldr	r3, [pc, #92]	@ (800b064 <_Balloc+0x78>)
 800b006:	4818      	ldr	r0, [pc, #96]	@ (800b068 <_Balloc+0x7c>)
 800b008:	f7fd fd96 	bl	8008b38 <__assert_func>
 800b00c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b010:	6006      	str	r6, [r0, #0]
 800b012:	60c6      	str	r6, [r0, #12]
 800b014:	69e6      	ldr	r6, [r4, #28]
 800b016:	68f3      	ldr	r3, [r6, #12]
 800b018:	b183      	cbz	r3, 800b03c <_Balloc+0x50>
 800b01a:	69e3      	ldr	r3, [r4, #28]
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b022:	b9b8      	cbnz	r0, 800b054 <_Balloc+0x68>
 800b024:	2101      	movs	r1, #1
 800b026:	fa01 f605 	lsl.w	r6, r1, r5
 800b02a:	1d72      	adds	r2, r6, #5
 800b02c:	4620      	mov	r0, r4
 800b02e:	0092      	lsls	r2, r2, #2
 800b030:	f000 ff3e 	bl	800beb0 <_calloc_r>
 800b034:	b160      	cbz	r0, 800b050 <_Balloc+0x64>
 800b036:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b03a:	e00e      	b.n	800b05a <_Balloc+0x6e>
 800b03c:	2221      	movs	r2, #33	@ 0x21
 800b03e:	2104      	movs	r1, #4
 800b040:	4620      	mov	r0, r4
 800b042:	f000 ff35 	bl	800beb0 <_calloc_r>
 800b046:	69e3      	ldr	r3, [r4, #28]
 800b048:	60f0      	str	r0, [r6, #12]
 800b04a:	68db      	ldr	r3, [r3, #12]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d1e4      	bne.n	800b01a <_Balloc+0x2e>
 800b050:	2000      	movs	r0, #0
 800b052:	bd70      	pop	{r4, r5, r6, pc}
 800b054:	6802      	ldr	r2, [r0, #0]
 800b056:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b05a:	2300      	movs	r3, #0
 800b05c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b060:	e7f7      	b.n	800b052 <_Balloc+0x66>
 800b062:	bf00      	nop
 800b064:	0800caa3 	.word	0x0800caa3
 800b068:	0800cc25 	.word	0x0800cc25

0800b06c <_Bfree>:
 800b06c:	b570      	push	{r4, r5, r6, lr}
 800b06e:	69c6      	ldr	r6, [r0, #28]
 800b070:	4605      	mov	r5, r0
 800b072:	460c      	mov	r4, r1
 800b074:	b976      	cbnz	r6, 800b094 <_Bfree+0x28>
 800b076:	2010      	movs	r0, #16
 800b078:	f7fd fdc4 	bl	8008c04 <malloc>
 800b07c:	4602      	mov	r2, r0
 800b07e:	61e8      	str	r0, [r5, #28]
 800b080:	b920      	cbnz	r0, 800b08c <_Bfree+0x20>
 800b082:	218f      	movs	r1, #143	@ 0x8f
 800b084:	4b08      	ldr	r3, [pc, #32]	@ (800b0a8 <_Bfree+0x3c>)
 800b086:	4809      	ldr	r0, [pc, #36]	@ (800b0ac <_Bfree+0x40>)
 800b088:	f7fd fd56 	bl	8008b38 <__assert_func>
 800b08c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b090:	6006      	str	r6, [r0, #0]
 800b092:	60c6      	str	r6, [r0, #12]
 800b094:	b13c      	cbz	r4, 800b0a6 <_Bfree+0x3a>
 800b096:	69eb      	ldr	r3, [r5, #28]
 800b098:	6862      	ldr	r2, [r4, #4]
 800b09a:	68db      	ldr	r3, [r3, #12]
 800b09c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0a0:	6021      	str	r1, [r4, #0]
 800b0a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b0a6:	bd70      	pop	{r4, r5, r6, pc}
 800b0a8:	0800caa3 	.word	0x0800caa3
 800b0ac:	0800cc25 	.word	0x0800cc25

0800b0b0 <__multadd>:
 800b0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b4:	4607      	mov	r7, r0
 800b0b6:	460c      	mov	r4, r1
 800b0b8:	461e      	mov	r6, r3
 800b0ba:	2000      	movs	r0, #0
 800b0bc:	690d      	ldr	r5, [r1, #16]
 800b0be:	f101 0c14 	add.w	ip, r1, #20
 800b0c2:	f8dc 3000 	ldr.w	r3, [ip]
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	b299      	uxth	r1, r3
 800b0ca:	fb02 6101 	mla	r1, r2, r1, r6
 800b0ce:	0c1e      	lsrs	r6, r3, #16
 800b0d0:	0c0b      	lsrs	r3, r1, #16
 800b0d2:	fb02 3306 	mla	r3, r2, r6, r3
 800b0d6:	b289      	uxth	r1, r1
 800b0d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b0dc:	4285      	cmp	r5, r0
 800b0de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b0e2:	f84c 1b04 	str.w	r1, [ip], #4
 800b0e6:	dcec      	bgt.n	800b0c2 <__multadd+0x12>
 800b0e8:	b30e      	cbz	r6, 800b12e <__multadd+0x7e>
 800b0ea:	68a3      	ldr	r3, [r4, #8]
 800b0ec:	42ab      	cmp	r3, r5
 800b0ee:	dc19      	bgt.n	800b124 <__multadd+0x74>
 800b0f0:	6861      	ldr	r1, [r4, #4]
 800b0f2:	4638      	mov	r0, r7
 800b0f4:	3101      	adds	r1, #1
 800b0f6:	f7ff ff79 	bl	800afec <_Balloc>
 800b0fa:	4680      	mov	r8, r0
 800b0fc:	b928      	cbnz	r0, 800b10a <__multadd+0x5a>
 800b0fe:	4602      	mov	r2, r0
 800b100:	21ba      	movs	r1, #186	@ 0xba
 800b102:	4b0c      	ldr	r3, [pc, #48]	@ (800b134 <__multadd+0x84>)
 800b104:	480c      	ldr	r0, [pc, #48]	@ (800b138 <__multadd+0x88>)
 800b106:	f7fd fd17 	bl	8008b38 <__assert_func>
 800b10a:	6922      	ldr	r2, [r4, #16]
 800b10c:	f104 010c 	add.w	r1, r4, #12
 800b110:	3202      	adds	r2, #2
 800b112:	0092      	lsls	r2, r2, #2
 800b114:	300c      	adds	r0, #12
 800b116:	f7fd fcfc 	bl	8008b12 <memcpy>
 800b11a:	4621      	mov	r1, r4
 800b11c:	4638      	mov	r0, r7
 800b11e:	f7ff ffa5 	bl	800b06c <_Bfree>
 800b122:	4644      	mov	r4, r8
 800b124:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b128:	3501      	adds	r5, #1
 800b12a:	615e      	str	r6, [r3, #20]
 800b12c:	6125      	str	r5, [r4, #16]
 800b12e:	4620      	mov	r0, r4
 800b130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b134:	0800cbb4 	.word	0x0800cbb4
 800b138:	0800cc25 	.word	0x0800cc25

0800b13c <__s2b>:
 800b13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b140:	4615      	mov	r5, r2
 800b142:	2209      	movs	r2, #9
 800b144:	461f      	mov	r7, r3
 800b146:	3308      	adds	r3, #8
 800b148:	460c      	mov	r4, r1
 800b14a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b14e:	4606      	mov	r6, r0
 800b150:	2201      	movs	r2, #1
 800b152:	2100      	movs	r1, #0
 800b154:	429a      	cmp	r2, r3
 800b156:	db09      	blt.n	800b16c <__s2b+0x30>
 800b158:	4630      	mov	r0, r6
 800b15a:	f7ff ff47 	bl	800afec <_Balloc>
 800b15e:	b940      	cbnz	r0, 800b172 <__s2b+0x36>
 800b160:	4602      	mov	r2, r0
 800b162:	21d3      	movs	r1, #211	@ 0xd3
 800b164:	4b18      	ldr	r3, [pc, #96]	@ (800b1c8 <__s2b+0x8c>)
 800b166:	4819      	ldr	r0, [pc, #100]	@ (800b1cc <__s2b+0x90>)
 800b168:	f7fd fce6 	bl	8008b38 <__assert_func>
 800b16c:	0052      	lsls	r2, r2, #1
 800b16e:	3101      	adds	r1, #1
 800b170:	e7f0      	b.n	800b154 <__s2b+0x18>
 800b172:	9b08      	ldr	r3, [sp, #32]
 800b174:	2d09      	cmp	r5, #9
 800b176:	6143      	str	r3, [r0, #20]
 800b178:	f04f 0301 	mov.w	r3, #1
 800b17c:	6103      	str	r3, [r0, #16]
 800b17e:	dd16      	ble.n	800b1ae <__s2b+0x72>
 800b180:	f104 0909 	add.w	r9, r4, #9
 800b184:	46c8      	mov	r8, r9
 800b186:	442c      	add	r4, r5
 800b188:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b18c:	4601      	mov	r1, r0
 800b18e:	220a      	movs	r2, #10
 800b190:	4630      	mov	r0, r6
 800b192:	3b30      	subs	r3, #48	@ 0x30
 800b194:	f7ff ff8c 	bl	800b0b0 <__multadd>
 800b198:	45a0      	cmp	r8, r4
 800b19a:	d1f5      	bne.n	800b188 <__s2b+0x4c>
 800b19c:	f1a5 0408 	sub.w	r4, r5, #8
 800b1a0:	444c      	add	r4, r9
 800b1a2:	1b2d      	subs	r5, r5, r4
 800b1a4:	1963      	adds	r3, r4, r5
 800b1a6:	42bb      	cmp	r3, r7
 800b1a8:	db04      	blt.n	800b1b4 <__s2b+0x78>
 800b1aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ae:	2509      	movs	r5, #9
 800b1b0:	340a      	adds	r4, #10
 800b1b2:	e7f6      	b.n	800b1a2 <__s2b+0x66>
 800b1b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b1b8:	4601      	mov	r1, r0
 800b1ba:	220a      	movs	r2, #10
 800b1bc:	4630      	mov	r0, r6
 800b1be:	3b30      	subs	r3, #48	@ 0x30
 800b1c0:	f7ff ff76 	bl	800b0b0 <__multadd>
 800b1c4:	e7ee      	b.n	800b1a4 <__s2b+0x68>
 800b1c6:	bf00      	nop
 800b1c8:	0800cbb4 	.word	0x0800cbb4
 800b1cc:	0800cc25 	.word	0x0800cc25

0800b1d0 <__hi0bits>:
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b1d6:	bf3a      	itte	cc
 800b1d8:	0403      	lslcc	r3, r0, #16
 800b1da:	2010      	movcc	r0, #16
 800b1dc:	2000      	movcs	r0, #0
 800b1de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b1e2:	bf3c      	itt	cc
 800b1e4:	021b      	lslcc	r3, r3, #8
 800b1e6:	3008      	addcc	r0, #8
 800b1e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1ec:	bf3c      	itt	cc
 800b1ee:	011b      	lslcc	r3, r3, #4
 800b1f0:	3004      	addcc	r0, #4
 800b1f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1f6:	bf3c      	itt	cc
 800b1f8:	009b      	lslcc	r3, r3, #2
 800b1fa:	3002      	addcc	r0, #2
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	db05      	blt.n	800b20c <__hi0bits+0x3c>
 800b200:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b204:	f100 0001 	add.w	r0, r0, #1
 800b208:	bf08      	it	eq
 800b20a:	2020      	moveq	r0, #32
 800b20c:	4770      	bx	lr

0800b20e <__lo0bits>:
 800b20e:	6803      	ldr	r3, [r0, #0]
 800b210:	4602      	mov	r2, r0
 800b212:	f013 0007 	ands.w	r0, r3, #7
 800b216:	d00b      	beq.n	800b230 <__lo0bits+0x22>
 800b218:	07d9      	lsls	r1, r3, #31
 800b21a:	d421      	bmi.n	800b260 <__lo0bits+0x52>
 800b21c:	0798      	lsls	r0, r3, #30
 800b21e:	bf49      	itett	mi
 800b220:	085b      	lsrmi	r3, r3, #1
 800b222:	089b      	lsrpl	r3, r3, #2
 800b224:	2001      	movmi	r0, #1
 800b226:	6013      	strmi	r3, [r2, #0]
 800b228:	bf5c      	itt	pl
 800b22a:	2002      	movpl	r0, #2
 800b22c:	6013      	strpl	r3, [r2, #0]
 800b22e:	4770      	bx	lr
 800b230:	b299      	uxth	r1, r3
 800b232:	b909      	cbnz	r1, 800b238 <__lo0bits+0x2a>
 800b234:	2010      	movs	r0, #16
 800b236:	0c1b      	lsrs	r3, r3, #16
 800b238:	b2d9      	uxtb	r1, r3
 800b23a:	b909      	cbnz	r1, 800b240 <__lo0bits+0x32>
 800b23c:	3008      	adds	r0, #8
 800b23e:	0a1b      	lsrs	r3, r3, #8
 800b240:	0719      	lsls	r1, r3, #28
 800b242:	bf04      	itt	eq
 800b244:	091b      	lsreq	r3, r3, #4
 800b246:	3004      	addeq	r0, #4
 800b248:	0799      	lsls	r1, r3, #30
 800b24a:	bf04      	itt	eq
 800b24c:	089b      	lsreq	r3, r3, #2
 800b24e:	3002      	addeq	r0, #2
 800b250:	07d9      	lsls	r1, r3, #31
 800b252:	d403      	bmi.n	800b25c <__lo0bits+0x4e>
 800b254:	085b      	lsrs	r3, r3, #1
 800b256:	f100 0001 	add.w	r0, r0, #1
 800b25a:	d003      	beq.n	800b264 <__lo0bits+0x56>
 800b25c:	6013      	str	r3, [r2, #0]
 800b25e:	4770      	bx	lr
 800b260:	2000      	movs	r0, #0
 800b262:	4770      	bx	lr
 800b264:	2020      	movs	r0, #32
 800b266:	4770      	bx	lr

0800b268 <__i2b>:
 800b268:	b510      	push	{r4, lr}
 800b26a:	460c      	mov	r4, r1
 800b26c:	2101      	movs	r1, #1
 800b26e:	f7ff febd 	bl	800afec <_Balloc>
 800b272:	4602      	mov	r2, r0
 800b274:	b928      	cbnz	r0, 800b282 <__i2b+0x1a>
 800b276:	f240 1145 	movw	r1, #325	@ 0x145
 800b27a:	4b04      	ldr	r3, [pc, #16]	@ (800b28c <__i2b+0x24>)
 800b27c:	4804      	ldr	r0, [pc, #16]	@ (800b290 <__i2b+0x28>)
 800b27e:	f7fd fc5b 	bl	8008b38 <__assert_func>
 800b282:	2301      	movs	r3, #1
 800b284:	6144      	str	r4, [r0, #20]
 800b286:	6103      	str	r3, [r0, #16]
 800b288:	bd10      	pop	{r4, pc}
 800b28a:	bf00      	nop
 800b28c:	0800cbb4 	.word	0x0800cbb4
 800b290:	0800cc25 	.word	0x0800cc25

0800b294 <__multiply>:
 800b294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b298:	4617      	mov	r7, r2
 800b29a:	690a      	ldr	r2, [r1, #16]
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	4689      	mov	r9, r1
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	bfa2      	ittt	ge
 800b2a4:	463b      	movge	r3, r7
 800b2a6:	460f      	movge	r7, r1
 800b2a8:	4699      	movge	r9, r3
 800b2aa:	693d      	ldr	r5, [r7, #16]
 800b2ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	6879      	ldr	r1, [r7, #4]
 800b2b4:	eb05 060a 	add.w	r6, r5, sl
 800b2b8:	42b3      	cmp	r3, r6
 800b2ba:	b085      	sub	sp, #20
 800b2bc:	bfb8      	it	lt
 800b2be:	3101      	addlt	r1, #1
 800b2c0:	f7ff fe94 	bl	800afec <_Balloc>
 800b2c4:	b930      	cbnz	r0, 800b2d4 <__multiply+0x40>
 800b2c6:	4602      	mov	r2, r0
 800b2c8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b2cc:	4b40      	ldr	r3, [pc, #256]	@ (800b3d0 <__multiply+0x13c>)
 800b2ce:	4841      	ldr	r0, [pc, #260]	@ (800b3d4 <__multiply+0x140>)
 800b2d0:	f7fd fc32 	bl	8008b38 <__assert_func>
 800b2d4:	f100 0414 	add.w	r4, r0, #20
 800b2d8:	4623      	mov	r3, r4
 800b2da:	2200      	movs	r2, #0
 800b2dc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b2e0:	4573      	cmp	r3, lr
 800b2e2:	d320      	bcc.n	800b326 <__multiply+0x92>
 800b2e4:	f107 0814 	add.w	r8, r7, #20
 800b2e8:	f109 0114 	add.w	r1, r9, #20
 800b2ec:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b2f0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b2f4:	9302      	str	r3, [sp, #8]
 800b2f6:	1beb      	subs	r3, r5, r7
 800b2f8:	3b15      	subs	r3, #21
 800b2fa:	f023 0303 	bic.w	r3, r3, #3
 800b2fe:	3304      	adds	r3, #4
 800b300:	3715      	adds	r7, #21
 800b302:	42bd      	cmp	r5, r7
 800b304:	bf38      	it	cc
 800b306:	2304      	movcc	r3, #4
 800b308:	9301      	str	r3, [sp, #4]
 800b30a:	9b02      	ldr	r3, [sp, #8]
 800b30c:	9103      	str	r1, [sp, #12]
 800b30e:	428b      	cmp	r3, r1
 800b310:	d80c      	bhi.n	800b32c <__multiply+0x98>
 800b312:	2e00      	cmp	r6, #0
 800b314:	dd03      	ble.n	800b31e <__multiply+0x8a>
 800b316:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d055      	beq.n	800b3ca <__multiply+0x136>
 800b31e:	6106      	str	r6, [r0, #16]
 800b320:	b005      	add	sp, #20
 800b322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b326:	f843 2b04 	str.w	r2, [r3], #4
 800b32a:	e7d9      	b.n	800b2e0 <__multiply+0x4c>
 800b32c:	f8b1 a000 	ldrh.w	sl, [r1]
 800b330:	f1ba 0f00 	cmp.w	sl, #0
 800b334:	d01f      	beq.n	800b376 <__multiply+0xe2>
 800b336:	46c4      	mov	ip, r8
 800b338:	46a1      	mov	r9, r4
 800b33a:	2700      	movs	r7, #0
 800b33c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b340:	f8d9 3000 	ldr.w	r3, [r9]
 800b344:	fa1f fb82 	uxth.w	fp, r2
 800b348:	b29b      	uxth	r3, r3
 800b34a:	fb0a 330b 	mla	r3, sl, fp, r3
 800b34e:	443b      	add	r3, r7
 800b350:	f8d9 7000 	ldr.w	r7, [r9]
 800b354:	0c12      	lsrs	r2, r2, #16
 800b356:	0c3f      	lsrs	r7, r7, #16
 800b358:	fb0a 7202 	mla	r2, sl, r2, r7
 800b35c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b360:	b29b      	uxth	r3, r3
 800b362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b366:	4565      	cmp	r5, ip
 800b368:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b36c:	f849 3b04 	str.w	r3, [r9], #4
 800b370:	d8e4      	bhi.n	800b33c <__multiply+0xa8>
 800b372:	9b01      	ldr	r3, [sp, #4]
 800b374:	50e7      	str	r7, [r4, r3]
 800b376:	9b03      	ldr	r3, [sp, #12]
 800b378:	3104      	adds	r1, #4
 800b37a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b37e:	f1b9 0f00 	cmp.w	r9, #0
 800b382:	d020      	beq.n	800b3c6 <__multiply+0x132>
 800b384:	4647      	mov	r7, r8
 800b386:	46a4      	mov	ip, r4
 800b388:	f04f 0a00 	mov.w	sl, #0
 800b38c:	6823      	ldr	r3, [r4, #0]
 800b38e:	f8b7 b000 	ldrh.w	fp, [r7]
 800b392:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b396:	b29b      	uxth	r3, r3
 800b398:	fb09 220b 	mla	r2, r9, fp, r2
 800b39c:	4452      	add	r2, sl
 800b39e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3a2:	f84c 3b04 	str.w	r3, [ip], #4
 800b3a6:	f857 3b04 	ldr.w	r3, [r7], #4
 800b3aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3ae:	f8bc 3000 	ldrh.w	r3, [ip]
 800b3b2:	42bd      	cmp	r5, r7
 800b3b4:	fb09 330a 	mla	r3, r9, sl, r3
 800b3b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b3bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3c0:	d8e5      	bhi.n	800b38e <__multiply+0xfa>
 800b3c2:	9a01      	ldr	r2, [sp, #4]
 800b3c4:	50a3      	str	r3, [r4, r2]
 800b3c6:	3404      	adds	r4, #4
 800b3c8:	e79f      	b.n	800b30a <__multiply+0x76>
 800b3ca:	3e01      	subs	r6, #1
 800b3cc:	e7a1      	b.n	800b312 <__multiply+0x7e>
 800b3ce:	bf00      	nop
 800b3d0:	0800cbb4 	.word	0x0800cbb4
 800b3d4:	0800cc25 	.word	0x0800cc25

0800b3d8 <__pow5mult>:
 800b3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3dc:	4615      	mov	r5, r2
 800b3de:	f012 0203 	ands.w	r2, r2, #3
 800b3e2:	4607      	mov	r7, r0
 800b3e4:	460e      	mov	r6, r1
 800b3e6:	d007      	beq.n	800b3f8 <__pow5mult+0x20>
 800b3e8:	4c25      	ldr	r4, [pc, #148]	@ (800b480 <__pow5mult+0xa8>)
 800b3ea:	3a01      	subs	r2, #1
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3f2:	f7ff fe5d 	bl	800b0b0 <__multadd>
 800b3f6:	4606      	mov	r6, r0
 800b3f8:	10ad      	asrs	r5, r5, #2
 800b3fa:	d03d      	beq.n	800b478 <__pow5mult+0xa0>
 800b3fc:	69fc      	ldr	r4, [r7, #28]
 800b3fe:	b97c      	cbnz	r4, 800b420 <__pow5mult+0x48>
 800b400:	2010      	movs	r0, #16
 800b402:	f7fd fbff 	bl	8008c04 <malloc>
 800b406:	4602      	mov	r2, r0
 800b408:	61f8      	str	r0, [r7, #28]
 800b40a:	b928      	cbnz	r0, 800b418 <__pow5mult+0x40>
 800b40c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b410:	4b1c      	ldr	r3, [pc, #112]	@ (800b484 <__pow5mult+0xac>)
 800b412:	481d      	ldr	r0, [pc, #116]	@ (800b488 <__pow5mult+0xb0>)
 800b414:	f7fd fb90 	bl	8008b38 <__assert_func>
 800b418:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b41c:	6004      	str	r4, [r0, #0]
 800b41e:	60c4      	str	r4, [r0, #12]
 800b420:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b424:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b428:	b94c      	cbnz	r4, 800b43e <__pow5mult+0x66>
 800b42a:	f240 2171 	movw	r1, #625	@ 0x271
 800b42e:	4638      	mov	r0, r7
 800b430:	f7ff ff1a 	bl	800b268 <__i2b>
 800b434:	2300      	movs	r3, #0
 800b436:	4604      	mov	r4, r0
 800b438:	f8c8 0008 	str.w	r0, [r8, #8]
 800b43c:	6003      	str	r3, [r0, #0]
 800b43e:	f04f 0900 	mov.w	r9, #0
 800b442:	07eb      	lsls	r3, r5, #31
 800b444:	d50a      	bpl.n	800b45c <__pow5mult+0x84>
 800b446:	4631      	mov	r1, r6
 800b448:	4622      	mov	r2, r4
 800b44a:	4638      	mov	r0, r7
 800b44c:	f7ff ff22 	bl	800b294 <__multiply>
 800b450:	4680      	mov	r8, r0
 800b452:	4631      	mov	r1, r6
 800b454:	4638      	mov	r0, r7
 800b456:	f7ff fe09 	bl	800b06c <_Bfree>
 800b45a:	4646      	mov	r6, r8
 800b45c:	106d      	asrs	r5, r5, #1
 800b45e:	d00b      	beq.n	800b478 <__pow5mult+0xa0>
 800b460:	6820      	ldr	r0, [r4, #0]
 800b462:	b938      	cbnz	r0, 800b474 <__pow5mult+0x9c>
 800b464:	4622      	mov	r2, r4
 800b466:	4621      	mov	r1, r4
 800b468:	4638      	mov	r0, r7
 800b46a:	f7ff ff13 	bl	800b294 <__multiply>
 800b46e:	6020      	str	r0, [r4, #0]
 800b470:	f8c0 9000 	str.w	r9, [r0]
 800b474:	4604      	mov	r4, r0
 800b476:	e7e4      	b.n	800b442 <__pow5mult+0x6a>
 800b478:	4630      	mov	r0, r6
 800b47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b47e:	bf00      	nop
 800b480:	0800cdd4 	.word	0x0800cdd4
 800b484:	0800caa3 	.word	0x0800caa3
 800b488:	0800cc25 	.word	0x0800cc25

0800b48c <__lshift>:
 800b48c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b490:	460c      	mov	r4, r1
 800b492:	4607      	mov	r7, r0
 800b494:	4691      	mov	r9, r2
 800b496:	6923      	ldr	r3, [r4, #16]
 800b498:	6849      	ldr	r1, [r1, #4]
 800b49a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b49e:	68a3      	ldr	r3, [r4, #8]
 800b4a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4a4:	f108 0601 	add.w	r6, r8, #1
 800b4a8:	42b3      	cmp	r3, r6
 800b4aa:	db0b      	blt.n	800b4c4 <__lshift+0x38>
 800b4ac:	4638      	mov	r0, r7
 800b4ae:	f7ff fd9d 	bl	800afec <_Balloc>
 800b4b2:	4605      	mov	r5, r0
 800b4b4:	b948      	cbnz	r0, 800b4ca <__lshift+0x3e>
 800b4b6:	4602      	mov	r2, r0
 800b4b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4bc:	4b27      	ldr	r3, [pc, #156]	@ (800b55c <__lshift+0xd0>)
 800b4be:	4828      	ldr	r0, [pc, #160]	@ (800b560 <__lshift+0xd4>)
 800b4c0:	f7fd fb3a 	bl	8008b38 <__assert_func>
 800b4c4:	3101      	adds	r1, #1
 800b4c6:	005b      	lsls	r3, r3, #1
 800b4c8:	e7ee      	b.n	800b4a8 <__lshift+0x1c>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	f100 0114 	add.w	r1, r0, #20
 800b4d0:	f100 0210 	add.w	r2, r0, #16
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	4553      	cmp	r3, sl
 800b4d8:	db33      	blt.n	800b542 <__lshift+0xb6>
 800b4da:	6920      	ldr	r0, [r4, #16]
 800b4dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4e0:	f104 0314 	add.w	r3, r4, #20
 800b4e4:	f019 091f 	ands.w	r9, r9, #31
 800b4e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4f0:	d02b      	beq.n	800b54a <__lshift+0xbe>
 800b4f2:	468a      	mov	sl, r1
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	f1c9 0e20 	rsb	lr, r9, #32
 800b4fa:	6818      	ldr	r0, [r3, #0]
 800b4fc:	fa00 f009 	lsl.w	r0, r0, r9
 800b500:	4310      	orrs	r0, r2
 800b502:	f84a 0b04 	str.w	r0, [sl], #4
 800b506:	f853 2b04 	ldr.w	r2, [r3], #4
 800b50a:	459c      	cmp	ip, r3
 800b50c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b510:	d8f3      	bhi.n	800b4fa <__lshift+0x6e>
 800b512:	ebac 0304 	sub.w	r3, ip, r4
 800b516:	3b15      	subs	r3, #21
 800b518:	f023 0303 	bic.w	r3, r3, #3
 800b51c:	3304      	adds	r3, #4
 800b51e:	f104 0015 	add.w	r0, r4, #21
 800b522:	4560      	cmp	r0, ip
 800b524:	bf88      	it	hi
 800b526:	2304      	movhi	r3, #4
 800b528:	50ca      	str	r2, [r1, r3]
 800b52a:	b10a      	cbz	r2, 800b530 <__lshift+0xa4>
 800b52c:	f108 0602 	add.w	r6, r8, #2
 800b530:	3e01      	subs	r6, #1
 800b532:	4638      	mov	r0, r7
 800b534:	4621      	mov	r1, r4
 800b536:	612e      	str	r6, [r5, #16]
 800b538:	f7ff fd98 	bl	800b06c <_Bfree>
 800b53c:	4628      	mov	r0, r5
 800b53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b542:	f842 0f04 	str.w	r0, [r2, #4]!
 800b546:	3301      	adds	r3, #1
 800b548:	e7c5      	b.n	800b4d6 <__lshift+0x4a>
 800b54a:	3904      	subs	r1, #4
 800b54c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b550:	459c      	cmp	ip, r3
 800b552:	f841 2f04 	str.w	r2, [r1, #4]!
 800b556:	d8f9      	bhi.n	800b54c <__lshift+0xc0>
 800b558:	e7ea      	b.n	800b530 <__lshift+0xa4>
 800b55a:	bf00      	nop
 800b55c:	0800cbb4 	.word	0x0800cbb4
 800b560:	0800cc25 	.word	0x0800cc25

0800b564 <__mcmp>:
 800b564:	4603      	mov	r3, r0
 800b566:	690a      	ldr	r2, [r1, #16]
 800b568:	6900      	ldr	r0, [r0, #16]
 800b56a:	b530      	push	{r4, r5, lr}
 800b56c:	1a80      	subs	r0, r0, r2
 800b56e:	d10e      	bne.n	800b58e <__mcmp+0x2a>
 800b570:	3314      	adds	r3, #20
 800b572:	3114      	adds	r1, #20
 800b574:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b578:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b57c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b580:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b584:	4295      	cmp	r5, r2
 800b586:	d003      	beq.n	800b590 <__mcmp+0x2c>
 800b588:	d205      	bcs.n	800b596 <__mcmp+0x32>
 800b58a:	f04f 30ff 	mov.w	r0, #4294967295
 800b58e:	bd30      	pop	{r4, r5, pc}
 800b590:	42a3      	cmp	r3, r4
 800b592:	d3f3      	bcc.n	800b57c <__mcmp+0x18>
 800b594:	e7fb      	b.n	800b58e <__mcmp+0x2a>
 800b596:	2001      	movs	r0, #1
 800b598:	e7f9      	b.n	800b58e <__mcmp+0x2a>
	...

0800b59c <__mdiff>:
 800b59c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a0:	4689      	mov	r9, r1
 800b5a2:	4606      	mov	r6, r0
 800b5a4:	4611      	mov	r1, r2
 800b5a6:	4648      	mov	r0, r9
 800b5a8:	4614      	mov	r4, r2
 800b5aa:	f7ff ffdb 	bl	800b564 <__mcmp>
 800b5ae:	1e05      	subs	r5, r0, #0
 800b5b0:	d112      	bne.n	800b5d8 <__mdiff+0x3c>
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	f7ff fd19 	bl	800afec <_Balloc>
 800b5ba:	4602      	mov	r2, r0
 800b5bc:	b928      	cbnz	r0, 800b5ca <__mdiff+0x2e>
 800b5be:	f240 2137 	movw	r1, #567	@ 0x237
 800b5c2:	4b3e      	ldr	r3, [pc, #248]	@ (800b6bc <__mdiff+0x120>)
 800b5c4:	483e      	ldr	r0, [pc, #248]	@ (800b6c0 <__mdiff+0x124>)
 800b5c6:	f7fd fab7 	bl	8008b38 <__assert_func>
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5d0:	4610      	mov	r0, r2
 800b5d2:	b003      	add	sp, #12
 800b5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d8:	bfbc      	itt	lt
 800b5da:	464b      	movlt	r3, r9
 800b5dc:	46a1      	movlt	r9, r4
 800b5de:	4630      	mov	r0, r6
 800b5e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b5e4:	bfba      	itte	lt
 800b5e6:	461c      	movlt	r4, r3
 800b5e8:	2501      	movlt	r5, #1
 800b5ea:	2500      	movge	r5, #0
 800b5ec:	f7ff fcfe 	bl	800afec <_Balloc>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	b918      	cbnz	r0, 800b5fc <__mdiff+0x60>
 800b5f4:	f240 2145 	movw	r1, #581	@ 0x245
 800b5f8:	4b30      	ldr	r3, [pc, #192]	@ (800b6bc <__mdiff+0x120>)
 800b5fa:	e7e3      	b.n	800b5c4 <__mdiff+0x28>
 800b5fc:	f100 0b14 	add.w	fp, r0, #20
 800b600:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b604:	f109 0310 	add.w	r3, r9, #16
 800b608:	60c5      	str	r5, [r0, #12]
 800b60a:	f04f 0c00 	mov.w	ip, #0
 800b60e:	f109 0514 	add.w	r5, r9, #20
 800b612:	46d9      	mov	r9, fp
 800b614:	6926      	ldr	r6, [r4, #16]
 800b616:	f104 0e14 	add.w	lr, r4, #20
 800b61a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b61e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b622:	9301      	str	r3, [sp, #4]
 800b624:	9b01      	ldr	r3, [sp, #4]
 800b626:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b62a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b62e:	b281      	uxth	r1, r0
 800b630:	9301      	str	r3, [sp, #4]
 800b632:	fa1f f38a 	uxth.w	r3, sl
 800b636:	1a5b      	subs	r3, r3, r1
 800b638:	0c00      	lsrs	r0, r0, #16
 800b63a:	4463      	add	r3, ip
 800b63c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b640:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b644:	b29b      	uxth	r3, r3
 800b646:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b64a:	4576      	cmp	r6, lr
 800b64c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b650:	f849 3b04 	str.w	r3, [r9], #4
 800b654:	d8e6      	bhi.n	800b624 <__mdiff+0x88>
 800b656:	1b33      	subs	r3, r6, r4
 800b658:	3b15      	subs	r3, #21
 800b65a:	f023 0303 	bic.w	r3, r3, #3
 800b65e:	3415      	adds	r4, #21
 800b660:	3304      	adds	r3, #4
 800b662:	42a6      	cmp	r6, r4
 800b664:	bf38      	it	cc
 800b666:	2304      	movcc	r3, #4
 800b668:	441d      	add	r5, r3
 800b66a:	445b      	add	r3, fp
 800b66c:	461e      	mov	r6, r3
 800b66e:	462c      	mov	r4, r5
 800b670:	4544      	cmp	r4, r8
 800b672:	d30e      	bcc.n	800b692 <__mdiff+0xf6>
 800b674:	f108 0103 	add.w	r1, r8, #3
 800b678:	1b49      	subs	r1, r1, r5
 800b67a:	f021 0103 	bic.w	r1, r1, #3
 800b67e:	3d03      	subs	r5, #3
 800b680:	45a8      	cmp	r8, r5
 800b682:	bf38      	it	cc
 800b684:	2100      	movcc	r1, #0
 800b686:	440b      	add	r3, r1
 800b688:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b68c:	b199      	cbz	r1, 800b6b6 <__mdiff+0x11a>
 800b68e:	6117      	str	r7, [r2, #16]
 800b690:	e79e      	b.n	800b5d0 <__mdiff+0x34>
 800b692:	46e6      	mov	lr, ip
 800b694:	f854 1b04 	ldr.w	r1, [r4], #4
 800b698:	fa1f fc81 	uxth.w	ip, r1
 800b69c:	44f4      	add	ip, lr
 800b69e:	0c08      	lsrs	r0, r1, #16
 800b6a0:	4471      	add	r1, lr
 800b6a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b6a6:	b289      	uxth	r1, r1
 800b6a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b6ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6b0:	f846 1b04 	str.w	r1, [r6], #4
 800b6b4:	e7dc      	b.n	800b670 <__mdiff+0xd4>
 800b6b6:	3f01      	subs	r7, #1
 800b6b8:	e7e6      	b.n	800b688 <__mdiff+0xec>
 800b6ba:	bf00      	nop
 800b6bc:	0800cbb4 	.word	0x0800cbb4
 800b6c0:	0800cc25 	.word	0x0800cc25

0800b6c4 <__ulp>:
 800b6c4:	4b0e      	ldr	r3, [pc, #56]	@ (800b700 <__ulp+0x3c>)
 800b6c6:	400b      	ands	r3, r1
 800b6c8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	dc08      	bgt.n	800b6e2 <__ulp+0x1e>
 800b6d0:	425b      	negs	r3, r3
 800b6d2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b6d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b6da:	da04      	bge.n	800b6e6 <__ulp+0x22>
 800b6dc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b6e0:	4113      	asrs	r3, r2
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	e008      	b.n	800b6f8 <__ulp+0x34>
 800b6e6:	f1a2 0314 	sub.w	r3, r2, #20
 800b6ea:	2b1e      	cmp	r3, #30
 800b6ec:	bfd6      	itet	le
 800b6ee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b6f2:	2201      	movgt	r2, #1
 800b6f4:	40da      	lsrle	r2, r3
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	4619      	mov	r1, r3
 800b6fa:	4610      	mov	r0, r2
 800b6fc:	4770      	bx	lr
 800b6fe:	bf00      	nop
 800b700:	7ff00000 	.word	0x7ff00000

0800b704 <__b2d>:
 800b704:	6902      	ldr	r2, [r0, #16]
 800b706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b708:	f100 0614 	add.w	r6, r0, #20
 800b70c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800b710:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800b714:	4f1e      	ldr	r7, [pc, #120]	@ (800b790 <__b2d+0x8c>)
 800b716:	4620      	mov	r0, r4
 800b718:	f7ff fd5a 	bl	800b1d0 <__hi0bits>
 800b71c:	4603      	mov	r3, r0
 800b71e:	f1c0 0020 	rsb	r0, r0, #32
 800b722:	2b0a      	cmp	r3, #10
 800b724:	f1a2 0504 	sub.w	r5, r2, #4
 800b728:	6008      	str	r0, [r1, #0]
 800b72a:	dc12      	bgt.n	800b752 <__b2d+0x4e>
 800b72c:	42ae      	cmp	r6, r5
 800b72e:	bf2c      	ite	cs
 800b730:	2200      	movcs	r2, #0
 800b732:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800b736:	f1c3 0c0b 	rsb	ip, r3, #11
 800b73a:	3315      	adds	r3, #21
 800b73c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800b740:	fa04 f303 	lsl.w	r3, r4, r3
 800b744:	fa22 f20c 	lsr.w	r2, r2, ip
 800b748:	ea4e 0107 	orr.w	r1, lr, r7
 800b74c:	431a      	orrs	r2, r3
 800b74e:	4610      	mov	r0, r2
 800b750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b752:	42ae      	cmp	r6, r5
 800b754:	bf36      	itet	cc
 800b756:	f1a2 0508 	subcc.w	r5, r2, #8
 800b75a:	2200      	movcs	r2, #0
 800b75c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800b760:	3b0b      	subs	r3, #11
 800b762:	d012      	beq.n	800b78a <__b2d+0x86>
 800b764:	f1c3 0720 	rsb	r7, r3, #32
 800b768:	fa22 f107 	lsr.w	r1, r2, r7
 800b76c:	409c      	lsls	r4, r3
 800b76e:	430c      	orrs	r4, r1
 800b770:	42b5      	cmp	r5, r6
 800b772:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800b776:	bf94      	ite	ls
 800b778:	2400      	movls	r4, #0
 800b77a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800b77e:	409a      	lsls	r2, r3
 800b780:	40fc      	lsrs	r4, r7
 800b782:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b786:	4322      	orrs	r2, r4
 800b788:	e7e1      	b.n	800b74e <__b2d+0x4a>
 800b78a:	ea44 0107 	orr.w	r1, r4, r7
 800b78e:	e7de      	b.n	800b74e <__b2d+0x4a>
 800b790:	3ff00000 	.word	0x3ff00000

0800b794 <__d2b>:
 800b794:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800b798:	2101      	movs	r1, #1
 800b79a:	4690      	mov	r8, r2
 800b79c:	4699      	mov	r9, r3
 800b79e:	9e08      	ldr	r6, [sp, #32]
 800b7a0:	f7ff fc24 	bl	800afec <_Balloc>
 800b7a4:	4604      	mov	r4, r0
 800b7a6:	b930      	cbnz	r0, 800b7b6 <__d2b+0x22>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	f240 310f 	movw	r1, #783	@ 0x30f
 800b7ae:	4b23      	ldr	r3, [pc, #140]	@ (800b83c <__d2b+0xa8>)
 800b7b0:	4823      	ldr	r0, [pc, #140]	@ (800b840 <__d2b+0xac>)
 800b7b2:	f7fd f9c1 	bl	8008b38 <__assert_func>
 800b7b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b7ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b7be:	b10d      	cbz	r5, 800b7c4 <__d2b+0x30>
 800b7c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b7c4:	9301      	str	r3, [sp, #4]
 800b7c6:	f1b8 0300 	subs.w	r3, r8, #0
 800b7ca:	d024      	beq.n	800b816 <__d2b+0x82>
 800b7cc:	4668      	mov	r0, sp
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	f7ff fd1d 	bl	800b20e <__lo0bits>
 800b7d4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b7d8:	b1d8      	cbz	r0, 800b812 <__d2b+0x7e>
 800b7da:	f1c0 0320 	rsb	r3, r0, #32
 800b7de:	fa02 f303 	lsl.w	r3, r2, r3
 800b7e2:	430b      	orrs	r3, r1
 800b7e4:	40c2      	lsrs	r2, r0
 800b7e6:	6163      	str	r3, [r4, #20]
 800b7e8:	9201      	str	r2, [sp, #4]
 800b7ea:	9b01      	ldr	r3, [sp, #4]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	bf0c      	ite	eq
 800b7f0:	2201      	moveq	r2, #1
 800b7f2:	2202      	movne	r2, #2
 800b7f4:	61a3      	str	r3, [r4, #24]
 800b7f6:	6122      	str	r2, [r4, #16]
 800b7f8:	b1ad      	cbz	r5, 800b826 <__d2b+0x92>
 800b7fa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b7fe:	4405      	add	r5, r0
 800b800:	6035      	str	r5, [r6, #0]
 800b802:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b808:	6018      	str	r0, [r3, #0]
 800b80a:	4620      	mov	r0, r4
 800b80c:	b002      	add	sp, #8
 800b80e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b812:	6161      	str	r1, [r4, #20]
 800b814:	e7e9      	b.n	800b7ea <__d2b+0x56>
 800b816:	a801      	add	r0, sp, #4
 800b818:	f7ff fcf9 	bl	800b20e <__lo0bits>
 800b81c:	9b01      	ldr	r3, [sp, #4]
 800b81e:	2201      	movs	r2, #1
 800b820:	6163      	str	r3, [r4, #20]
 800b822:	3020      	adds	r0, #32
 800b824:	e7e7      	b.n	800b7f6 <__d2b+0x62>
 800b826:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b82a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b82e:	6030      	str	r0, [r6, #0]
 800b830:	6918      	ldr	r0, [r3, #16]
 800b832:	f7ff fccd 	bl	800b1d0 <__hi0bits>
 800b836:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b83a:	e7e4      	b.n	800b806 <__d2b+0x72>
 800b83c:	0800cbb4 	.word	0x0800cbb4
 800b840:	0800cc25 	.word	0x0800cc25

0800b844 <__ratio>:
 800b844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b848:	b085      	sub	sp, #20
 800b84a:	e9cd 1000 	strd	r1, r0, [sp]
 800b84e:	a902      	add	r1, sp, #8
 800b850:	f7ff ff58 	bl	800b704 <__b2d>
 800b854:	468b      	mov	fp, r1
 800b856:	4606      	mov	r6, r0
 800b858:	460f      	mov	r7, r1
 800b85a:	9800      	ldr	r0, [sp, #0]
 800b85c:	a903      	add	r1, sp, #12
 800b85e:	f7ff ff51 	bl	800b704 <__b2d>
 800b862:	460d      	mov	r5, r1
 800b864:	9b01      	ldr	r3, [sp, #4]
 800b866:	4689      	mov	r9, r1
 800b868:	6919      	ldr	r1, [r3, #16]
 800b86a:	9b00      	ldr	r3, [sp, #0]
 800b86c:	4604      	mov	r4, r0
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	4630      	mov	r0, r6
 800b872:	1ac9      	subs	r1, r1, r3
 800b874:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b878:	1a9b      	subs	r3, r3, r2
 800b87a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b87e:	2b00      	cmp	r3, #0
 800b880:	bfcd      	iteet	gt
 800b882:	463a      	movgt	r2, r7
 800b884:	462a      	movle	r2, r5
 800b886:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b88a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800b88e:	bfd8      	it	le
 800b890:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b894:	464b      	mov	r3, r9
 800b896:	4622      	mov	r2, r4
 800b898:	4659      	mov	r1, fp
 800b89a:	f7f4 ff51 	bl	8000740 <__aeabi_ddiv>
 800b89e:	b005      	add	sp, #20
 800b8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8a4 <__copybits>:
 800b8a4:	3901      	subs	r1, #1
 800b8a6:	b570      	push	{r4, r5, r6, lr}
 800b8a8:	1149      	asrs	r1, r1, #5
 800b8aa:	6914      	ldr	r4, [r2, #16]
 800b8ac:	3101      	adds	r1, #1
 800b8ae:	f102 0314 	add.w	r3, r2, #20
 800b8b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b8b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b8ba:	1f05      	subs	r5, r0, #4
 800b8bc:	42a3      	cmp	r3, r4
 800b8be:	d30c      	bcc.n	800b8da <__copybits+0x36>
 800b8c0:	1aa3      	subs	r3, r4, r2
 800b8c2:	3b11      	subs	r3, #17
 800b8c4:	f023 0303 	bic.w	r3, r3, #3
 800b8c8:	3211      	adds	r2, #17
 800b8ca:	42a2      	cmp	r2, r4
 800b8cc:	bf88      	it	hi
 800b8ce:	2300      	movhi	r3, #0
 800b8d0:	4418      	add	r0, r3
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	4288      	cmp	r0, r1
 800b8d6:	d305      	bcc.n	800b8e4 <__copybits+0x40>
 800b8d8:	bd70      	pop	{r4, r5, r6, pc}
 800b8da:	f853 6b04 	ldr.w	r6, [r3], #4
 800b8de:	f845 6f04 	str.w	r6, [r5, #4]!
 800b8e2:	e7eb      	b.n	800b8bc <__copybits+0x18>
 800b8e4:	f840 3b04 	str.w	r3, [r0], #4
 800b8e8:	e7f4      	b.n	800b8d4 <__copybits+0x30>

0800b8ea <__any_on>:
 800b8ea:	f100 0214 	add.w	r2, r0, #20
 800b8ee:	6900      	ldr	r0, [r0, #16]
 800b8f0:	114b      	asrs	r3, r1, #5
 800b8f2:	4298      	cmp	r0, r3
 800b8f4:	b510      	push	{r4, lr}
 800b8f6:	db11      	blt.n	800b91c <__any_on+0x32>
 800b8f8:	dd0a      	ble.n	800b910 <__any_on+0x26>
 800b8fa:	f011 011f 	ands.w	r1, r1, #31
 800b8fe:	d007      	beq.n	800b910 <__any_on+0x26>
 800b900:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b904:	fa24 f001 	lsr.w	r0, r4, r1
 800b908:	fa00 f101 	lsl.w	r1, r0, r1
 800b90c:	428c      	cmp	r4, r1
 800b90e:	d10b      	bne.n	800b928 <__any_on+0x3e>
 800b910:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b914:	4293      	cmp	r3, r2
 800b916:	d803      	bhi.n	800b920 <__any_on+0x36>
 800b918:	2000      	movs	r0, #0
 800b91a:	bd10      	pop	{r4, pc}
 800b91c:	4603      	mov	r3, r0
 800b91e:	e7f7      	b.n	800b910 <__any_on+0x26>
 800b920:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b924:	2900      	cmp	r1, #0
 800b926:	d0f5      	beq.n	800b914 <__any_on+0x2a>
 800b928:	2001      	movs	r0, #1
 800b92a:	e7f6      	b.n	800b91a <__any_on+0x30>

0800b92c <_realloc_r>:
 800b92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b930:	4607      	mov	r7, r0
 800b932:	4614      	mov	r4, r2
 800b934:	460d      	mov	r5, r1
 800b936:	b921      	cbnz	r1, 800b942 <_realloc_r+0x16>
 800b938:	4611      	mov	r1, r2
 800b93a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b93e:	f7fd b98b 	b.w	8008c58 <_malloc_r>
 800b942:	b92a      	cbnz	r2, 800b950 <_realloc_r+0x24>
 800b944:	f7fd f916 	bl	8008b74 <_free_r>
 800b948:	4625      	mov	r5, r4
 800b94a:	4628      	mov	r0, r5
 800b94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b950:	f000 fac2 	bl	800bed8 <_malloc_usable_size_r>
 800b954:	4284      	cmp	r4, r0
 800b956:	4606      	mov	r6, r0
 800b958:	d802      	bhi.n	800b960 <_realloc_r+0x34>
 800b95a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b95e:	d8f4      	bhi.n	800b94a <_realloc_r+0x1e>
 800b960:	4621      	mov	r1, r4
 800b962:	4638      	mov	r0, r7
 800b964:	f7fd f978 	bl	8008c58 <_malloc_r>
 800b968:	4680      	mov	r8, r0
 800b96a:	b908      	cbnz	r0, 800b970 <_realloc_r+0x44>
 800b96c:	4645      	mov	r5, r8
 800b96e:	e7ec      	b.n	800b94a <_realloc_r+0x1e>
 800b970:	42b4      	cmp	r4, r6
 800b972:	4622      	mov	r2, r4
 800b974:	4629      	mov	r1, r5
 800b976:	bf28      	it	cs
 800b978:	4632      	movcs	r2, r6
 800b97a:	f7fd f8ca 	bl	8008b12 <memcpy>
 800b97e:	4629      	mov	r1, r5
 800b980:	4638      	mov	r0, r7
 800b982:	f7fd f8f7 	bl	8008b74 <_free_r>
 800b986:	e7f1      	b.n	800b96c <_realloc_r+0x40>

0800b988 <_strtoul_l.isra.0>:
 800b988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b98c:	4686      	mov	lr, r0
 800b98e:	460d      	mov	r5, r1
 800b990:	4e33      	ldr	r6, [pc, #204]	@ (800ba60 <_strtoul_l.isra.0+0xd8>)
 800b992:	4628      	mov	r0, r5
 800b994:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b998:	5d37      	ldrb	r7, [r6, r4]
 800b99a:	f017 0708 	ands.w	r7, r7, #8
 800b99e:	d1f8      	bne.n	800b992 <_strtoul_l.isra.0+0xa>
 800b9a0:	2c2d      	cmp	r4, #45	@ 0x2d
 800b9a2:	d110      	bne.n	800b9c6 <_strtoul_l.isra.0+0x3e>
 800b9a4:	2701      	movs	r7, #1
 800b9a6:	782c      	ldrb	r4, [r5, #0]
 800b9a8:	1c85      	adds	r5, r0, #2
 800b9aa:	f033 0010 	bics.w	r0, r3, #16
 800b9ae:	d115      	bne.n	800b9dc <_strtoul_l.isra.0+0x54>
 800b9b0:	2c30      	cmp	r4, #48	@ 0x30
 800b9b2:	d10d      	bne.n	800b9d0 <_strtoul_l.isra.0+0x48>
 800b9b4:	7828      	ldrb	r0, [r5, #0]
 800b9b6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b9ba:	2858      	cmp	r0, #88	@ 0x58
 800b9bc:	d108      	bne.n	800b9d0 <_strtoul_l.isra.0+0x48>
 800b9be:	786c      	ldrb	r4, [r5, #1]
 800b9c0:	3502      	adds	r5, #2
 800b9c2:	2310      	movs	r3, #16
 800b9c4:	e00a      	b.n	800b9dc <_strtoul_l.isra.0+0x54>
 800b9c6:	2c2b      	cmp	r4, #43	@ 0x2b
 800b9c8:	bf04      	itt	eq
 800b9ca:	782c      	ldrbeq	r4, [r5, #0]
 800b9cc:	1c85      	addeq	r5, r0, #2
 800b9ce:	e7ec      	b.n	800b9aa <_strtoul_l.isra.0+0x22>
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d1f6      	bne.n	800b9c2 <_strtoul_l.isra.0+0x3a>
 800b9d4:	2c30      	cmp	r4, #48	@ 0x30
 800b9d6:	bf14      	ite	ne
 800b9d8:	230a      	movne	r3, #10
 800b9da:	2308      	moveq	r3, #8
 800b9dc:	f04f 38ff 	mov.w	r8, #4294967295
 800b9e0:	fbb8 f8f3 	udiv	r8, r8, r3
 800b9e4:	2600      	movs	r6, #0
 800b9e6:	fb03 f908 	mul.w	r9, r3, r8
 800b9ea:	4630      	mov	r0, r6
 800b9ec:	ea6f 0909 	mvn.w	r9, r9
 800b9f0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b9f4:	f1bc 0f09 	cmp.w	ip, #9
 800b9f8:	d810      	bhi.n	800ba1c <_strtoul_l.isra.0+0x94>
 800b9fa:	4664      	mov	r4, ip
 800b9fc:	42a3      	cmp	r3, r4
 800b9fe:	dd1e      	ble.n	800ba3e <_strtoul_l.isra.0+0xb6>
 800ba00:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ba04:	d007      	beq.n	800ba16 <_strtoul_l.isra.0+0x8e>
 800ba06:	4580      	cmp	r8, r0
 800ba08:	d316      	bcc.n	800ba38 <_strtoul_l.isra.0+0xb0>
 800ba0a:	d101      	bne.n	800ba10 <_strtoul_l.isra.0+0x88>
 800ba0c:	45a1      	cmp	r9, r4
 800ba0e:	db13      	blt.n	800ba38 <_strtoul_l.isra.0+0xb0>
 800ba10:	2601      	movs	r6, #1
 800ba12:	fb00 4003 	mla	r0, r0, r3, r4
 800ba16:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba1a:	e7e9      	b.n	800b9f0 <_strtoul_l.isra.0+0x68>
 800ba1c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ba20:	f1bc 0f19 	cmp.w	ip, #25
 800ba24:	d801      	bhi.n	800ba2a <_strtoul_l.isra.0+0xa2>
 800ba26:	3c37      	subs	r4, #55	@ 0x37
 800ba28:	e7e8      	b.n	800b9fc <_strtoul_l.isra.0+0x74>
 800ba2a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ba2e:	f1bc 0f19 	cmp.w	ip, #25
 800ba32:	d804      	bhi.n	800ba3e <_strtoul_l.isra.0+0xb6>
 800ba34:	3c57      	subs	r4, #87	@ 0x57
 800ba36:	e7e1      	b.n	800b9fc <_strtoul_l.isra.0+0x74>
 800ba38:	f04f 36ff 	mov.w	r6, #4294967295
 800ba3c:	e7eb      	b.n	800ba16 <_strtoul_l.isra.0+0x8e>
 800ba3e:	1c73      	adds	r3, r6, #1
 800ba40:	d106      	bne.n	800ba50 <_strtoul_l.isra.0+0xc8>
 800ba42:	2322      	movs	r3, #34	@ 0x22
 800ba44:	4630      	mov	r0, r6
 800ba46:	f8ce 3000 	str.w	r3, [lr]
 800ba4a:	b932      	cbnz	r2, 800ba5a <_strtoul_l.isra.0+0xd2>
 800ba4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba50:	b107      	cbz	r7, 800ba54 <_strtoul_l.isra.0+0xcc>
 800ba52:	4240      	negs	r0, r0
 800ba54:	2a00      	cmp	r2, #0
 800ba56:	d0f9      	beq.n	800ba4c <_strtoul_l.isra.0+0xc4>
 800ba58:	b106      	cbz	r6, 800ba5c <_strtoul_l.isra.0+0xd4>
 800ba5a:	1e69      	subs	r1, r5, #1
 800ba5c:	6011      	str	r1, [r2, #0]
 800ba5e:	e7f5      	b.n	800ba4c <_strtoul_l.isra.0+0xc4>
 800ba60:	0800ccd1 	.word	0x0800ccd1

0800ba64 <_strtoul_r>:
 800ba64:	f7ff bf90 	b.w	800b988 <_strtoul_l.isra.0>

0800ba68 <__ascii_wctomb>:
 800ba68:	4603      	mov	r3, r0
 800ba6a:	4608      	mov	r0, r1
 800ba6c:	b141      	cbz	r1, 800ba80 <__ascii_wctomb+0x18>
 800ba6e:	2aff      	cmp	r2, #255	@ 0xff
 800ba70:	d904      	bls.n	800ba7c <__ascii_wctomb+0x14>
 800ba72:	228a      	movs	r2, #138	@ 0x8a
 800ba74:	f04f 30ff 	mov.w	r0, #4294967295
 800ba78:	601a      	str	r2, [r3, #0]
 800ba7a:	4770      	bx	lr
 800ba7c:	2001      	movs	r0, #1
 800ba7e:	700a      	strb	r2, [r1, #0]
 800ba80:	4770      	bx	lr

0800ba82 <__sfputc_r>:
 800ba82:	6893      	ldr	r3, [r2, #8]
 800ba84:	b410      	push	{r4}
 800ba86:	3b01      	subs	r3, #1
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	6093      	str	r3, [r2, #8]
 800ba8c:	da07      	bge.n	800ba9e <__sfputc_r+0x1c>
 800ba8e:	6994      	ldr	r4, [r2, #24]
 800ba90:	42a3      	cmp	r3, r4
 800ba92:	db01      	blt.n	800ba98 <__sfputc_r+0x16>
 800ba94:	290a      	cmp	r1, #10
 800ba96:	d102      	bne.n	800ba9e <__sfputc_r+0x1c>
 800ba98:	bc10      	pop	{r4}
 800ba9a:	f000 b931 	b.w	800bd00 <__swbuf_r>
 800ba9e:	6813      	ldr	r3, [r2, #0]
 800baa0:	1c58      	adds	r0, r3, #1
 800baa2:	6010      	str	r0, [r2, #0]
 800baa4:	7019      	strb	r1, [r3, #0]
 800baa6:	4608      	mov	r0, r1
 800baa8:	bc10      	pop	{r4}
 800baaa:	4770      	bx	lr

0800baac <__sfputs_r>:
 800baac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baae:	4606      	mov	r6, r0
 800bab0:	460f      	mov	r7, r1
 800bab2:	4614      	mov	r4, r2
 800bab4:	18d5      	adds	r5, r2, r3
 800bab6:	42ac      	cmp	r4, r5
 800bab8:	d101      	bne.n	800babe <__sfputs_r+0x12>
 800baba:	2000      	movs	r0, #0
 800babc:	e007      	b.n	800bace <__sfputs_r+0x22>
 800babe:	463a      	mov	r2, r7
 800bac0:	4630      	mov	r0, r6
 800bac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bac6:	f7ff ffdc 	bl	800ba82 <__sfputc_r>
 800baca:	1c43      	adds	r3, r0, #1
 800bacc:	d1f3      	bne.n	800bab6 <__sfputs_r+0xa>
 800bace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bad0 <_vfiprintf_r>:
 800bad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad4:	460d      	mov	r5, r1
 800bad6:	4614      	mov	r4, r2
 800bad8:	4698      	mov	r8, r3
 800bada:	4606      	mov	r6, r0
 800badc:	b09d      	sub	sp, #116	@ 0x74
 800bade:	b118      	cbz	r0, 800bae8 <_vfiprintf_r+0x18>
 800bae0:	6a03      	ldr	r3, [r0, #32]
 800bae2:	b90b      	cbnz	r3, 800bae8 <_vfiprintf_r+0x18>
 800bae4:	f7fc fdce 	bl	8008684 <__sinit>
 800bae8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baea:	07d9      	lsls	r1, r3, #31
 800baec:	d405      	bmi.n	800bafa <_vfiprintf_r+0x2a>
 800baee:	89ab      	ldrh	r3, [r5, #12]
 800baf0:	059a      	lsls	r2, r3, #22
 800baf2:	d402      	bmi.n	800bafa <_vfiprintf_r+0x2a>
 800baf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baf6:	f7fd f80a 	bl	8008b0e <__retarget_lock_acquire_recursive>
 800bafa:	89ab      	ldrh	r3, [r5, #12]
 800bafc:	071b      	lsls	r3, r3, #28
 800bafe:	d501      	bpl.n	800bb04 <_vfiprintf_r+0x34>
 800bb00:	692b      	ldr	r3, [r5, #16]
 800bb02:	b99b      	cbnz	r3, 800bb2c <_vfiprintf_r+0x5c>
 800bb04:	4629      	mov	r1, r5
 800bb06:	4630      	mov	r0, r6
 800bb08:	f000 f938 	bl	800bd7c <__swsetup_r>
 800bb0c:	b170      	cbz	r0, 800bb2c <_vfiprintf_r+0x5c>
 800bb0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb10:	07dc      	lsls	r4, r3, #31
 800bb12:	d504      	bpl.n	800bb1e <_vfiprintf_r+0x4e>
 800bb14:	f04f 30ff 	mov.w	r0, #4294967295
 800bb18:	b01d      	add	sp, #116	@ 0x74
 800bb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb1e:	89ab      	ldrh	r3, [r5, #12]
 800bb20:	0598      	lsls	r0, r3, #22
 800bb22:	d4f7      	bmi.n	800bb14 <_vfiprintf_r+0x44>
 800bb24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb26:	f7fc fff3 	bl	8008b10 <__retarget_lock_release_recursive>
 800bb2a:	e7f3      	b.n	800bb14 <_vfiprintf_r+0x44>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb30:	2320      	movs	r3, #32
 800bb32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb36:	2330      	movs	r3, #48	@ 0x30
 800bb38:	f04f 0901 	mov.w	r9, #1
 800bb3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb40:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800bcec <_vfiprintf_r+0x21c>
 800bb44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb48:	4623      	mov	r3, r4
 800bb4a:	469a      	mov	sl, r3
 800bb4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb50:	b10a      	cbz	r2, 800bb56 <_vfiprintf_r+0x86>
 800bb52:	2a25      	cmp	r2, #37	@ 0x25
 800bb54:	d1f9      	bne.n	800bb4a <_vfiprintf_r+0x7a>
 800bb56:	ebba 0b04 	subs.w	fp, sl, r4
 800bb5a:	d00b      	beq.n	800bb74 <_vfiprintf_r+0xa4>
 800bb5c:	465b      	mov	r3, fp
 800bb5e:	4622      	mov	r2, r4
 800bb60:	4629      	mov	r1, r5
 800bb62:	4630      	mov	r0, r6
 800bb64:	f7ff ffa2 	bl	800baac <__sfputs_r>
 800bb68:	3001      	adds	r0, #1
 800bb6a:	f000 80a7 	beq.w	800bcbc <_vfiprintf_r+0x1ec>
 800bb6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb70:	445a      	add	r2, fp
 800bb72:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb74:	f89a 3000 	ldrb.w	r3, [sl]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	f000 809f 	beq.w	800bcbc <_vfiprintf_r+0x1ec>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	f04f 32ff 	mov.w	r2, #4294967295
 800bb84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb88:	f10a 0a01 	add.w	sl, sl, #1
 800bb8c:	9304      	str	r3, [sp, #16]
 800bb8e:	9307      	str	r3, [sp, #28]
 800bb90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb94:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb96:	4654      	mov	r4, sl
 800bb98:	2205      	movs	r2, #5
 800bb9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb9e:	4853      	ldr	r0, [pc, #332]	@ (800bcec <_vfiprintf_r+0x21c>)
 800bba0:	f7fe febc 	bl	800a91c <memchr>
 800bba4:	9a04      	ldr	r2, [sp, #16]
 800bba6:	b9d8      	cbnz	r0, 800bbe0 <_vfiprintf_r+0x110>
 800bba8:	06d1      	lsls	r1, r2, #27
 800bbaa:	bf44      	itt	mi
 800bbac:	2320      	movmi	r3, #32
 800bbae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbb2:	0713      	lsls	r3, r2, #28
 800bbb4:	bf44      	itt	mi
 800bbb6:	232b      	movmi	r3, #43	@ 0x2b
 800bbb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbbc:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbc2:	d015      	beq.n	800bbf0 <_vfiprintf_r+0x120>
 800bbc4:	4654      	mov	r4, sl
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	f04f 0c0a 	mov.w	ip, #10
 800bbcc:	9a07      	ldr	r2, [sp, #28]
 800bbce:	4621      	mov	r1, r4
 800bbd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bbd4:	3b30      	subs	r3, #48	@ 0x30
 800bbd6:	2b09      	cmp	r3, #9
 800bbd8:	d94b      	bls.n	800bc72 <_vfiprintf_r+0x1a2>
 800bbda:	b1b0      	cbz	r0, 800bc0a <_vfiprintf_r+0x13a>
 800bbdc:	9207      	str	r2, [sp, #28]
 800bbde:	e014      	b.n	800bc0a <_vfiprintf_r+0x13a>
 800bbe0:	eba0 0308 	sub.w	r3, r0, r8
 800bbe4:	fa09 f303 	lsl.w	r3, r9, r3
 800bbe8:	4313      	orrs	r3, r2
 800bbea:	46a2      	mov	sl, r4
 800bbec:	9304      	str	r3, [sp, #16]
 800bbee:	e7d2      	b.n	800bb96 <_vfiprintf_r+0xc6>
 800bbf0:	9b03      	ldr	r3, [sp, #12]
 800bbf2:	1d19      	adds	r1, r3, #4
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	9103      	str	r1, [sp, #12]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	bfbb      	ittet	lt
 800bbfc:	425b      	neglt	r3, r3
 800bbfe:	f042 0202 	orrlt.w	r2, r2, #2
 800bc02:	9307      	strge	r3, [sp, #28]
 800bc04:	9307      	strlt	r3, [sp, #28]
 800bc06:	bfb8      	it	lt
 800bc08:	9204      	strlt	r2, [sp, #16]
 800bc0a:	7823      	ldrb	r3, [r4, #0]
 800bc0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc0e:	d10a      	bne.n	800bc26 <_vfiprintf_r+0x156>
 800bc10:	7863      	ldrb	r3, [r4, #1]
 800bc12:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc14:	d132      	bne.n	800bc7c <_vfiprintf_r+0x1ac>
 800bc16:	9b03      	ldr	r3, [sp, #12]
 800bc18:	3402      	adds	r4, #2
 800bc1a:	1d1a      	adds	r2, r3, #4
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	9203      	str	r2, [sp, #12]
 800bc20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc24:	9305      	str	r3, [sp, #20]
 800bc26:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800bcf0 <_vfiprintf_r+0x220>
 800bc2a:	2203      	movs	r2, #3
 800bc2c:	4650      	mov	r0, sl
 800bc2e:	7821      	ldrb	r1, [r4, #0]
 800bc30:	f7fe fe74 	bl	800a91c <memchr>
 800bc34:	b138      	cbz	r0, 800bc46 <_vfiprintf_r+0x176>
 800bc36:	2240      	movs	r2, #64	@ 0x40
 800bc38:	9b04      	ldr	r3, [sp, #16]
 800bc3a:	eba0 000a 	sub.w	r0, r0, sl
 800bc3e:	4082      	lsls	r2, r0
 800bc40:	4313      	orrs	r3, r2
 800bc42:	3401      	adds	r4, #1
 800bc44:	9304      	str	r3, [sp, #16]
 800bc46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc4a:	2206      	movs	r2, #6
 800bc4c:	4829      	ldr	r0, [pc, #164]	@ (800bcf4 <_vfiprintf_r+0x224>)
 800bc4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc52:	f7fe fe63 	bl	800a91c <memchr>
 800bc56:	2800      	cmp	r0, #0
 800bc58:	d03f      	beq.n	800bcda <_vfiprintf_r+0x20a>
 800bc5a:	4b27      	ldr	r3, [pc, #156]	@ (800bcf8 <_vfiprintf_r+0x228>)
 800bc5c:	bb1b      	cbnz	r3, 800bca6 <_vfiprintf_r+0x1d6>
 800bc5e:	9b03      	ldr	r3, [sp, #12]
 800bc60:	3307      	adds	r3, #7
 800bc62:	f023 0307 	bic.w	r3, r3, #7
 800bc66:	3308      	adds	r3, #8
 800bc68:	9303      	str	r3, [sp, #12]
 800bc6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc6c:	443b      	add	r3, r7
 800bc6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc70:	e76a      	b.n	800bb48 <_vfiprintf_r+0x78>
 800bc72:	460c      	mov	r4, r1
 800bc74:	2001      	movs	r0, #1
 800bc76:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc7a:	e7a8      	b.n	800bbce <_vfiprintf_r+0xfe>
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	f04f 0c0a 	mov.w	ip, #10
 800bc82:	4619      	mov	r1, r3
 800bc84:	3401      	adds	r4, #1
 800bc86:	9305      	str	r3, [sp, #20]
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc8e:	3a30      	subs	r2, #48	@ 0x30
 800bc90:	2a09      	cmp	r2, #9
 800bc92:	d903      	bls.n	800bc9c <_vfiprintf_r+0x1cc>
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d0c6      	beq.n	800bc26 <_vfiprintf_r+0x156>
 800bc98:	9105      	str	r1, [sp, #20]
 800bc9a:	e7c4      	b.n	800bc26 <_vfiprintf_r+0x156>
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	2301      	movs	r3, #1
 800bca0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bca4:	e7f0      	b.n	800bc88 <_vfiprintf_r+0x1b8>
 800bca6:	ab03      	add	r3, sp, #12
 800bca8:	9300      	str	r3, [sp, #0]
 800bcaa:	462a      	mov	r2, r5
 800bcac:	4630      	mov	r0, r6
 800bcae:	4b13      	ldr	r3, [pc, #76]	@ (800bcfc <_vfiprintf_r+0x22c>)
 800bcb0:	a904      	add	r1, sp, #16
 800bcb2:	f3af 8000 	nop.w
 800bcb6:	4607      	mov	r7, r0
 800bcb8:	1c78      	adds	r0, r7, #1
 800bcba:	d1d6      	bne.n	800bc6a <_vfiprintf_r+0x19a>
 800bcbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcbe:	07d9      	lsls	r1, r3, #31
 800bcc0:	d405      	bmi.n	800bcce <_vfiprintf_r+0x1fe>
 800bcc2:	89ab      	ldrh	r3, [r5, #12]
 800bcc4:	059a      	lsls	r2, r3, #22
 800bcc6:	d402      	bmi.n	800bcce <_vfiprintf_r+0x1fe>
 800bcc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcca:	f7fc ff21 	bl	8008b10 <__retarget_lock_release_recursive>
 800bcce:	89ab      	ldrh	r3, [r5, #12]
 800bcd0:	065b      	lsls	r3, r3, #25
 800bcd2:	f53f af1f 	bmi.w	800bb14 <_vfiprintf_r+0x44>
 800bcd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bcd8:	e71e      	b.n	800bb18 <_vfiprintf_r+0x48>
 800bcda:	ab03      	add	r3, sp, #12
 800bcdc:	9300      	str	r3, [sp, #0]
 800bcde:	462a      	mov	r2, r5
 800bce0:	4630      	mov	r0, r6
 800bce2:	4b06      	ldr	r3, [pc, #24]	@ (800bcfc <_vfiprintf_r+0x22c>)
 800bce4:	a904      	add	r1, sp, #16
 800bce6:	f7fe fa59 	bl	800a19c <_printf_i>
 800bcea:	e7e4      	b.n	800bcb6 <_vfiprintf_r+0x1e6>
 800bcec:	0800cb5e 	.word	0x0800cb5e
 800bcf0:	0800cb64 	.word	0x0800cb64
 800bcf4:	0800cb68 	.word	0x0800cb68
 800bcf8:	00000000 	.word	0x00000000
 800bcfc:	0800baad 	.word	0x0800baad

0800bd00 <__swbuf_r>:
 800bd00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd02:	460e      	mov	r6, r1
 800bd04:	4614      	mov	r4, r2
 800bd06:	4605      	mov	r5, r0
 800bd08:	b118      	cbz	r0, 800bd12 <__swbuf_r+0x12>
 800bd0a:	6a03      	ldr	r3, [r0, #32]
 800bd0c:	b90b      	cbnz	r3, 800bd12 <__swbuf_r+0x12>
 800bd0e:	f7fc fcb9 	bl	8008684 <__sinit>
 800bd12:	69a3      	ldr	r3, [r4, #24]
 800bd14:	60a3      	str	r3, [r4, #8]
 800bd16:	89a3      	ldrh	r3, [r4, #12]
 800bd18:	071a      	lsls	r2, r3, #28
 800bd1a:	d501      	bpl.n	800bd20 <__swbuf_r+0x20>
 800bd1c:	6923      	ldr	r3, [r4, #16]
 800bd1e:	b943      	cbnz	r3, 800bd32 <__swbuf_r+0x32>
 800bd20:	4621      	mov	r1, r4
 800bd22:	4628      	mov	r0, r5
 800bd24:	f000 f82a 	bl	800bd7c <__swsetup_r>
 800bd28:	b118      	cbz	r0, 800bd32 <__swbuf_r+0x32>
 800bd2a:	f04f 37ff 	mov.w	r7, #4294967295
 800bd2e:	4638      	mov	r0, r7
 800bd30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd32:	6823      	ldr	r3, [r4, #0]
 800bd34:	6922      	ldr	r2, [r4, #16]
 800bd36:	b2f6      	uxtb	r6, r6
 800bd38:	1a98      	subs	r0, r3, r2
 800bd3a:	6963      	ldr	r3, [r4, #20]
 800bd3c:	4637      	mov	r7, r6
 800bd3e:	4283      	cmp	r3, r0
 800bd40:	dc05      	bgt.n	800bd4e <__swbuf_r+0x4e>
 800bd42:	4621      	mov	r1, r4
 800bd44:	4628      	mov	r0, r5
 800bd46:	f7fe fd13 	bl	800a770 <_fflush_r>
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	d1ed      	bne.n	800bd2a <__swbuf_r+0x2a>
 800bd4e:	68a3      	ldr	r3, [r4, #8]
 800bd50:	3b01      	subs	r3, #1
 800bd52:	60a3      	str	r3, [r4, #8]
 800bd54:	6823      	ldr	r3, [r4, #0]
 800bd56:	1c5a      	adds	r2, r3, #1
 800bd58:	6022      	str	r2, [r4, #0]
 800bd5a:	701e      	strb	r6, [r3, #0]
 800bd5c:	6962      	ldr	r2, [r4, #20]
 800bd5e:	1c43      	adds	r3, r0, #1
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d004      	beq.n	800bd6e <__swbuf_r+0x6e>
 800bd64:	89a3      	ldrh	r3, [r4, #12]
 800bd66:	07db      	lsls	r3, r3, #31
 800bd68:	d5e1      	bpl.n	800bd2e <__swbuf_r+0x2e>
 800bd6a:	2e0a      	cmp	r6, #10
 800bd6c:	d1df      	bne.n	800bd2e <__swbuf_r+0x2e>
 800bd6e:	4621      	mov	r1, r4
 800bd70:	4628      	mov	r0, r5
 800bd72:	f7fe fcfd 	bl	800a770 <_fflush_r>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d0d9      	beq.n	800bd2e <__swbuf_r+0x2e>
 800bd7a:	e7d6      	b.n	800bd2a <__swbuf_r+0x2a>

0800bd7c <__swsetup_r>:
 800bd7c:	b538      	push	{r3, r4, r5, lr}
 800bd7e:	4b29      	ldr	r3, [pc, #164]	@ (800be24 <__swsetup_r+0xa8>)
 800bd80:	4605      	mov	r5, r0
 800bd82:	6818      	ldr	r0, [r3, #0]
 800bd84:	460c      	mov	r4, r1
 800bd86:	b118      	cbz	r0, 800bd90 <__swsetup_r+0x14>
 800bd88:	6a03      	ldr	r3, [r0, #32]
 800bd8a:	b90b      	cbnz	r3, 800bd90 <__swsetup_r+0x14>
 800bd8c:	f7fc fc7a 	bl	8008684 <__sinit>
 800bd90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd94:	0719      	lsls	r1, r3, #28
 800bd96:	d422      	bmi.n	800bdde <__swsetup_r+0x62>
 800bd98:	06da      	lsls	r2, r3, #27
 800bd9a:	d407      	bmi.n	800bdac <__swsetup_r+0x30>
 800bd9c:	2209      	movs	r2, #9
 800bd9e:	602a      	str	r2, [r5, #0]
 800bda0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bda4:	f04f 30ff 	mov.w	r0, #4294967295
 800bda8:	81a3      	strh	r3, [r4, #12]
 800bdaa:	e033      	b.n	800be14 <__swsetup_r+0x98>
 800bdac:	0758      	lsls	r0, r3, #29
 800bdae:	d512      	bpl.n	800bdd6 <__swsetup_r+0x5a>
 800bdb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdb2:	b141      	cbz	r1, 800bdc6 <__swsetup_r+0x4a>
 800bdb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdb8:	4299      	cmp	r1, r3
 800bdba:	d002      	beq.n	800bdc2 <__swsetup_r+0x46>
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	f7fc fed9 	bl	8008b74 <_free_r>
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bdc6:	89a3      	ldrh	r3, [r4, #12]
 800bdc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bdcc:	81a3      	strh	r3, [r4, #12]
 800bdce:	2300      	movs	r3, #0
 800bdd0:	6063      	str	r3, [r4, #4]
 800bdd2:	6923      	ldr	r3, [r4, #16]
 800bdd4:	6023      	str	r3, [r4, #0]
 800bdd6:	89a3      	ldrh	r3, [r4, #12]
 800bdd8:	f043 0308 	orr.w	r3, r3, #8
 800bddc:	81a3      	strh	r3, [r4, #12]
 800bdde:	6923      	ldr	r3, [r4, #16]
 800bde0:	b94b      	cbnz	r3, 800bdf6 <__swsetup_r+0x7a>
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bde8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdec:	d003      	beq.n	800bdf6 <__swsetup_r+0x7a>
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f000 f89e 	bl	800bf32 <__smakebuf_r>
 800bdf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdfa:	f013 0201 	ands.w	r2, r3, #1
 800bdfe:	d00a      	beq.n	800be16 <__swsetup_r+0x9a>
 800be00:	2200      	movs	r2, #0
 800be02:	60a2      	str	r2, [r4, #8]
 800be04:	6962      	ldr	r2, [r4, #20]
 800be06:	4252      	negs	r2, r2
 800be08:	61a2      	str	r2, [r4, #24]
 800be0a:	6922      	ldr	r2, [r4, #16]
 800be0c:	b942      	cbnz	r2, 800be20 <__swsetup_r+0xa4>
 800be0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be12:	d1c5      	bne.n	800bda0 <__swsetup_r+0x24>
 800be14:	bd38      	pop	{r3, r4, r5, pc}
 800be16:	0799      	lsls	r1, r3, #30
 800be18:	bf58      	it	pl
 800be1a:	6962      	ldrpl	r2, [r4, #20]
 800be1c:	60a2      	str	r2, [r4, #8]
 800be1e:	e7f4      	b.n	800be0a <__swsetup_r+0x8e>
 800be20:	2000      	movs	r0, #0
 800be22:	e7f7      	b.n	800be14 <__swsetup_r+0x98>
 800be24:	2000001c 	.word	0x2000001c

0800be28 <_raise_r>:
 800be28:	291f      	cmp	r1, #31
 800be2a:	b538      	push	{r3, r4, r5, lr}
 800be2c:	4605      	mov	r5, r0
 800be2e:	460c      	mov	r4, r1
 800be30:	d904      	bls.n	800be3c <_raise_r+0x14>
 800be32:	2316      	movs	r3, #22
 800be34:	6003      	str	r3, [r0, #0]
 800be36:	f04f 30ff 	mov.w	r0, #4294967295
 800be3a:	bd38      	pop	{r3, r4, r5, pc}
 800be3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be3e:	b112      	cbz	r2, 800be46 <_raise_r+0x1e>
 800be40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be44:	b94b      	cbnz	r3, 800be5a <_raise_r+0x32>
 800be46:	4628      	mov	r0, r5
 800be48:	f000 f830 	bl	800beac <_getpid_r>
 800be4c:	4622      	mov	r2, r4
 800be4e:	4601      	mov	r1, r0
 800be50:	4628      	mov	r0, r5
 800be52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be56:	f000 b817 	b.w	800be88 <_kill_r>
 800be5a:	2b01      	cmp	r3, #1
 800be5c:	d00a      	beq.n	800be74 <_raise_r+0x4c>
 800be5e:	1c59      	adds	r1, r3, #1
 800be60:	d103      	bne.n	800be6a <_raise_r+0x42>
 800be62:	2316      	movs	r3, #22
 800be64:	6003      	str	r3, [r0, #0]
 800be66:	2001      	movs	r0, #1
 800be68:	e7e7      	b.n	800be3a <_raise_r+0x12>
 800be6a:	2100      	movs	r1, #0
 800be6c:	4620      	mov	r0, r4
 800be6e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be72:	4798      	blx	r3
 800be74:	2000      	movs	r0, #0
 800be76:	e7e0      	b.n	800be3a <_raise_r+0x12>

0800be78 <raise>:
 800be78:	4b02      	ldr	r3, [pc, #8]	@ (800be84 <raise+0xc>)
 800be7a:	4601      	mov	r1, r0
 800be7c:	6818      	ldr	r0, [r3, #0]
 800be7e:	f7ff bfd3 	b.w	800be28 <_raise_r>
 800be82:	bf00      	nop
 800be84:	2000001c 	.word	0x2000001c

0800be88 <_kill_r>:
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	2300      	movs	r3, #0
 800be8c:	4d06      	ldr	r5, [pc, #24]	@ (800bea8 <_kill_r+0x20>)
 800be8e:	4604      	mov	r4, r0
 800be90:	4608      	mov	r0, r1
 800be92:	4611      	mov	r1, r2
 800be94:	602b      	str	r3, [r5, #0]
 800be96:	f7f6 fb1c 	bl	80024d2 <_kill>
 800be9a:	1c43      	adds	r3, r0, #1
 800be9c:	d102      	bne.n	800bea4 <_kill_r+0x1c>
 800be9e:	682b      	ldr	r3, [r5, #0]
 800bea0:	b103      	cbz	r3, 800bea4 <_kill_r+0x1c>
 800bea2:	6023      	str	r3, [r4, #0]
 800bea4:	bd38      	pop	{r3, r4, r5, pc}
 800bea6:	bf00      	nop
 800bea8:	20002100 	.word	0x20002100

0800beac <_getpid_r>:
 800beac:	f7f6 bb0a 	b.w	80024c4 <_getpid>

0800beb0 <_calloc_r>:
 800beb0:	b570      	push	{r4, r5, r6, lr}
 800beb2:	fba1 5402 	umull	r5, r4, r1, r2
 800beb6:	b934      	cbnz	r4, 800bec6 <_calloc_r+0x16>
 800beb8:	4629      	mov	r1, r5
 800beba:	f7fc fecd 	bl	8008c58 <_malloc_r>
 800bebe:	4606      	mov	r6, r0
 800bec0:	b928      	cbnz	r0, 800bece <_calloc_r+0x1e>
 800bec2:	4630      	mov	r0, r6
 800bec4:	bd70      	pop	{r4, r5, r6, pc}
 800bec6:	220c      	movs	r2, #12
 800bec8:	2600      	movs	r6, #0
 800beca:	6002      	str	r2, [r0, #0]
 800becc:	e7f9      	b.n	800bec2 <_calloc_r+0x12>
 800bece:	462a      	mov	r2, r5
 800bed0:	4621      	mov	r1, r4
 800bed2:	f7fc fca0 	bl	8008816 <memset>
 800bed6:	e7f4      	b.n	800bec2 <_calloc_r+0x12>

0800bed8 <_malloc_usable_size_r>:
 800bed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bedc:	1f18      	subs	r0, r3, #4
 800bede:	2b00      	cmp	r3, #0
 800bee0:	bfbc      	itt	lt
 800bee2:	580b      	ldrlt	r3, [r1, r0]
 800bee4:	18c0      	addlt	r0, r0, r3
 800bee6:	4770      	bx	lr

0800bee8 <__swhatbuf_r>:
 800bee8:	b570      	push	{r4, r5, r6, lr}
 800beea:	460c      	mov	r4, r1
 800beec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef0:	4615      	mov	r5, r2
 800bef2:	2900      	cmp	r1, #0
 800bef4:	461e      	mov	r6, r3
 800bef6:	b096      	sub	sp, #88	@ 0x58
 800bef8:	da0c      	bge.n	800bf14 <__swhatbuf_r+0x2c>
 800befa:	89a3      	ldrh	r3, [r4, #12]
 800befc:	2100      	movs	r1, #0
 800befe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf02:	bf14      	ite	ne
 800bf04:	2340      	movne	r3, #64	@ 0x40
 800bf06:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	6031      	str	r1, [r6, #0]
 800bf0e:	602b      	str	r3, [r5, #0]
 800bf10:	b016      	add	sp, #88	@ 0x58
 800bf12:	bd70      	pop	{r4, r5, r6, pc}
 800bf14:	466a      	mov	r2, sp
 800bf16:	f000 f849 	bl	800bfac <_fstat_r>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	dbed      	blt.n	800befa <__swhatbuf_r+0x12>
 800bf1e:	9901      	ldr	r1, [sp, #4]
 800bf20:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf24:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf28:	4259      	negs	r1, r3
 800bf2a:	4159      	adcs	r1, r3
 800bf2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf30:	e7eb      	b.n	800bf0a <__swhatbuf_r+0x22>

0800bf32 <__smakebuf_r>:
 800bf32:	898b      	ldrh	r3, [r1, #12]
 800bf34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf36:	079d      	lsls	r5, r3, #30
 800bf38:	4606      	mov	r6, r0
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	d507      	bpl.n	800bf4e <__smakebuf_r+0x1c>
 800bf3e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf42:	6023      	str	r3, [r4, #0]
 800bf44:	6123      	str	r3, [r4, #16]
 800bf46:	2301      	movs	r3, #1
 800bf48:	6163      	str	r3, [r4, #20]
 800bf4a:	b003      	add	sp, #12
 800bf4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf4e:	466a      	mov	r2, sp
 800bf50:	ab01      	add	r3, sp, #4
 800bf52:	f7ff ffc9 	bl	800bee8 <__swhatbuf_r>
 800bf56:	9f00      	ldr	r7, [sp, #0]
 800bf58:	4605      	mov	r5, r0
 800bf5a:	4639      	mov	r1, r7
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	f7fc fe7b 	bl	8008c58 <_malloc_r>
 800bf62:	b948      	cbnz	r0, 800bf78 <__smakebuf_r+0x46>
 800bf64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf68:	059a      	lsls	r2, r3, #22
 800bf6a:	d4ee      	bmi.n	800bf4a <__smakebuf_r+0x18>
 800bf6c:	f023 0303 	bic.w	r3, r3, #3
 800bf70:	f043 0302 	orr.w	r3, r3, #2
 800bf74:	81a3      	strh	r3, [r4, #12]
 800bf76:	e7e2      	b.n	800bf3e <__smakebuf_r+0xc>
 800bf78:	89a3      	ldrh	r3, [r4, #12]
 800bf7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf82:	81a3      	strh	r3, [r4, #12]
 800bf84:	9b01      	ldr	r3, [sp, #4]
 800bf86:	6020      	str	r0, [r4, #0]
 800bf88:	b15b      	cbz	r3, 800bfa2 <__smakebuf_r+0x70>
 800bf8a:	4630      	mov	r0, r6
 800bf8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf90:	f000 f81e 	bl	800bfd0 <_isatty_r>
 800bf94:	b128      	cbz	r0, 800bfa2 <__smakebuf_r+0x70>
 800bf96:	89a3      	ldrh	r3, [r4, #12]
 800bf98:	f023 0303 	bic.w	r3, r3, #3
 800bf9c:	f043 0301 	orr.w	r3, r3, #1
 800bfa0:	81a3      	strh	r3, [r4, #12]
 800bfa2:	89a3      	ldrh	r3, [r4, #12]
 800bfa4:	431d      	orrs	r5, r3
 800bfa6:	81a5      	strh	r5, [r4, #12]
 800bfa8:	e7cf      	b.n	800bf4a <__smakebuf_r+0x18>
	...

0800bfac <_fstat_r>:
 800bfac:	b538      	push	{r3, r4, r5, lr}
 800bfae:	2300      	movs	r3, #0
 800bfb0:	4d06      	ldr	r5, [pc, #24]	@ (800bfcc <_fstat_r+0x20>)
 800bfb2:	4604      	mov	r4, r0
 800bfb4:	4608      	mov	r0, r1
 800bfb6:	4611      	mov	r1, r2
 800bfb8:	602b      	str	r3, [r5, #0]
 800bfba:	f7f6 fae9 	bl	8002590 <_fstat>
 800bfbe:	1c43      	adds	r3, r0, #1
 800bfc0:	d102      	bne.n	800bfc8 <_fstat_r+0x1c>
 800bfc2:	682b      	ldr	r3, [r5, #0]
 800bfc4:	b103      	cbz	r3, 800bfc8 <_fstat_r+0x1c>
 800bfc6:	6023      	str	r3, [r4, #0]
 800bfc8:	bd38      	pop	{r3, r4, r5, pc}
 800bfca:	bf00      	nop
 800bfcc:	20002100 	.word	0x20002100

0800bfd0 <_isatty_r>:
 800bfd0:	b538      	push	{r3, r4, r5, lr}
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	4d05      	ldr	r5, [pc, #20]	@ (800bfec <_isatty_r+0x1c>)
 800bfd6:	4604      	mov	r4, r0
 800bfd8:	4608      	mov	r0, r1
 800bfda:	602b      	str	r3, [r5, #0]
 800bfdc:	f7f6 fae7 	bl	80025ae <_isatty>
 800bfe0:	1c43      	adds	r3, r0, #1
 800bfe2:	d102      	bne.n	800bfea <_isatty_r+0x1a>
 800bfe4:	682b      	ldr	r3, [r5, #0]
 800bfe6:	b103      	cbz	r3, 800bfea <_isatty_r+0x1a>
 800bfe8:	6023      	str	r3, [r4, #0]
 800bfea:	bd38      	pop	{r3, r4, r5, pc}
 800bfec:	20002100 	.word	0x20002100

0800bff0 <_init>:
 800bff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff2:	bf00      	nop
 800bff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bff6:	bc08      	pop	{r3}
 800bff8:	469e      	mov	lr, r3
 800bffa:	4770      	bx	lr

0800bffc <_fini>:
 800bffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffe:	bf00      	nop
 800c000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c002:	bc08      	pop	{r3}
 800c004:	469e      	mov	lr, r3
 800c006:	4770      	bx	lr
