{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II " "Info: Running Quartus II Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 18:53:41 2007 " "Info: Processing started: Tue Mar 13 18:53:41 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --merge=on " "Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Info: Using synthesis netlist for partition \"Top\"" {  } {  } 0 0 "Using synthesis netlist for partition \"%1!s!\"" 0 0}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 1 " "Info: Netlist merging resolved 1 partition(s) out of the 1 partition(s) found" {  } {  } 0 0 "Netlist merging resolved %1!d! partition(s) out of the %2!d! partition(s) found" 0 0}
{ "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "IFCLK " "Warning: No output dependent on input pin \"IFCLK\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "FLAGA " "Warning: No output dependent on input pin \"FLAGA\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "FLAGB " "Warning: No output dependent on input pin \"FLAGB\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 37 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "FLAGC " "Warning: No output dependent on input pin \"FLAGC\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 38 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "SPI_SCK " "Warning: No output dependent on input pin \"SPI_SCK\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "SPI_SI " "Warning: No output dependent on input pin \"SPI_SI\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 57 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WAMERGE_UNNECESSARY_INPUT_PIN" "SPI_CS " "Warning: No output dependent on input pin \"SPI_CS\"" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 59 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 8 s Quartus II " "Info: Quartus II Partition Merge was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 18:53:43 2007 " "Info: Processing ended: Tue Mar 13 18:53:43 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
