// Seed: 3497844938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13, id_14;
endmodule
module module_1 (
    output logic id_0
);
  assign id_0 = 1'h0;
  wire id_2 = id_2;
  always id_0 <= 1;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_3
  );
  wire id_4, id_5, id_6;
endmodule
