# system info top_hw on 2019.08.13.13:30:22
system_info:
name,value
DEVICE,10AX115S2F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for top_hw on 2019.08.13.13:30:22
files:
filepath,kind,attributes,module,is_top
sim/top_hw.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_hw,true
altera_mm_interconnect_191/sim/top_hw_altera_mm_interconnect_191_scrfrry.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_hw_altera_mm_interconnect_191_scrfrry,false
altera_mm_interconnect_191/sim/top_hw_altera_mm_interconnect_191_3pabmzq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_hw_altera_mm_interconnect_191_3pabmzq,false
altera_reset_controller_191/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_191/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_191/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/top_hw_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/top_hw_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/top_hw_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/top_hw_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_6xefe7y.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_6xefe7y,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_m64leea.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_m64leea,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_4hnp2yy.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_4hnp2yy,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_tjsusja.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_tjsusja,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_svxrzci.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_svxrzci,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_u6cxpni.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_u6cxpni,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,top_hw_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/top_hw_altera_merlin_traffic_limiter_191_kcba44q.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_burst_adapter_191/sim/top_hw_altera_merlin_burst_adapter_191_7422xpi.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_burst_adapter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,top_hw_altera_merlin_burst_adapter_191_7422xpi,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_2v5jvsa.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_2v5jvsa,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_mozyuqi.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_mozyuqi,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_bggfk5a.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_bggfk5a,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_4ow47rq.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_4ow47rq,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_4ow47rq,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_hgsyksi.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_hgsyksi,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_hgsyksi,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_ku3jpgy.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_ku3jpgy,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_ku3jpgy,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_hzqd6da.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_hzqd6da,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_gbjax7a.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_gbjax7a,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_pj2odpy.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_pj2odpy,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_pj2odpy,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_lrmpvga.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_lrmpvga,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_lrmpvga,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_25cmumq.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_25cmumq,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_25cmumq,false
altera_merlin_width_adapter_191/sim/top_hw_altera_merlin_width_adapter_191_i6xyepy.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_i6xyepy,false
altera_merlin_width_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_i6xyepy,false
altera_merlin_width_adapter_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_i6xyepy,false
altera_merlin_width_adapter_191/sim/top_hw_altera_merlin_width_adapter_191_ff67b3i.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_ff67b3i,false
altera_merlin_width_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_ff67b3i,false
altera_merlin_width_adapter_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_ff67b3i,false
altera_merlin_width_adapter_191/sim/top_hw_altera_merlin_width_adapter_191_op7abui.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_op7abui,false
altera_merlin_width_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_op7abui,false
altera_merlin_width_adapter_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_op7abui,false
altera_merlin_width_adapter_191/sim/top_hw_altera_merlin_width_adapter_191_jigh62i.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_jigh62i,false
altera_merlin_width_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_jigh62i,false
altera_merlin_width_adapter_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_jigh62i,false
altera_merlin_width_adapter_191/sim/top_hw_altera_merlin_width_adapter_191_zevtati.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_zevtati,false
altera_merlin_width_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_zevtati,false
altera_merlin_width_adapter_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_zevtati,false
altera_merlin_width_adapter_191/sim/top_hw_altera_merlin_width_adapter_191_6qisuny.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_6qisuny,false
altera_merlin_width_adapter_191/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_6qisuny,false
altera_merlin_width_adapter_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_width_adapter_191_6qisuny,false
altera_avalon_dc_fifo_191/sim/top_hw_altera_avalon_dc_fifo_191_7gx45aq.v,VERILOG,,top_hw_altera_avalon_dc_fifo_191_7gx45aq,false
altera_avalon_dc_fifo_191/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,top_hw_altera_avalon_dc_fifo_191_7gx45aq,false
altera_avalon_dc_fifo_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,top_hw_altera_avalon_dc_fifo_191_7gx45aq,false
altera_avalon_st_pipeline_stage_191/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
altera_avalon_st_pipeline_stage_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_ghvit4y.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_ghvit4y,false
altera_merlin_router_191/sim/top_hw_altera_merlin_router_191_allu66q.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_router_191_allu66q,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_r6ta55q.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_r6ta55q,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_kmkxadi.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_kmkxadi,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_kmkxadi,false
altera_merlin_demultiplexer_191/sim/top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_demultiplexer_191_uowkhiq,false
altera_merlin_multiplexer_191/sim/top_hw_altera_merlin_multiplexer_191_vxddwui.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_vxddwui,false
altera_merlin_multiplexer_191/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,top_hw_altera_merlin_multiplexer_191_vxddwui,false
altera_merlin_traffic_limiter_191/sim/top_hw_altera_merlin_traffic_limiter_191_fakurfy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_hw_altera_merlin_traffic_limiter_191_fakurfy,false
altera_avalon_sc_fifo_191/sim/top_hw_altera_avalon_sc_fifo_191_e5eqkcq.v,VERILOG,,top_hw_altera_avalon_sc_fifo_191_e5eqkcq,false
altera_merlin_traffic_limiter_191/sim/top_hw_altera_merlin_traffic_limiter_191_2coyymi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,top_hw_altera_merlin_traffic_limiter_191_2coyymi,false
alt_hiconnect_sc_fifo_191/sim/top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
alt_hiconnect_sc_fifo_191/sim/alt_st_infer_scfifo.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
alt_hiconnect_sc_fifo_191/sim/alt_st_mlab_scfifo.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
alt_hiconnect_sc_fifo_191/sim/alt_st_fifo_empty.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
alt_hiconnect_sc_fifo_191/sim/alt_st_mlab_scfifo_a6.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
alt_hiconnect_sc_fifo_191/sim/alt_st_mlab_scfifo_a7.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
alt_hiconnect_sc_fifo_191/sim/alt_st_reg_scfifo.sv,SYSTEM_VERILOG,,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
top_hw.DUT,top_DUT
top_hw.clk_0,top_clk_0
top_hw.emif_0,top_emif_0
top_hw.onchip_memory2_0,top_onchip_memory2_0
top_hw.mm_interconnect_0,top_hw_altera_mm_interconnect_191_scrfrry
top_hw.mm_interconnect_0.DUT_dma_rd_master_translator,top_hw_altera_merlin_master_translator_191_g7h47bq
top_hw.mm_interconnect_0.DUT_dma_wr_master_translator,top_hw_altera_merlin_master_translator_191_g7h47bq
top_hw.mm_interconnect_0.DUT_rxm_bar2_translator,top_hw_altera_merlin_master_translator_191_g7h47bq
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_translator,top_hw_altera_merlin_slave_translator_191_x56fcki
top_hw.mm_interconnect_0.DUT_rd_dts_slave_translator,top_hw_altera_merlin_slave_translator_191_x56fcki
top_hw.mm_interconnect_0.onchip_memory2_0_s2_translator,top_hw_altera_merlin_slave_translator_191_x56fcki
top_hw.mm_interconnect_0.DUT_wr_dts_slave_translator,top_hw_altera_merlin_slave_translator_191_x56fcki
top_hw.mm_interconnect_0.onchip_memory2_0_s1_translator,top_hw_altera_merlin_slave_translator_191_x56fcki
top_hw.mm_interconnect_0.DUT_dma_rd_master_agent,top_hw_altera_merlin_master_agent_191_mpbm6tq
top_hw.mm_interconnect_0.DUT_dma_wr_master_agent,top_hw_altera_merlin_master_agent_191_mpbm6tq
top_hw.mm_interconnect_0.DUT_rxm_bar2_agent,top_hw_altera_merlin_master_agent_191_mpbm6tq
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_agent,top_hw_altera_merlin_slave_agent_191_ncfkfri
top_hw.mm_interconnect_0.DUT_rd_dts_slave_agent,top_hw_altera_merlin_slave_agent_191_ncfkfri
top_hw.mm_interconnect_0.onchip_memory2_0_s2_agent,top_hw_altera_merlin_slave_agent_191_ncfkfri
top_hw.mm_interconnect_0.DUT_wr_dts_slave_agent,top_hw_altera_merlin_slave_agent_191_ncfkfri
top_hw.mm_interconnect_0.onchip_memory2_0_s1_agent,top_hw_altera_merlin_slave_agent_191_ncfkfri
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_agent_rsp_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_agent_rdata_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.DUT_rd_dts_slave_agent_rsp_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.onchip_memory2_0_s2_agent_rsp_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.DUT_wr_dts_slave_agent_rsp_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.router,top_hw_altera_merlin_router_191_6xefe7y
top_hw.mm_interconnect_0.router_001,top_hw_altera_merlin_router_191_m64leea
top_hw.mm_interconnect_0.router_002,top_hw_altera_merlin_router_191_4hnp2yy
top_hw.mm_interconnect_0.router_003,top_hw_altera_merlin_router_191_tjsusja
top_hw.mm_interconnect_0.router_004,top_hw_altera_merlin_router_191_svxrzci
top_hw.mm_interconnect_0.router_005,top_hw_altera_merlin_router_191_svxrzci
top_hw.mm_interconnect_0.router_006,top_hw_altera_merlin_router_191_svxrzci
top_hw.mm_interconnect_0.router_007,top_hw_altera_merlin_router_191_u6cxpni
top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter,top_hw_altera_merlin_traffic_limiter_191_kcba44q
top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,top_hw_altera_merlin_traffic_limiter_191_fakurfy
top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo,top_hw_altera_merlin_traffic_limiter_191_2coyymi
top_hw.mm_interconnect_0.DUT_dma_wr_master_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq
top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter,top_hw_altera_merlin_traffic_limiter_191_kcba44q
top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,top_hw_altera_merlin_traffic_limiter_191_fakurfy
top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo,top_hw_altera_merlin_traffic_limiter_191_2coyymi
top_hw.mm_interconnect_0.DUT_rxm_bar2_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo,top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq
top_hw.mm_interconnect_0.onchip_memory2_0_s2_burst_adapter,top_hw_altera_merlin_burst_adapter_191_7422xpi
top_hw.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,top_hw_altera_merlin_burst_adapter_191_7422xpi
top_hw.mm_interconnect_0.cmd_demux,top_hw_altera_merlin_demultiplexer_191_2v5jvsa
top_hw.mm_interconnect_0.cmd_demux_001,top_hw_altera_merlin_demultiplexer_191_mozyuqi
top_hw.mm_interconnect_0.rsp_demux_004,top_hw_altera_merlin_demultiplexer_191_mozyuqi
top_hw.mm_interconnect_0.cmd_demux_002,top_hw_altera_merlin_demultiplexer_191_bggfk5a
top_hw.mm_interconnect_0.cmd_mux,top_hw_altera_merlin_multiplexer_191_4ow47rq
top_hw.mm_interconnect_0.cmd_mux_001,top_hw_altera_merlin_multiplexer_191_hgsyksi
top_hw.mm_interconnect_0.cmd_mux_002,top_hw_altera_merlin_multiplexer_191_hgsyksi
top_hw.mm_interconnect_0.cmd_mux_003,top_hw_altera_merlin_multiplexer_191_hgsyksi
top_hw.mm_interconnect_0.cmd_mux_004,top_hw_altera_merlin_multiplexer_191_ku3jpgy
top_hw.mm_interconnect_0.rsp_demux,top_hw_altera_merlin_demultiplexer_191_hzqd6da
top_hw.mm_interconnect_0.rsp_demux_001,top_hw_altera_merlin_demultiplexer_191_gbjax7a
top_hw.mm_interconnect_0.rsp_demux_002,top_hw_altera_merlin_demultiplexer_191_gbjax7a
top_hw.mm_interconnect_0.rsp_demux_003,top_hw_altera_merlin_demultiplexer_191_gbjax7a
top_hw.mm_interconnect_0.rsp_mux,top_hw_altera_merlin_multiplexer_191_pj2odpy
top_hw.mm_interconnect_0.rsp_mux_001,top_hw_altera_merlin_multiplexer_191_lrmpvga
top_hw.mm_interconnect_0.rsp_mux_002,top_hw_altera_merlin_multiplexer_191_25cmumq
top_hw.mm_interconnect_0.DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter,top_hw_altera_merlin_width_adapter_191_i6xyepy
top_hw.mm_interconnect_0.DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter,top_hw_altera_merlin_width_adapter_191_i6xyepy
top_hw.mm_interconnect_0.DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter,top_hw_altera_merlin_width_adapter_191_ff67b3i
top_hw.mm_interconnect_0.DUT_rxm_bar2_to_onchip_memory2_0_s1_cmd_width_adapter,top_hw_altera_merlin_width_adapter_191_op7abui
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter,top_hw_altera_merlin_width_adapter_191_jigh62i
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter,top_hw_altera_merlin_width_adapter_191_jigh62i
top_hw.mm_interconnect_0.emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter,top_hw_altera_merlin_width_adapter_191_zevtati
top_hw.mm_interconnect_0.onchip_memory2_0_s1_to_DUT_rxm_bar2_rsp_width_adapter,top_hw_altera_merlin_width_adapter_191_6qisuny
top_hw.mm_interconnect_0.async_fifo,top_hw_altera_avalon_dc_fifo_191_7gx45aq
top_hw.mm_interconnect_0.async_fifo_001,top_hw_altera_avalon_dc_fifo_191_7gx45aq
top_hw.mm_interconnect_0.async_fifo_002,top_hw_altera_avalon_dc_fifo_191_7gx45aq
top_hw.mm_interconnect_0.async_fifo_003,top_hw_altera_avalon_dc_fifo_191_7gx45aq
top_hw.mm_interconnect_0.async_fifo_004,top_hw_altera_avalon_dc_fifo_191_7gx45aq
top_hw.mm_interconnect_0.async_fifo_005,top_hw_altera_avalon_dc_fifo_191_7gx45aq
top_hw.mm_interconnect_0.limiter_pipeline,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.limiter_pipeline_001,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.limiter_pipeline_002,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.limiter_pipeline_003,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_001,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_002,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_003,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_004,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_005,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_006,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_007,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_008,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.agent_pipeline_009,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_001,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_002,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_003,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_004,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_005,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_006,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_007,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_008,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_009,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_010,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_011,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_012,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_013,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_014,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_0.mux_pipeline_015,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_1,top_hw_altera_mm_interconnect_191_3pabmzq
top_hw.mm_interconnect_1.DUT_rd_dcm_master_translator,top_hw_altera_merlin_master_translator_191_g7h47bq
top_hw.mm_interconnect_1.DUT_wr_dcm_master_translator,top_hw_altera_merlin_master_translator_191_g7h47bq
top_hw.mm_interconnect_1.DUT_txs_translator,top_hw_altera_merlin_slave_translator_191_x56fcki
top_hw.mm_interconnect_1.DUT_rd_dcm_master_agent,top_hw_altera_merlin_master_agent_191_mpbm6tq
top_hw.mm_interconnect_1.DUT_wr_dcm_master_agent,top_hw_altera_merlin_master_agent_191_mpbm6tq
top_hw.mm_interconnect_1.DUT_txs_agent,top_hw_altera_merlin_slave_agent_191_ncfkfri
top_hw.mm_interconnect_1.DUT_txs_agent_rsp_fifo,top_hw_altera_avalon_sc_fifo_191_e5eqkcq
top_hw.mm_interconnect_1.router,top_hw_altera_merlin_router_191_ghvit4y
top_hw.mm_interconnect_1.router_001,top_hw_altera_merlin_router_191_ghvit4y
top_hw.mm_interconnect_1.router_002,top_hw_altera_merlin_router_191_allu66q
top_hw.mm_interconnect_1.cmd_demux,top_hw_altera_merlin_demultiplexer_191_r6ta55q
top_hw.mm_interconnect_1.cmd_demux_001,top_hw_altera_merlin_demultiplexer_191_r6ta55q
top_hw.mm_interconnect_1.cmd_mux,top_hw_altera_merlin_multiplexer_191_kmkxadi
top_hw.mm_interconnect_1.rsp_demux,top_hw_altera_merlin_demultiplexer_191_uowkhiq
top_hw.mm_interconnect_1.rsp_mux,top_hw_altera_merlin_multiplexer_191_vxddwui
top_hw.mm_interconnect_1.rsp_mux_001,top_hw_altera_merlin_multiplexer_191_vxddwui
top_hw.mm_interconnect_1.agent_pipeline,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_1.agent_pipeline_001,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_1.mux_pipeline,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_1.mux_pipeline_001,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_1.mux_pipeline_002,altera_avalon_st_pipeline_stage
top_hw.mm_interconnect_1.mux_pipeline_003,altera_avalon_st_pipeline_stage
top_hw.rst_controller,altera_reset_controller
top_hw.rst_controller_001,altera_reset_controller
